dp_main.c 458 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709771077117712771377147715771677177718771977207721772277237724772577267727772877297730773177327733773477357736773777387739774077417742774377447745774677477748774977507751775277537754775577567757775877597760776177627763776477657766776777687769777077717772777377747775777677777778777977807781778277837784778577867787778877897790779177927793779477957796779777987799780078017802780378047805780678077808780978107811781278137814781578167817781878197820782178227823782478257826782778287829783078317832783378347835783678377838783978407841784278437844784578467847784878497850785178527853785478557856785778587859786078617862786378647865786678677868786978707871787278737874787578767877787878797880788178827883788478857886788778887889789078917892789378947895789678977898789979007901790279037904790579067907790879097910791179127913791479157916791779187919792079217922792379247925792679277928792979307931793279337934793579367937793879397940794179427943794479457946794779487949795079517952795379547955795679577958795979607961796279637964796579667967796879697970797179727973797479757976797779787979798079817982798379847985798679877988798979907991799279937994799579967997799879998000800180028003800480058006800780088009801080118012801380148015801680178018801980208021802280238024802580268027802880298030803180328033803480358036803780388039804080418042804380448045804680478048804980508051805280538054805580568057805880598060806180628063806480658066806780688069807080718072807380748075807680778078807980808081808280838084808580868087808880898090809180928093809480958096809780988099810081018102810381048105810681078108810981108111811281138114811581168117811881198120812181228123812481258126812781288129813081318132813381348135813681378138813981408141814281438144814581468147814881498150815181528153815481558156815781588159816081618162816381648165816681678168816981708171817281738174817581768177817881798180818181828183818481858186818781888189819081918192819381948195819681978198819982008201820282038204820582068207820882098210821182128213821482158216821782188219822082218222822382248225822682278228822982308231823282338234823582368237823882398240824182428243824482458246824782488249825082518252825382548255825682578258825982608261826282638264826582668267826882698270827182728273827482758276827782788279828082818282828382848285828682878288828982908291829282938294829582968297829882998300830183028303830483058306830783088309831083118312831383148315831683178318831983208321832283238324832583268327832883298330833183328333833483358336833783388339834083418342834383448345834683478348834983508351835283538354835583568357835883598360836183628363836483658366836783688369837083718372837383748375837683778378837983808381838283838384838583868387838883898390839183928393839483958396839783988399840084018402840384048405840684078408840984108411841284138414841584168417841884198420842184228423842484258426842784288429843084318432843384348435843684378438843984408441844284438444844584468447844884498450845184528453845484558456845784588459846084618462846384648465846684678468846984708471847284738474847584768477847884798480848184828483848484858486848784888489849084918492849384948495849684978498849985008501850285038504850585068507850885098510851185128513851485158516851785188519852085218522852385248525852685278528852985308531853285338534853585368537853885398540854185428543854485458546854785488549855085518552855385548555855685578558855985608561856285638564856585668567856885698570857185728573857485758576857785788579858085818582858385848585858685878588858985908591859285938594859585968597859885998600860186028603860486058606860786088609861086118612861386148615861686178618861986208621862286238624862586268627862886298630863186328633863486358636863786388639864086418642864386448645864686478648864986508651865286538654865586568657865886598660866186628663866486658666866786688669867086718672867386748675867686778678867986808681868286838684868586868687868886898690869186928693869486958696869786988699870087018702870387048705870687078708870987108711871287138714871587168717871887198720872187228723872487258726872787288729873087318732873387348735873687378738873987408741874287438744874587468747874887498750875187528753875487558756875787588759876087618762876387648765876687678768876987708771877287738774877587768777877887798780878187828783878487858786878787888789879087918792879387948795879687978798879988008801880288038804880588068807880888098810881188128813881488158816881788188819882088218822882388248825882688278828882988308831883288338834883588368837883888398840884188428843884488458846884788488849885088518852885388548855885688578858885988608861886288638864886588668867886888698870887188728873887488758876887788788879888088818882888388848885888688878888888988908891889288938894889588968897889888998900890189028903890489058906890789088909891089118912891389148915891689178918891989208921892289238924892589268927892889298930893189328933893489358936893789388939894089418942894389448945894689478948894989508951895289538954895589568957895889598960896189628963896489658966896789688969897089718972897389748975897689778978897989808981898289838984898589868987898889898990899189928993899489958996899789988999900090019002900390049005900690079008900990109011901290139014901590169017901890199020902190229023902490259026902790289029903090319032903390349035903690379038903990409041904290439044904590469047904890499050905190529053905490559056905790589059906090619062906390649065906690679068906990709071907290739074907590769077907890799080908190829083908490859086908790889089909090919092909390949095909690979098909991009101910291039104910591069107910891099110911191129113911491159116911791189119912091219122912391249125912691279128912991309131913291339134913591369137913891399140914191429143914491459146914791489149915091519152915391549155915691579158915991609161916291639164916591669167916891699170917191729173917491759176917791789179918091819182918391849185918691879188918991909191919291939194919591969197919891999200920192029203920492059206920792089209921092119212921392149215921692179218921992209221922292239224922592269227922892299230923192329233923492359236923792389239924092419242924392449245924692479248924992509251925292539254925592569257925892599260926192629263926492659266926792689269927092719272927392749275927692779278927992809281928292839284928592869287928892899290929192929293929492959296929792989299930093019302930393049305930693079308930993109311931293139314931593169317931893199320932193229323932493259326932793289329933093319332933393349335933693379338933993409341934293439344934593469347934893499350935193529353935493559356935793589359936093619362936393649365936693679368936993709371937293739374937593769377937893799380938193829383938493859386938793889389939093919392939393949395939693979398939994009401940294039404940594069407940894099410941194129413941494159416941794189419942094219422942394249425942694279428942994309431943294339434943594369437943894399440944194429443944494459446944794489449945094519452945394549455945694579458945994609461946294639464946594669467946894699470947194729473947494759476947794789479948094819482948394849485948694879488948994909491949294939494949594969497949894999500950195029503950495059506950795089509951095119512951395149515951695179518951995209521952295239524952595269527952895299530953195329533953495359536953795389539954095419542954395449545954695479548954995509551955295539554955595569557955895599560956195629563956495659566956795689569957095719572957395749575957695779578957995809581958295839584958595869587958895899590959195929593959495959596959795989599960096019602960396049605960696079608960996109611961296139614961596169617961896199620962196229623962496259626962796289629963096319632963396349635963696379638963996409641964296439644964596469647964896499650965196529653965496559656965796589659966096619662966396649665966696679668966996709671967296739674967596769677967896799680968196829683968496859686968796889689969096919692969396949695969696979698969997009701970297039704970597069707970897099710971197129713971497159716971797189719972097219722972397249725972697279728972997309731973297339734973597369737973897399740974197429743974497459746974797489749975097519752975397549755975697579758975997609761976297639764976597669767976897699770977197729773977497759776977797789779978097819782978397849785978697879788978997909791979297939794979597969797979897999800980198029803980498059806980798089809981098119812981398149815981698179818981998209821982298239824982598269827982898299830983198329833983498359836983798389839984098419842984398449845984698479848984998509851985298539854985598569857985898599860986198629863986498659866986798689869987098719872987398749875987698779878987998809881988298839884988598869887988898899890989198929893989498959896989798989899990099019902990399049905990699079908990999109911991299139914991599169917991899199920992199229923992499259926992799289929993099319932993399349935993699379938993999409941994299439944994599469947994899499950995199529953995499559956995799589959996099619962996399649965996699679968996999709971997299739974997599769977997899799980998199829983998499859986998799889989999099919992999399949995999699979998999910000100011000210003100041000510006100071000810009100101001110012100131001410015100161001710018100191002010021100221002310024100251002610027100281002910030100311003210033100341003510036100371003810039100401004110042100431004410045100461004710048100491005010051100521005310054100551005610057100581005910060100611006210063100641006510066100671006810069100701007110072100731007410075100761007710078100791008010081100821008310084100851008610087100881008910090100911009210093100941009510096100971009810099101001010110102101031010410105101061010710108101091011010111101121011310114101151011610117101181011910120101211012210123101241012510126101271012810129101301013110132101331013410135101361013710138101391014010141101421014310144101451014610147101481014910150101511015210153101541015510156101571015810159101601016110162101631016410165101661016710168101691017010171101721017310174101751017610177101781017910180101811018210183101841018510186101871018810189101901019110192101931019410195101961019710198101991020010201102021020310204102051020610207102081020910210102111021210213102141021510216102171021810219102201022110222102231022410225102261022710228102291023010231102321023310234102351023610237102381023910240102411024210243102441024510246102471024810249102501025110252102531025410255102561025710258102591026010261102621026310264102651026610267102681026910270102711027210273102741027510276102771027810279102801028110282102831028410285102861028710288102891029010291102921029310294102951029610297102981029910300103011030210303103041030510306103071030810309103101031110312103131031410315103161031710318103191032010321103221032310324103251032610327103281032910330103311033210333103341033510336103371033810339103401034110342103431034410345103461034710348103491035010351103521035310354103551035610357103581035910360103611036210363103641036510366103671036810369103701037110372103731037410375103761037710378103791038010381103821038310384103851038610387103881038910390103911039210393103941039510396103971039810399104001040110402104031040410405104061040710408104091041010411104121041310414104151041610417104181041910420104211042210423104241042510426104271042810429104301043110432104331043410435104361043710438104391044010441104421044310444104451044610447104481044910450104511045210453104541045510456104571045810459104601046110462104631046410465104661046710468104691047010471104721047310474104751047610477104781047910480104811048210483104841048510486104871048810489104901049110492104931049410495104961049710498104991050010501105021050310504105051050610507105081050910510105111051210513105141051510516105171051810519105201052110522105231052410525105261052710528105291053010531105321053310534105351053610537105381053910540105411054210543105441054510546105471054810549105501055110552105531055410555105561055710558105591056010561105621056310564105651056610567105681056910570105711057210573105741057510576105771057810579105801058110582105831058410585105861058710588105891059010591105921059310594105951059610597105981059910600106011060210603106041060510606106071060810609106101061110612106131061410615106161061710618106191062010621106221062310624106251062610627106281062910630106311063210633106341063510636106371063810639106401064110642106431064410645106461064710648106491065010651106521065310654106551065610657106581065910660106611066210663106641066510666106671066810669106701067110672106731067410675106761067710678106791068010681106821068310684106851068610687106881068910690106911069210693106941069510696106971069810699107001070110702107031070410705107061070710708107091071010711107121071310714107151071610717107181071910720107211072210723107241072510726107271072810729107301073110732107331073410735107361073710738107391074010741107421074310744107451074610747107481074910750107511075210753107541075510756107571075810759107601076110762107631076410765107661076710768107691077010771107721077310774107751077610777107781077910780107811078210783107841078510786107871078810789107901079110792107931079410795107961079710798107991080010801108021080310804108051080610807108081080910810108111081210813108141081510816108171081810819108201082110822108231082410825108261082710828108291083010831108321083310834108351083610837108381083910840108411084210843108441084510846108471084810849108501085110852108531085410855108561085710858108591086010861108621086310864108651086610867108681086910870108711087210873108741087510876108771087810879108801088110882108831088410885108861088710888108891089010891108921089310894108951089610897108981089910900109011090210903109041090510906109071090810909109101091110912109131091410915109161091710918109191092010921109221092310924109251092610927109281092910930109311093210933109341093510936109371093810939109401094110942109431094410945109461094710948109491095010951109521095310954109551095610957109581095910960109611096210963109641096510966109671096810969109701097110972109731097410975109761097710978109791098010981109821098310984109851098610987109881098910990109911099210993109941099510996109971099810999110001100111002110031100411005110061100711008110091101011011110121101311014110151101611017110181101911020110211102211023110241102511026110271102811029110301103111032110331103411035110361103711038110391104011041110421104311044110451104611047110481104911050110511105211053110541105511056110571105811059110601106111062110631106411065110661106711068110691107011071110721107311074110751107611077110781107911080110811108211083110841108511086110871108811089110901109111092110931109411095110961109711098110991110011101111021110311104111051110611107111081110911110111111111211113111141111511116111171111811119111201112111122111231112411125111261112711128111291113011131111321113311134111351113611137111381113911140111411114211143111441114511146111471114811149111501115111152111531115411155111561115711158111591116011161111621116311164111651116611167111681116911170111711117211173111741117511176111771117811179111801118111182111831118411185111861118711188111891119011191111921119311194111951119611197111981119911200112011120211203112041120511206112071120811209112101121111212112131121411215112161121711218112191122011221112221122311224112251122611227112281122911230112311123211233112341123511236112371123811239112401124111242112431124411245112461124711248112491125011251112521125311254112551125611257112581125911260112611126211263112641126511266112671126811269112701127111272112731127411275112761127711278112791128011281112821128311284112851128611287112881128911290112911129211293112941129511296112971129811299113001130111302113031130411305113061130711308113091131011311113121131311314113151131611317113181131911320113211132211323113241132511326113271132811329113301133111332113331133411335113361133711338113391134011341113421134311344113451134611347113481134911350113511135211353113541135511356113571135811359113601136111362113631136411365113661136711368113691137011371113721137311374113751137611377113781137911380113811138211383113841138511386113871138811389113901139111392113931139411395113961139711398113991140011401114021140311404114051140611407114081140911410114111141211413114141141511416114171141811419114201142111422114231142411425114261142711428114291143011431114321143311434114351143611437114381143911440114411144211443114441144511446114471144811449114501145111452114531145411455114561145711458114591146011461114621146311464114651146611467114681146911470114711147211473114741147511476114771147811479114801148111482114831148411485114861148711488114891149011491114921149311494114951149611497114981149911500115011150211503115041150511506115071150811509115101151111512115131151411515115161151711518115191152011521115221152311524115251152611527115281152911530115311153211533115341153511536115371153811539115401154111542115431154411545115461154711548115491155011551115521155311554115551155611557115581155911560115611156211563115641156511566115671156811569115701157111572115731157411575115761157711578115791158011581115821158311584115851158611587115881158911590115911159211593115941159511596115971159811599116001160111602116031160411605116061160711608116091161011611116121161311614116151161611617116181161911620116211162211623116241162511626116271162811629116301163111632116331163411635116361163711638116391164011641116421164311644116451164611647116481164911650116511165211653116541165511656116571165811659116601166111662116631166411665116661166711668116691167011671116721167311674116751167611677116781167911680116811168211683116841168511686116871168811689116901169111692116931169411695116961169711698116991170011701117021170311704117051170611707117081170911710117111171211713117141171511716117171171811719117201172111722117231172411725117261172711728117291173011731117321173311734117351173611737117381173911740117411174211743117441174511746117471174811749117501175111752117531175411755117561175711758117591176011761117621176311764117651176611767117681176911770117711177211773117741177511776117771177811779117801178111782117831178411785117861178711788117891179011791117921179311794117951179611797117981179911800118011180211803118041180511806118071180811809118101181111812118131181411815118161181711818118191182011821118221182311824118251182611827118281182911830118311183211833118341183511836118371183811839118401184111842118431184411845118461184711848118491185011851118521185311854118551185611857118581185911860118611186211863118641186511866118671186811869118701187111872118731187411875118761187711878118791188011881118821188311884118851188611887118881188911890118911189211893118941189511896118971189811899119001190111902119031190411905119061190711908119091191011911119121191311914119151191611917119181191911920119211192211923119241192511926119271192811929119301193111932119331193411935119361193711938119391194011941119421194311944119451194611947119481194911950119511195211953119541195511956119571195811959119601196111962119631196411965119661196711968119691197011971119721197311974119751197611977119781197911980119811198211983119841198511986119871198811989119901199111992119931199411995119961199711998119991200012001120021200312004120051200612007120081200912010120111201212013120141201512016120171201812019120201202112022120231202412025120261202712028120291203012031120321203312034120351203612037120381203912040120411204212043120441204512046120471204812049120501205112052120531205412055120561205712058120591206012061120621206312064120651206612067120681206912070120711207212073120741207512076120771207812079120801208112082120831208412085120861208712088120891209012091120921209312094120951209612097120981209912100121011210212103121041210512106121071210812109121101211112112121131211412115121161211712118121191212012121121221212312124121251212612127121281212912130121311213212133121341213512136121371213812139121401214112142121431214412145121461214712148121491215012151121521215312154121551215612157121581215912160121611216212163121641216512166121671216812169121701217112172121731217412175121761217712178121791218012181121821218312184121851218612187121881218912190121911219212193121941219512196121971219812199122001220112202122031220412205122061220712208122091221012211122121221312214122151221612217122181221912220122211222212223122241222512226122271222812229122301223112232122331223412235122361223712238122391224012241122421224312244122451224612247122481224912250122511225212253122541225512256122571225812259122601226112262122631226412265122661226712268122691227012271122721227312274122751227612277122781227912280122811228212283122841228512286122871228812289122901229112292122931229412295122961229712298122991230012301123021230312304123051230612307123081230912310123111231212313123141231512316123171231812319123201232112322123231232412325123261232712328123291233012331123321233312334123351233612337123381233912340123411234212343123441234512346123471234812349123501235112352123531235412355123561235712358123591236012361123621236312364123651236612367123681236912370123711237212373123741237512376123771237812379123801238112382123831238412385123861238712388123891239012391123921239312394123951239612397123981239912400124011240212403124041240512406124071240812409124101241112412124131241412415124161241712418124191242012421124221242312424124251242612427124281242912430124311243212433124341243512436124371243812439124401244112442124431244412445124461244712448124491245012451124521245312454124551245612457124581245912460124611246212463124641246512466124671246812469124701247112472124731247412475124761247712478124791248012481124821248312484124851248612487124881248912490124911249212493124941249512496124971249812499125001250112502125031250412505125061250712508125091251012511125121251312514125151251612517125181251912520125211252212523125241252512526125271252812529125301253112532125331253412535125361253712538125391254012541125421254312544125451254612547125481254912550125511255212553125541255512556125571255812559125601256112562125631256412565125661256712568125691257012571125721257312574125751257612577125781257912580125811258212583125841258512586125871258812589125901259112592125931259412595125961259712598125991260012601126021260312604126051260612607126081260912610126111261212613126141261512616126171261812619126201262112622126231262412625126261262712628126291263012631126321263312634126351263612637126381263912640126411264212643126441264512646126471264812649126501265112652126531265412655126561265712658126591266012661126621266312664126651266612667126681266912670126711267212673126741267512676126771267812679126801268112682126831268412685126861268712688126891269012691126921269312694126951269612697126981269912700127011270212703127041270512706127071270812709127101271112712127131271412715127161271712718127191272012721127221272312724127251272612727127281272912730127311273212733127341273512736127371273812739127401274112742127431274412745127461274712748127491275012751127521275312754127551275612757127581275912760127611276212763127641276512766127671276812769127701277112772127731277412775127761277712778127791278012781127821278312784127851278612787127881278912790127911279212793127941279512796127971279812799128001280112802128031280412805128061280712808128091281012811128121281312814128151281612817128181281912820128211282212823128241282512826128271282812829128301283112832128331283412835128361283712838128391284012841128421284312844128451284612847128481284912850128511285212853128541285512856128571285812859128601286112862128631286412865128661286712868128691287012871128721287312874128751287612877128781287912880128811288212883128841288512886128871288812889128901289112892128931289412895128961289712898128991290012901129021290312904129051290612907129081290912910129111291212913129141291512916129171291812919129201292112922129231292412925129261292712928129291293012931129321293312934129351293612937129381293912940129411294212943129441294512946129471294812949129501295112952129531295412955129561295712958129591296012961129621296312964129651296612967129681296912970129711297212973129741297512976129771297812979129801298112982129831298412985129861298712988129891299012991129921299312994129951299612997129981299913000130011300213003130041300513006130071300813009130101301113012130131301413015130161301713018130191302013021130221302313024130251302613027130281302913030130311303213033130341303513036130371303813039130401304113042130431304413045130461304713048130491305013051130521305313054130551305613057130581305913060130611306213063130641306513066130671306813069130701307113072130731307413075130761307713078130791308013081130821308313084130851308613087130881308913090130911309213093130941309513096130971309813099131001310113102131031310413105131061310713108131091311013111131121311313114131151311613117131181311913120131211312213123131241312513126131271312813129131301313113132131331313413135131361313713138131391314013141131421314313144131451314613147131481314913150131511315213153131541315513156131571315813159131601316113162131631316413165131661316713168131691317013171131721317313174131751317613177131781317913180131811318213183131841318513186131871318813189131901319113192131931319413195131961319713198131991320013201132021320313204132051320613207132081320913210132111321213213132141321513216132171321813219132201322113222132231322413225132261322713228132291323013231132321323313234132351323613237132381323913240132411324213243132441324513246132471324813249132501325113252132531325413255132561325713258132591326013261132621326313264132651326613267132681326913270132711327213273132741327513276132771327813279132801328113282132831328413285132861328713288132891329013291132921329313294132951329613297132981329913300133011330213303133041330513306133071330813309133101331113312133131331413315133161331713318133191332013321133221332313324133251332613327133281332913330133311333213333133341333513336133371333813339133401334113342133431334413345133461334713348133491335013351133521335313354133551335613357133581335913360133611336213363133641336513366133671336813369133701337113372133731337413375133761337713378133791338013381133821338313384133851338613387133881338913390133911339213393133941339513396133971339813399134001340113402134031340413405134061340713408134091341013411134121341313414134151341613417134181341913420134211342213423134241342513426134271342813429134301343113432134331343413435134361343713438134391344013441134421344313444134451344613447134481344913450134511345213453134541345513456134571345813459134601346113462134631346413465134661346713468134691347013471134721347313474134751347613477134781347913480134811348213483134841348513486134871348813489134901349113492134931349413495134961349713498134991350013501135021350313504135051350613507135081350913510135111351213513135141351513516135171351813519135201352113522135231352413525135261352713528135291353013531135321353313534135351353613537135381353913540135411354213543135441354513546135471354813549135501355113552135531355413555135561355713558135591356013561135621356313564135651356613567135681356913570135711357213573135741357513576135771357813579135801358113582135831358413585135861358713588135891359013591135921359313594135951359613597135981359913600136011360213603136041360513606136071360813609136101361113612136131361413615136161361713618136191362013621136221362313624136251362613627136281362913630136311363213633136341363513636136371363813639136401364113642136431364413645136461364713648136491365013651136521365313654136551365613657136581365913660136611366213663136641366513666136671366813669136701367113672136731367413675136761367713678136791368013681136821368313684136851368613687136881368913690136911369213693136941369513696136971369813699137001370113702137031370413705137061370713708137091371013711137121371313714137151371613717137181371913720137211372213723137241372513726137271372813729137301373113732137331373413735137361373713738137391374013741137421374313744137451374613747137481374913750137511375213753137541375513756137571375813759137601376113762137631376413765137661376713768137691377013771137721377313774137751377613777137781377913780137811378213783137841378513786137871378813789137901379113792137931379413795137961379713798137991380013801138021380313804138051380613807138081380913810138111381213813138141381513816138171381813819138201382113822138231382413825138261382713828138291383013831138321383313834138351383613837138381383913840138411384213843138441384513846138471384813849138501385113852138531385413855138561385713858138591386013861138621386313864138651386613867138681386913870138711387213873138741387513876138771387813879138801388113882138831388413885138861388713888138891389013891138921389313894138951389613897138981389913900139011390213903139041390513906139071390813909139101391113912139131391413915139161391713918139191392013921139221392313924139251392613927139281392913930139311393213933139341393513936139371393813939139401394113942139431394413945139461394713948139491395013951139521395313954139551395613957139581395913960139611396213963139641396513966139671396813969139701397113972139731397413975139761397713978139791398013981139821398313984139851398613987139881398913990139911399213993139941399513996139971399813999140001400114002140031400414005140061400714008140091401014011140121401314014140151401614017140181401914020140211402214023140241402514026140271402814029140301403114032140331403414035140361403714038140391404014041140421404314044140451404614047140481404914050140511405214053140541405514056140571405814059140601406114062140631406414065140661406714068140691407014071140721407314074140751407614077140781407914080140811408214083140841408514086140871408814089140901409114092140931409414095140961409714098140991410014101141021410314104141051410614107141081410914110141111411214113141141411514116141171411814119141201412114122141231412414125141261412714128141291413014131141321413314134141351413614137141381413914140141411414214143141441414514146141471414814149141501415114152141531415414155141561415714158141591416014161141621416314164141651416614167141681416914170141711417214173141741417514176141771417814179141801418114182141831418414185141861418714188141891419014191141921419314194141951419614197141981419914200142011420214203142041420514206142071420814209142101421114212142131421414215142161421714218142191422014221142221422314224142251422614227142281422914230142311423214233142341423514236142371423814239142401424114242142431424414245142461424714248142491425014251142521425314254142551425614257142581425914260142611426214263142641426514266142671426814269142701427114272142731427414275142761427714278142791428014281142821428314284142851428614287142881428914290142911429214293142941429514296142971429814299143001430114302143031430414305143061430714308143091431014311143121431314314143151431614317143181431914320143211432214323143241432514326143271432814329143301433114332143331433414335143361433714338143391434014341143421434314344143451434614347143481434914350143511435214353143541435514356143571435814359143601436114362143631436414365143661436714368143691437014371143721437314374143751437614377143781437914380143811438214383143841438514386143871438814389143901439114392143931439414395143961439714398143991440014401144021440314404144051440614407144081440914410144111441214413144141441514416144171441814419144201442114422144231442414425144261442714428144291443014431144321443314434144351443614437144381443914440144411444214443144441444514446144471444814449144501445114452144531445414455144561445714458144591446014461144621446314464144651446614467144681446914470144711447214473144741447514476144771447814479144801448114482144831448414485144861448714488144891449014491144921449314494144951449614497144981449914500145011450214503145041450514506145071450814509145101451114512145131451414515145161451714518145191452014521145221452314524145251452614527145281452914530145311453214533145341453514536145371453814539145401454114542145431454414545145461454714548145491455014551145521455314554145551455614557145581455914560145611456214563145641456514566145671456814569145701457114572145731457414575145761457714578145791458014581145821458314584145851458614587145881458914590145911459214593145941459514596145971459814599146001460114602146031460414605146061460714608146091461014611146121461314614146151461614617146181461914620146211462214623146241462514626146271462814629146301463114632146331463414635146361463714638146391464014641146421464314644146451464614647146481464914650146511465214653146541465514656146571465814659146601466114662146631466414665146661466714668146691467014671146721467314674146751467614677146781467914680146811468214683146841468514686146871468814689146901469114692146931469414695146961469714698146991470014701147021470314704147051470614707147081470914710147111471214713147141471514716147171471814719147201472114722147231472414725147261472714728147291473014731147321473314734147351473614737147381473914740147411474214743147441474514746147471474814749147501475114752147531475414755147561475714758147591476014761147621476314764147651476614767147681476914770147711477214773147741477514776147771477814779147801478114782147831478414785147861478714788147891479014791147921479314794147951479614797147981479914800148011480214803148041480514806148071480814809148101481114812148131481414815148161481714818148191482014821148221482314824148251482614827148281482914830148311483214833148341483514836148371483814839148401484114842148431484414845148461484714848148491485014851148521485314854148551485614857148581485914860148611486214863148641486514866148671486814869148701487114872148731487414875148761487714878148791488014881148821488314884148851488614887148881488914890148911489214893148941489514896148971489814899149001490114902149031490414905149061490714908149091491014911149121491314914149151491614917149181491914920149211492214923149241492514926149271492814929149301493114932149331493414935149361493714938149391494014941149421494314944149451494614947149481494914950149511495214953149541495514956149571495814959149601496114962149631496414965149661496714968149691497014971149721497314974149751497614977149781497914980149811498214983149841498514986149871498814989149901499114992149931499414995149961499714998149991500015001150021500315004150051500615007150081500915010150111501215013150141501515016150171501815019150201502115022150231502415025150261502715028150291503015031150321503315034150351503615037150381503915040150411504215043150441504515046150471504815049150501505115052150531505415055150561505715058150591506015061150621506315064150651506615067150681506915070150711507215073150741507515076150771507815079150801508115082150831508415085150861508715088150891509015091150921509315094150951509615097150981509915100151011510215103151041510515106151071510815109151101511115112151131511415115151161511715118151191512015121151221512315124151251512615127151281512915130151311513215133151341513515136151371513815139151401514115142151431514415145151461514715148151491515015151151521515315154151551515615157151581515915160151611516215163151641516515166151671516815169151701517115172151731517415175151761517715178151791518015181151821518315184151851518615187151881518915190151911519215193151941519515196151971519815199152001520115202152031520415205152061520715208152091521015211152121521315214152151521615217152181521915220152211522215223152241522515226152271522815229152301523115232152331523415235152361523715238152391524015241152421524315244152451524615247152481524915250152511525215253152541525515256152571525815259152601526115262152631526415265152661526715268152691527015271152721527315274152751527615277152781527915280152811528215283152841528515286152871528815289152901529115292152931529415295152961529715298152991530015301153021530315304153051530615307153081530915310153111531215313153141531515316153171531815319153201532115322153231532415325153261532715328153291533015331153321533315334153351533615337153381533915340153411534215343153441534515346153471534815349153501535115352153531535415355153561535715358153591536015361153621536315364153651536615367153681536915370153711537215373153741537515376153771537815379153801538115382153831538415385153861538715388153891539015391153921539315394153951539615397153981539915400154011540215403154041540515406154071540815409154101541115412154131541415415154161541715418154191542015421154221542315424154251542615427154281542915430154311543215433154341543515436154371543815439154401544115442154431544415445154461544715448154491545015451154521545315454154551545615457154581545915460154611546215463154641546515466154671546815469154701547115472154731547415475154761547715478154791548015481154821548315484154851548615487154881548915490154911549215493154941549515496154971549815499155001550115502155031550415505155061550715508155091551015511155121551315514155151551615517155181551915520155211552215523155241552515526155271552815529155301553115532155331553415535155361553715538155391554015541155421554315544155451554615547155481554915550155511555215553155541555515556155571555815559155601556115562155631556415565155661556715568155691557015571155721557315574155751557615577155781557915580155811558215583155841558515586155871558815589155901559115592155931559415595155961559715598155991560015601156021560315604156051560615607156081560915610156111561215613156141561515616156171561815619156201562115622156231562415625156261562715628156291563015631156321563315634156351563615637156381563915640156411564215643156441564515646156471564815649156501565115652156531565415655156561565715658156591566015661156621566315664156651566615667156681566915670156711567215673156741567515676156771567815679156801568115682156831568415685156861568715688156891569015691156921569315694156951569615697156981569915700157011570215703157041570515706157071570815709157101571115712157131571415715157161571715718157191572015721157221572315724157251572615727157281572915730157311573215733157341573515736157371573815739157401574115742157431574415745157461574715748157491575015751157521575315754157551575615757157581575915760157611576215763157641576515766157671576815769157701577115772157731577415775157761577715778157791578015781157821578315784157851578615787157881578915790157911579215793157941579515796157971579815799158001580115802158031580415805158061580715808158091581015811158121581315814158151581615817158181581915820158211582215823158241582515826158271582815829158301583115832158331583415835158361583715838158391584015841158421584315844158451584615847158481584915850158511585215853158541585515856158571585815859158601586115862158631586415865158661586715868158691587015871158721587315874158751587615877158781587915880158811588215883158841588515886158871588815889158901589115892158931589415895158961589715898158991590015901159021590315904159051590615907159081590915910159111591215913159141591515916159171591815919159201592115922159231592415925159261592715928159291593015931159321593315934159351593615937159381593915940159411594215943159441594515946159471594815949159501595115952159531595415955159561595715958159591596015961159621596315964159651596615967159681596915970159711597215973159741597515976159771597815979159801598115982159831598415985159861598715988159891599015991159921599315994159951599615997159981599916000160011600216003160041600516006160071600816009160101601116012160131601416015160161601716018160191602016021160221602316024160251602616027160281602916030160311603216033160341603516036160371603816039160401604116042160431604416045160461604716048160491605016051160521605316054160551605616057160581605916060160611606216063160641606516066160671606816069160701607116072160731607416075160761607716078160791608016081160821608316084160851608616087160881608916090160911609216093160941609516096160971609816099161001610116102161031610416105161061610716108161091611016111161121611316114161151611616117161181611916120161211612216123161241612516126161271612816129161301613116132161331613416135161361613716138161391614016141161421614316144161451614616147161481614916150161511615216153161541615516156161571615816159161601616116162161631616416165161661616716168161691617016171161721617316174161751617616177161781617916180161811618216183161841618516186161871618816189161901619116192161931619416195161961619716198161991620016201162021620316204162051620616207162081620916210162111621216213162141621516216162171621816219162201622116222162231622416225162261622716228162291623016231162321623316234162351623616237162381623916240162411624216243162441624516246162471624816249162501625116252162531625416255162561625716258162591626016261162621626316264162651626616267162681626916270162711627216273162741627516276162771627816279162801628116282162831628416285162861628716288162891629016291162921629316294162951629616297162981629916300163011630216303163041630516306163071630816309163101631116312163131631416315163161631716318163191632016321163221632316324163251632616327163281632916330163311633216333163341633516336163371633816339163401634116342163431634416345163461634716348163491635016351163521635316354163551635616357163581635916360163611636216363163641636516366163671636816369163701637116372163731637416375163761637716378163791638016381163821638316384163851638616387163881638916390163911639216393163941639516396163971639816399164001640116402164031640416405164061640716408164091641016411164121641316414164151641616417164181641916420164211642216423164241642516426164271642816429164301643116432164331643416435164361643716438164391644016441164421644316444164451644616447164481644916450164511645216453164541645516456164571645816459164601646116462164631646416465164661646716468164691647016471164721647316474164751647616477164781647916480164811648216483164841648516486164871648816489164901649116492164931649416495164961649716498164991650016501165021650316504165051650616507165081650916510165111651216513165141651516516165171651816519165201652116522165231652416525165261652716528165291653016531165321653316534165351653616537165381653916540165411654216543165441654516546165471654816549165501655116552165531655416555165561655716558165591656016561165621656316564165651656616567165681656916570165711657216573165741657516576165771657816579165801658116582165831658416585165861658716588165891659016591165921659316594165951659616597165981659916600166011660216603166041660516606166071660816609166101661116612166131661416615166161661716618166191662016621166221662316624166251662616627166281662916630166311663216633166341663516636166371663816639166401664116642166431664416645166461664716648166491665016651166521665316654166551665616657166581665916660166611666216663166641666516666166671666816669166701667116672166731667416675166761667716678166791668016681166821668316684166851668616687166881668916690166911669216693166941669516696166971669816699167001670116702167031670416705167061670716708167091671016711167121671316714167151671616717167181671916720167211672216723167241672516726167271672816729167301673116732167331673416735167361673716738167391674016741167421674316744167451674616747167481674916750167511675216753167541675516756167571675816759167601676116762167631676416765167661676716768167691677016771167721677316774167751677616777167781677916780167811678216783167841678516786167871678816789167901679116792167931679416795167961679716798167991680016801168021680316804168051680616807168081680916810168111681216813168141681516816168171681816819168201682116822168231682416825168261682716828168291683016831168321683316834168351683616837168381683916840168411684216843168441684516846168471684816849168501685116852168531685416855168561685716858168591686016861168621686316864168651686616867168681686916870168711687216873168741687516876168771687816879168801688116882168831688416885168861688716888168891689016891168921689316894168951689616897168981689916900169011690216903169041690516906169071690816909169101691116912169131691416915169161691716918169191692016921169221692316924169251692616927169281692916930169311693216933169341693516936169371693816939169401694116942169431694416945169461694716948169491695016951169521695316954169551695616957169581695916960169611696216963169641696516966169671696816969169701697116972169731697416975169761697716978169791698016981169821698316984169851698616987169881698916990169911699216993169941699516996169971699816999170001700117002170031700417005170061700717008170091701017011170121701317014170151701617017170181701917020170211702217023170241702517026170271702817029170301703117032170331703417035170361703717038170391704017041170421704317044170451704617047170481704917050170511705217053170541705517056170571705817059170601706117062170631706417065170661706717068170691707017071170721707317074170751707617077170781707917080170811708217083170841708517086170871708817089170901709117092170931709417095170961709717098170991710017101171021710317104171051710617107171081710917110171111711217113171141711517116171171711817119171201712117122171231712417125171261712717128171291713017131171321713317134171351713617137171381713917140171411714217143171441714517146171471714817149171501715117152171531715417155171561715717158171591716017161171621716317164171651716617167171681716917170171711717217173171741717517176171771717817179171801718117182171831718417185171861718717188171891719017191171921719317194171951719617197171981719917200172011720217203172041720517206172071720817209172101721117212172131721417215172161721717218172191722017221172221722317224172251722617227172281722917230172311723217233172341723517236172371723817239172401724117242172431724417245172461724717248172491725017251172521725317254172551725617257172581725917260172611726217263172641726517266172671726817269172701727117272172731727417275172761727717278172791728017281172821728317284172851728617287172881728917290172911729217293172941729517296172971729817299173001730117302173031730417305173061730717308
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include <wlan_ipa_obj_mgmt_api.h>
  20. #include <qdf_types.h>
  21. #include <qdf_lock.h>
  22. #include <qdf_net_types.h>
  23. #include <qdf_lro.h>
  24. #include <qdf_module.h>
  25. #include <hal_hw_headers.h>
  26. #include <hal_api.h>
  27. #include <hif.h>
  28. #include <htt.h>
  29. #include <wdi_event.h>
  30. #include <queue.h>
  31. #include "dp_types.h"
  32. #include "dp_internal.h"
  33. #include "dp_tx.h"
  34. #include "dp_tx_desc.h"
  35. #include "dp_rx.h"
  36. #ifdef DP_RATETABLE_SUPPORT
  37. #include "dp_ratetable.h"
  38. #endif
  39. #include <cdp_txrx_handle.h>
  40. #include <wlan_cfg.h>
  41. #include <wlan_utility.h>
  42. #include "cdp_txrx_cmn_struct.h"
  43. #include "cdp_txrx_stats_struct.h"
  44. #include "cdp_txrx_cmn_reg.h"
  45. #include <qdf_util.h>
  46. #include "dp_peer.h"
  47. #include "htt_stats.h"
  48. #include "dp_htt.h"
  49. #ifdef WLAN_SUPPORT_RX_FISA
  50. #include <wlan_dp_fisa_rx.h>
  51. #endif
  52. #include "htt_ppdu_stats.h"
  53. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  54. #include "cfg_ucfg_api.h"
  55. #include <wlan_module_ids.h>
  56. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  57. #include "cdp_txrx_flow_ctrl_v2.h"
  58. #else
  59. static inline void
  60. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  61. {
  62. return;
  63. }
  64. #endif
  65. #ifdef WIFI_MONITOR_SUPPORT
  66. #include <dp_mon.h>
  67. #endif
  68. #include "dp_ipa.h"
  69. #ifdef FEATURE_WDS
  70. #include "dp_txrx_wds.h"
  71. #endif
  72. #ifdef WLAN_SUPPORT_MSCS
  73. #include "dp_mscs.h"
  74. #endif
  75. #ifdef WLAN_SUPPORT_MESH_LATENCY
  76. #include "dp_mesh_latency.h"
  77. #endif
  78. #ifdef WLAN_SUPPORT_SCS
  79. #include "dp_scs.h"
  80. #endif
  81. #ifdef ATH_SUPPORT_IQUE
  82. #include "dp_txrx_me.h"
  83. #endif
  84. #if defined(DP_CON_MON)
  85. #ifndef REMOVE_PKT_LOG
  86. #include <pktlog_ac_api.h>
  87. #include <pktlog_ac.h>
  88. #endif
  89. #endif
  90. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  91. #include <wlan_dp_swlm.h>
  92. #endif
  93. #ifdef CONFIG_SAWF_DEF_QUEUES
  94. #include "dp_sawf.h"
  95. #endif
  96. #ifdef WLAN_FEATURE_PEER_TXQ_FLUSH_CONF
  97. #include <target_if_dp.h>
  98. #endif
  99. #ifdef WLAN_FEATURE_STATS_EXT
  100. #define INIT_RX_HW_STATS_LOCK(_soc) \
  101. qdf_spinlock_create(&(_soc)->rx_hw_stats_lock)
  102. #define DEINIT_RX_HW_STATS_LOCK(_soc) \
  103. qdf_spinlock_destroy(&(_soc)->rx_hw_stats_lock)
  104. #else
  105. #define INIT_RX_HW_STATS_LOCK(_soc) /* no op */
  106. #define DEINIT_RX_HW_STATS_LOCK(_soc) /* no op */
  107. #endif
  108. #if defined(DP_PEER_EXTENDED_API) || defined(WLAN_DP_PENDING_MEM_FLUSH)
  109. #define SET_PEER_REF_CNT_ONE(_peer) \
  110. qdf_atomic_set(&(_peer)->ref_cnt, 1)
  111. #else
  112. #define SET_PEER_REF_CNT_ONE(_peer)
  113. #endif
  114. #ifdef WLAN_SYSFS_DP_STATS
  115. /* sysfs event wait time for firmware stat request unit milliseconds */
  116. #define WLAN_SYSFS_STAT_REQ_WAIT_MS 3000
  117. #endif
  118. #ifdef QCA_DP_ENABLE_TX_COMP_RING4
  119. #define TXCOMP_RING4_NUM 3
  120. #else
  121. #define TXCOMP_RING4_NUM WBM2SW_TXCOMP_RING4_NUM
  122. #endif
  123. #ifdef QCA_DP_TX_FW_METADATA_V2
  124. #define DP_TX_TCL_METADATA_PDEV_ID_SET(_var, _val) \
  125. HTT_TX_TCL_METADATA_V2_PDEV_ID_SET(_var, _val)
  126. #else
  127. #define DP_TX_TCL_METADATA_PDEV_ID_SET(_var, _val) \
  128. HTT_TX_TCL_METADATA_PDEV_ID_SET(_var, _val)
  129. #endif
  130. QDF_COMPILE_TIME_ASSERT(max_rx_rings_check,
  131. MAX_REO_DEST_RINGS == CDP_MAX_RX_RINGS);
  132. QDF_COMPILE_TIME_ASSERT(max_tx_rings_check,
  133. MAX_TCL_DATA_RINGS == CDP_MAX_TX_COMP_RINGS);
  134. #define dp_init_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_INIT, params)
  135. #define dp_init_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_INIT, params)
  136. #define dp_init_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_INIT, params)
  137. #define dp_init_info(params...) \
  138. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_INIT, ## params)
  139. #define dp_init_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_INIT, params)
  140. #define dp_vdev_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_VDEV, params)
  141. #define dp_vdev_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_VDEV, params)
  142. #define dp_vdev_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_VDEV, params)
  143. #define dp_vdev_info(params...) \
  144. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_VDEV, ## params)
  145. #define dp_vdev_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_VDEV, params)
  146. void dp_configure_arch_ops(struct dp_soc *soc);
  147. qdf_size_t dp_get_soc_context_size(uint16_t device_id);
  148. /*
  149. * The max size of cdp_peer_stats_param_t is limited to 16 bytes.
  150. * If the buffer size is exceeding this size limit,
  151. * dp_txrx_get_peer_stats is to be used instead.
  152. */
  153. QDF_COMPILE_TIME_ASSERT(cdp_peer_stats_param_t_max_size,
  154. (sizeof(cdp_peer_stats_param_t) <= 16));
  155. #ifdef WLAN_FEATURE_DP_EVENT_HISTORY
  156. /*
  157. * If WLAN_CFG_INT_NUM_CONTEXTS is changed, HIF_NUM_INT_CONTEXTS
  158. * also should be updated accordingly
  159. */
  160. QDF_COMPILE_TIME_ASSERT(num_intr_grps,
  161. HIF_NUM_INT_CONTEXTS == WLAN_CFG_INT_NUM_CONTEXTS);
  162. /*
  163. * HIF_EVENT_HIST_MAX should always be power of 2
  164. */
  165. QDF_COMPILE_TIME_ASSERT(hif_event_history_size,
  166. (HIF_EVENT_HIST_MAX & (HIF_EVENT_HIST_MAX - 1)) == 0);
  167. #endif /* WLAN_FEATURE_DP_EVENT_HISTORY */
  168. /*
  169. * If WLAN_CFG_INT_NUM_CONTEXTS is changed,
  170. * WLAN_CFG_INT_NUM_CONTEXTS_MAX should also be updated
  171. */
  172. QDF_COMPILE_TIME_ASSERT(wlan_cfg_num_int_ctxs,
  173. WLAN_CFG_INT_NUM_CONTEXTS_MAX >=
  174. WLAN_CFG_INT_NUM_CONTEXTS);
  175. static QDF_STATUS dp_sysfs_deinitialize_stats(struct dp_soc *soc_hdl);
  176. static QDF_STATUS dp_sysfs_initialize_stats(struct dp_soc *soc_hdl);
  177. static void dp_pdev_srng_deinit(struct dp_pdev *pdev);
  178. static QDF_STATUS dp_pdev_srng_init(struct dp_pdev *pdev);
  179. static void dp_pdev_srng_free(struct dp_pdev *pdev);
  180. static QDF_STATUS dp_pdev_srng_alloc(struct dp_pdev *pdev);
  181. static void dp_soc_srng_deinit(struct dp_soc *soc);
  182. static QDF_STATUS dp_soc_srng_init(struct dp_soc *soc);
  183. static void dp_soc_srng_free(struct dp_soc *soc);
  184. static QDF_STATUS dp_soc_srng_alloc(struct dp_soc *soc);
  185. static void dp_soc_cfg_init(struct dp_soc *soc);
  186. static void dp_soc_cfg_attach(struct dp_soc *soc);
  187. static inline
  188. QDF_STATUS dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  189. struct cdp_pdev_attach_params *params);
  190. static int dp_pdev_post_attach_wifi3(struct cdp_soc_t *psoc, uint8_t pdev_id);
  191. static QDF_STATUS
  192. dp_pdev_init_wifi3(struct cdp_soc_t *txrx_soc,
  193. HTC_HANDLE htc_handle,
  194. qdf_device_t qdf_osdev,
  195. uint8_t pdev_id);
  196. static QDF_STATUS
  197. dp_pdev_deinit_wifi3(struct cdp_soc_t *psoc, uint8_t pdev_id, int force);
  198. static void dp_soc_detach_wifi3(struct cdp_soc_t *txrx_soc);
  199. static void dp_soc_deinit_wifi3(struct cdp_soc_t *txrx_soc);
  200. void *dp_soc_init(struct dp_soc *soc, HTC_HANDLE htc_handle,
  201. struct hif_opaque_softc *hif_handle);
  202. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force);
  203. static QDF_STATUS dp_pdev_detach_wifi3(struct cdp_soc_t *psoc,
  204. uint8_t pdev_id,
  205. int force);
  206. static struct dp_soc *
  207. dp_soc_attach(struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  208. struct cdp_soc_attach_params *params);
  209. static inline QDF_STATUS dp_peer_create_wifi3(struct cdp_soc_t *soc_hdl,
  210. uint8_t vdev_id,
  211. uint8_t *peer_mac_addr,
  212. enum cdp_peer_type peer_type);
  213. static QDF_STATUS dp_peer_delete_wifi3(struct cdp_soc_t *soc_hdl,
  214. uint8_t vdev_id,
  215. uint8_t *peer_mac, uint32_t bitmap,
  216. enum cdp_peer_type peer_type);
  217. static void dp_vdev_flush_peers(struct cdp_vdev *vdev_handle,
  218. bool unmap_only,
  219. bool mlo_peers_only);
  220. #ifdef ENABLE_VERBOSE_DEBUG
  221. bool is_dp_verbose_debug_enabled;
  222. #endif
  223. #if defined(WLAN_CFR_ENABLE) && defined(WLAN_ENH_CFR_ENABLE)
  224. static bool dp_get_cfr_rcc(struct cdp_soc_t *soc_hdl, uint8_t pdev_id);
  225. static void dp_set_cfr_rcc(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  226. bool enable);
  227. static inline void
  228. dp_get_cfr_dbg_stats(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  229. struct cdp_cfr_rcc_stats *cfr_rcc_stats);
  230. static inline void
  231. dp_clear_cfr_dbg_stats(struct cdp_soc_t *soc_hdl, uint8_t pdev_id);
  232. #endif
  233. static QDF_STATUS dp_init_tx_ring_pair_by_index(struct dp_soc *soc,
  234. uint8_t index);
  235. static void dp_deinit_tx_pair_by_index(struct dp_soc *soc, int index);
  236. static void dp_free_tx_ring_pair_by_index(struct dp_soc *soc, uint8_t index);
  237. static QDF_STATUS dp_alloc_tx_ring_pair_by_index(struct dp_soc *soc,
  238. uint8_t index);
  239. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc,
  240. enum hal_ring_type ring_type,
  241. int ring_num);
  242. #ifdef FEATURE_AST
  243. void dp_print_mlo_ast_stats(struct dp_soc *soc);
  244. #endif
  245. #ifdef DP_UMAC_HW_RESET_SUPPORT
  246. static QDF_STATUS dp_umac_reset_handle_pre_reset(struct dp_soc *soc);
  247. static QDF_STATUS dp_umac_reset_handle_post_reset(struct dp_soc *soc);
  248. static QDF_STATUS dp_umac_reset_handle_post_reset_complete(struct dp_soc *soc);
  249. #endif
  250. #define DP_INTR_POLL_TIMER_MS 5
  251. #define MON_VDEV_TIMER_INIT 0x1
  252. #define MON_VDEV_TIMER_RUNNING 0x2
  253. #define DP_MCS_LENGTH (6*MAX_MCS)
  254. #define DP_CURR_FW_STATS_AVAIL 19
  255. #define DP_HTT_DBG_EXT_STATS_MAX 256
  256. #define DP_MAX_SLEEP_TIME 100
  257. #ifndef QCA_WIFI_3_0_EMU
  258. #define SUSPEND_DRAIN_WAIT 500
  259. #else
  260. #define SUSPEND_DRAIN_WAIT 3000
  261. #endif
  262. #ifdef IPA_OFFLOAD
  263. /* Exclude IPA rings from the interrupt context */
  264. #define TX_RING_MASK_VAL 0xb
  265. #define RX_RING_MASK_VAL 0x7
  266. #else
  267. #define TX_RING_MASK_VAL 0xF
  268. #define RX_RING_MASK_VAL 0xF
  269. #endif
  270. #define STR_MAXLEN 64
  271. #define RNG_ERR "SRNG setup failed for"
  272. /**
  273. * default_dscp_tid_map - Default DSCP-TID mapping
  274. *
  275. * DSCP TID
  276. * 000000 0
  277. * 001000 1
  278. * 010000 2
  279. * 011000 3
  280. * 100000 4
  281. * 101000 5
  282. * 110000 6
  283. * 111000 7
  284. */
  285. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  286. 0, 0, 0, 0, 0, 0, 0, 0,
  287. 1, 1, 1, 1, 1, 1, 1, 1,
  288. 2, 2, 2, 2, 2, 2, 2, 2,
  289. 3, 3, 3, 3, 3, 3, 3, 3,
  290. 4, 4, 4, 4, 4, 4, 4, 4,
  291. 5, 5, 5, 5, 5, 5, 5, 5,
  292. 6, 6, 6, 6, 6, 6, 6, 6,
  293. 7, 7, 7, 7, 7, 7, 7, 7,
  294. };
  295. /**
  296. * default_pcp_tid_map - Default PCP-TID mapping
  297. *
  298. * PCP TID
  299. * 000 0
  300. * 001 1
  301. * 010 2
  302. * 011 3
  303. * 100 4
  304. * 101 5
  305. * 110 6
  306. * 111 7
  307. */
  308. static uint8_t default_pcp_tid_map[PCP_TID_MAP_MAX] = {
  309. 0, 1, 2, 3, 4, 5, 6, 7,
  310. };
  311. /**
  312. * @brief Cpu to tx ring map
  313. */
  314. uint8_t
  315. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS_MAX] = {
  316. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  317. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  318. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  319. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  320. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3},
  321. #ifdef WLAN_TX_PKT_CAPTURE_ENH
  322. {0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1}
  323. #endif
  324. };
  325. qdf_export_symbol(dp_cpu_ring_map);
  326. /**
  327. * @brief Select the type of statistics
  328. */
  329. enum dp_stats_type {
  330. STATS_FW = 0,
  331. STATS_HOST = 1,
  332. STATS_TYPE_MAX = 2,
  333. };
  334. /**
  335. * @brief General Firmware statistics options
  336. *
  337. */
  338. enum dp_fw_stats {
  339. TXRX_FW_STATS_INVALID = -1,
  340. };
  341. /**
  342. * dp_stats_mapping_table - Firmware and Host statistics
  343. * currently supported
  344. */
  345. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  346. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  347. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  348. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  349. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  350. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  351. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  352. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  353. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  354. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  355. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  356. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  357. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  358. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  359. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  360. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  361. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  362. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  363. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  364. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  365. /* Last ENUM for HTT FW STATS */
  366. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  367. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  368. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  369. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  370. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  371. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  372. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  373. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  374. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  375. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  376. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  377. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  378. {TXRX_FW_STATS_INVALID, TXRX_NAPI_STATS},
  379. {TXRX_FW_STATS_INVALID, TXRX_SOC_INTERRUPT_STATS},
  380. {TXRX_FW_STATS_INVALID, TXRX_SOC_FSE_STATS},
  381. {TXRX_FW_STATS_INVALID, TXRX_HAL_REG_WRITE_STATS},
  382. {TXRX_FW_STATS_INVALID, TXRX_SOC_REO_HW_DESC_DUMP},
  383. {TXRX_FW_STATS_INVALID, TXRX_SOC_WBM_IDLE_HPTP_DUMP},
  384. {TXRX_FW_STATS_INVALID, TXRX_SRNG_USAGE_WM_STATS},
  385. {HTT_DBG_EXT_STATS_PDEV_RX_RATE_EXT, TXRX_HOST_STATS_INVALID},
  386. {HTT_DBG_EXT_STATS_TX_SOUNDING_INFO, TXRX_HOST_STATS_INVALID}
  387. };
  388. /* MCL specific functions */
  389. #if defined(DP_CON_MON)
  390. #ifdef DP_CON_MON_MSI_ENABLED
  391. /**
  392. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  393. * @soc: pointer to dp_soc handle
  394. * @intr_ctx_num: interrupt context number for which mon mask is needed
  395. *
  396. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  397. * This function is returning 0, since in interrupt mode(softirq based RX),
  398. * we donot want to process monitor mode rings in a softirq.
  399. *
  400. * So, in case packet log is enabled for SAP/STA/P2P modes,
  401. * regular interrupt processing will not process monitor mode rings. It would be
  402. * done in a separate timer context.
  403. *
  404. * Return: 0
  405. */
  406. static inline uint32_t
  407. dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  408. {
  409. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  410. }
  411. #else
  412. /**
  413. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  414. * @soc: pointer to dp_soc handle
  415. * @intr_ctx_num: interrupt context number for which mon mask is needed
  416. *
  417. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  418. * This function is returning 0, since in interrupt mode(softirq based RX),
  419. * we donot want to process monitor mode rings in a softirq.
  420. *
  421. * So, in case packet log is enabled for SAP/STA/P2P modes,
  422. * regular interrupt processing will not process monitor mode rings. It would be
  423. * done in a separate timer context.
  424. *
  425. * Return: 0
  426. */
  427. static inline uint32_t
  428. dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  429. {
  430. return 0;
  431. }
  432. #endif
  433. #ifdef IPA_OFFLOAD
  434. /**
  435. * dp_get_num_rx_contexts() - get number of RX contexts
  436. * @soc_hdl: cdp opaque soc handle
  437. *
  438. * Return: number of RX contexts
  439. */
  440. static int dp_get_num_rx_contexts(struct cdp_soc_t *soc_hdl)
  441. {
  442. int num_rx_contexts;
  443. uint32_t reo_ring_map;
  444. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  445. reo_ring_map = wlan_cfg_get_reo_rings_mapping(soc->wlan_cfg_ctx);
  446. switch (soc->arch_id) {
  447. case CDP_ARCH_TYPE_BE:
  448. /* 2 REO rings are used for IPA */
  449. reo_ring_map &= ~(BIT(3) | BIT(7));
  450. break;
  451. case CDP_ARCH_TYPE_LI:
  452. /* 1 REO ring is used for IPA */
  453. reo_ring_map &= ~BIT(3);
  454. break;
  455. default:
  456. dp_err("unknown arch_id 0x%x", soc->arch_id);
  457. QDF_BUG(0);
  458. }
  459. /*
  460. * qdf_get_hweight32 prefer over qdf_get_hweight8 in case map is scaled
  461. * in future
  462. */
  463. num_rx_contexts = qdf_get_hweight32(reo_ring_map);
  464. return num_rx_contexts;
  465. }
  466. #else
  467. static int dp_get_num_rx_contexts(struct cdp_soc_t *soc_hdl)
  468. {
  469. int num_rx_contexts;
  470. uint32_t reo_config;
  471. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  472. reo_config = wlan_cfg_get_reo_rings_mapping(soc->wlan_cfg_ctx);
  473. /*
  474. * qdf_get_hweight32 prefer over qdf_get_hweight8 in case map is scaled
  475. * in future
  476. */
  477. num_rx_contexts = qdf_get_hweight32(reo_config);
  478. return num_rx_contexts;
  479. }
  480. #endif
  481. #else
  482. /**
  483. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  484. * @soc: pointer to dp_soc handle
  485. * @intr_ctx_num: interrupt context number for which mon mask is needed
  486. *
  487. * Return: mon mask value
  488. */
  489. static inline
  490. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  491. {
  492. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  493. }
  494. /**
  495. * dp_soc_reset_mon_intr_mask() - reset mon intr mask
  496. * @soc: pointer to dp_soc handle
  497. *
  498. * Return:
  499. */
  500. void dp_soc_reset_mon_intr_mask(struct dp_soc *soc)
  501. {
  502. int i;
  503. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  504. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  505. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  506. }
  507. }
  508. qdf_export_symbol(dp_soc_reset_mon_intr_mask);
  509. /*
  510. * dp_service_lmac_rings()- timer to reap lmac rings
  511. * @arg: SoC Handle
  512. *
  513. * Return:
  514. *
  515. */
  516. static void dp_service_lmac_rings(void *arg)
  517. {
  518. struct dp_soc *soc = (struct dp_soc *)arg;
  519. int ring = 0, i;
  520. struct dp_pdev *pdev = NULL;
  521. union dp_rx_desc_list_elem_t *desc_list = NULL;
  522. union dp_rx_desc_list_elem_t *tail = NULL;
  523. /* Process LMAC interrupts */
  524. for (ring = 0 ; ring < MAX_NUM_LMAC_HW; ring++) {
  525. int mac_for_pdev = ring;
  526. struct dp_srng *rx_refill_buf_ring;
  527. pdev = dp_get_pdev_for_lmac_id(soc, mac_for_pdev);
  528. if (!pdev)
  529. continue;
  530. rx_refill_buf_ring = &soc->rx_refill_buf_ring[mac_for_pdev];
  531. dp_monitor_process(soc, NULL, mac_for_pdev,
  532. QCA_NAPI_BUDGET);
  533. for (i = 0;
  534. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  535. dp_rxdma_err_process(&soc->intr_ctx[i], soc,
  536. mac_for_pdev,
  537. QCA_NAPI_BUDGET);
  538. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF,
  539. mac_for_pdev))
  540. dp_rx_buffers_replenish(soc, mac_for_pdev,
  541. rx_refill_buf_ring,
  542. &soc->rx_desc_buf[mac_for_pdev],
  543. 0, &desc_list, &tail, false);
  544. }
  545. qdf_timer_mod(&soc->lmac_reap_timer, DP_INTR_POLL_TIMER_MS);
  546. }
  547. #endif
  548. #ifdef FEATURE_MEC
  549. void dp_peer_mec_flush_entries(struct dp_soc *soc)
  550. {
  551. unsigned int index;
  552. struct dp_mec_entry *mecentry, *mecentry_next;
  553. TAILQ_HEAD(, dp_mec_entry) free_list;
  554. TAILQ_INIT(&free_list);
  555. if (!soc->mec_hash.mask)
  556. return;
  557. if (!soc->mec_hash.bins)
  558. return;
  559. if (!qdf_atomic_read(&soc->mec_cnt))
  560. return;
  561. qdf_spin_lock_bh(&soc->mec_lock);
  562. for (index = 0; index <= soc->mec_hash.mask; index++) {
  563. if (!TAILQ_EMPTY(&soc->mec_hash.bins[index])) {
  564. TAILQ_FOREACH_SAFE(mecentry, &soc->mec_hash.bins[index],
  565. hash_list_elem, mecentry_next) {
  566. dp_peer_mec_detach_entry(soc, mecentry, &free_list);
  567. }
  568. }
  569. }
  570. qdf_spin_unlock_bh(&soc->mec_lock);
  571. dp_peer_mec_free_list(soc, &free_list);
  572. }
  573. /**
  574. * dp_print_mec_entries() - Dump MEC entries in table
  575. * @soc: Datapath soc handle
  576. *
  577. * Return: none
  578. */
  579. static void dp_print_mec_stats(struct dp_soc *soc)
  580. {
  581. int i;
  582. uint32_t index;
  583. struct dp_mec_entry *mecentry = NULL, *mec_list;
  584. uint32_t num_entries = 0;
  585. DP_PRINT_STATS("MEC Stats:");
  586. DP_PRINT_STATS(" Entries Added = %d", soc->stats.mec.added);
  587. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.mec.deleted);
  588. if (!qdf_atomic_read(&soc->mec_cnt))
  589. return;
  590. mec_list = qdf_mem_malloc(sizeof(*mecentry) * DP_PEER_MAX_MEC_ENTRY);
  591. if (!mec_list) {
  592. dp_peer_warn("%pK: failed to allocate mec_list", soc);
  593. return;
  594. }
  595. DP_PRINT_STATS("MEC Table:");
  596. for (index = 0; index <= soc->mec_hash.mask; index++) {
  597. qdf_spin_lock_bh(&soc->mec_lock);
  598. if (TAILQ_EMPTY(&soc->mec_hash.bins[index])) {
  599. qdf_spin_unlock_bh(&soc->mec_lock);
  600. continue;
  601. }
  602. TAILQ_FOREACH(mecentry, &soc->mec_hash.bins[index],
  603. hash_list_elem) {
  604. qdf_mem_copy(&mec_list[num_entries], mecentry,
  605. sizeof(*mecentry));
  606. num_entries++;
  607. }
  608. qdf_spin_unlock_bh(&soc->mec_lock);
  609. }
  610. if (!num_entries) {
  611. qdf_mem_free(mec_list);
  612. return;
  613. }
  614. for (i = 0; i < num_entries; i++) {
  615. DP_PRINT_STATS("%6d mac_addr = " QDF_MAC_ADDR_FMT
  616. " is_active = %d pdev_id = %d vdev_id = %d",
  617. i,
  618. QDF_MAC_ADDR_REF(mec_list[i].mac_addr.raw),
  619. mec_list[i].is_active,
  620. mec_list[i].pdev_id,
  621. mec_list[i].vdev_id);
  622. }
  623. qdf_mem_free(mec_list);
  624. }
  625. #else
  626. static void dp_print_mec_stats(struct dp_soc *soc)
  627. {
  628. }
  629. #endif
  630. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  631. uint8_t vdev_id,
  632. uint8_t *peer_mac,
  633. uint8_t *mac_addr,
  634. enum cdp_txrx_ast_entry_type type,
  635. uint32_t flags)
  636. {
  637. int ret = -1;
  638. QDF_STATUS status = QDF_STATUS_SUCCESS;
  639. struct dp_peer *peer = dp_peer_find_hash_find((struct dp_soc *)soc_hdl,
  640. peer_mac, 0, vdev_id,
  641. DP_MOD_ID_CDP);
  642. if (!peer) {
  643. dp_peer_debug("Peer is NULL!");
  644. return ret;
  645. }
  646. status = dp_peer_add_ast((struct dp_soc *)soc_hdl,
  647. peer,
  648. mac_addr,
  649. type,
  650. flags);
  651. if ((status == QDF_STATUS_SUCCESS) ||
  652. (status == QDF_STATUS_E_ALREADY) ||
  653. (status == QDF_STATUS_E_AGAIN))
  654. ret = 0;
  655. dp_hmwds_ast_add_notify(peer, mac_addr,
  656. type, status, false);
  657. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  658. return ret;
  659. }
  660. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  661. uint8_t vdev_id,
  662. uint8_t *peer_mac,
  663. uint8_t *wds_macaddr,
  664. uint32_t flags)
  665. {
  666. int status = -1;
  667. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  668. struct dp_ast_entry *ast_entry = NULL;
  669. struct dp_peer *peer;
  670. if (soc->ast_offload_support)
  671. return status;
  672. peer = dp_peer_find_hash_find((struct dp_soc *)soc_hdl,
  673. peer_mac, 0, vdev_id,
  674. DP_MOD_ID_CDP);
  675. if (!peer) {
  676. dp_peer_debug("Peer is NULL!");
  677. return status;
  678. }
  679. qdf_spin_lock_bh(&soc->ast_lock);
  680. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  681. peer->vdev->pdev->pdev_id);
  682. if (ast_entry) {
  683. status = dp_peer_update_ast(soc,
  684. peer,
  685. ast_entry, flags);
  686. }
  687. qdf_spin_unlock_bh(&soc->ast_lock);
  688. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  689. return status;
  690. }
  691. /*
  692. * dp_peer_reset_ast_entries() - Deletes all HMWDS entries for a peer
  693. * @soc_handle: Datapath SOC handle
  694. * @peer: DP peer
  695. * @arg: callback argument
  696. *
  697. * Return: None
  698. */
  699. static void
  700. dp_peer_reset_ast_entries(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  701. {
  702. struct dp_ast_entry *ast_entry = NULL;
  703. struct dp_ast_entry *tmp_ast_entry;
  704. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, tmp_ast_entry) {
  705. if ((ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM) ||
  706. (ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  707. dp_peer_del_ast(soc, ast_entry);
  708. }
  709. }
  710. /*
  711. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  712. * @soc_handle: Datapath SOC handle
  713. * @wds_macaddr: WDS entry MAC Address
  714. * @peer_macaddr: WDS entry MAC Address
  715. * @vdev_id: id of vdev handle
  716. * Return: QDF_STATUS
  717. */
  718. static QDF_STATUS dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  719. uint8_t *wds_macaddr,
  720. uint8_t *peer_mac_addr,
  721. uint8_t vdev_id)
  722. {
  723. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  724. struct dp_ast_entry *ast_entry = NULL;
  725. struct dp_peer *peer;
  726. struct dp_pdev *pdev;
  727. struct dp_vdev *vdev;
  728. if (soc->ast_offload_support)
  729. return QDF_STATUS_E_FAILURE;
  730. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  731. if (!vdev)
  732. return QDF_STATUS_E_FAILURE;
  733. pdev = vdev->pdev;
  734. if (peer_mac_addr) {
  735. peer = dp_peer_find_hash_find(soc, peer_mac_addr,
  736. 0, vdev->vdev_id,
  737. DP_MOD_ID_CDP);
  738. if (!peer) {
  739. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  740. return QDF_STATUS_E_FAILURE;
  741. }
  742. qdf_spin_lock_bh(&soc->ast_lock);
  743. dp_peer_reset_ast_entries(soc, peer, NULL);
  744. qdf_spin_unlock_bh(&soc->ast_lock);
  745. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  746. } else if (wds_macaddr) {
  747. qdf_spin_lock_bh(&soc->ast_lock);
  748. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  749. pdev->pdev_id);
  750. if (ast_entry) {
  751. if ((ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM) ||
  752. (ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  753. dp_peer_del_ast(soc, ast_entry);
  754. }
  755. qdf_spin_unlock_bh(&soc->ast_lock);
  756. }
  757. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  758. return QDF_STATUS_SUCCESS;
  759. }
  760. /*
  761. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  762. * @soc: Datapath SOC handle
  763. * @vdev_id: id of vdev object
  764. *
  765. * Return: QDF_STATUS
  766. */
  767. static QDF_STATUS
  768. dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  769. uint8_t vdev_id)
  770. {
  771. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  772. if (soc->ast_offload_support)
  773. return QDF_STATUS_SUCCESS;
  774. qdf_spin_lock_bh(&soc->ast_lock);
  775. dp_soc_iterate_peer(soc, dp_peer_reset_ast_entries, NULL,
  776. DP_MOD_ID_CDP);
  777. qdf_spin_unlock_bh(&soc->ast_lock);
  778. return QDF_STATUS_SUCCESS;
  779. }
  780. /*
  781. * dp_peer_flush_ast_entries() - Delete all wds and hmwds ast entries of a peer
  782. * @soc: Datapath SOC
  783. * @peer: Datapath peer
  784. * @arg: arg to callback
  785. *
  786. * Return: None
  787. */
  788. static void
  789. dp_peer_flush_ast_entries(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  790. {
  791. struct dp_ast_entry *ase = NULL;
  792. struct dp_ast_entry *temp_ase;
  793. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  794. if ((ase->type ==
  795. CDP_TXRX_AST_TYPE_STATIC) ||
  796. (ase->type ==
  797. CDP_TXRX_AST_TYPE_SELF) ||
  798. (ase->type ==
  799. CDP_TXRX_AST_TYPE_STA_BSS))
  800. continue;
  801. dp_peer_del_ast(soc, ase);
  802. }
  803. }
  804. /*
  805. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  806. * @soc: Datapath SOC handle
  807. *
  808. * Return: None
  809. */
  810. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  811. {
  812. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  813. qdf_spin_lock_bh(&soc->ast_lock);
  814. dp_soc_iterate_peer(soc, dp_peer_flush_ast_entries, NULL,
  815. DP_MOD_ID_CDP);
  816. qdf_spin_unlock_bh(&soc->ast_lock);
  817. dp_peer_mec_flush_entries(soc);
  818. }
  819. #if defined(IPA_WDS_EASYMESH_FEATURE) && defined(FEATURE_AST)
  820. /*
  821. * dp_peer_send_wds_disconnect() - Send Disconnect event to IPA for each peer
  822. * @soc: Datapath SOC
  823. * @peer: Datapath peer
  824. *
  825. * Return: None
  826. */
  827. static void
  828. dp_peer_send_wds_disconnect(struct dp_soc *soc, struct dp_peer *peer)
  829. {
  830. struct dp_ast_entry *ase = NULL;
  831. struct dp_ast_entry *temp_ase;
  832. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  833. if (ase->type == CDP_TXRX_AST_TYPE_WDS) {
  834. soc->cdp_soc.ol_ops->peer_send_wds_disconnect(soc->ctrl_psoc,
  835. ase->mac_addr.raw,
  836. ase->vdev_id);
  837. }
  838. }
  839. }
  840. #elif defined(FEATURE_AST)
  841. static void
  842. dp_peer_send_wds_disconnect(struct dp_soc *soc, struct dp_peer *peer)
  843. {
  844. }
  845. #endif
  846. /**
  847. * dp_peer_get_ast_info_by_soc_wifi3() - search the soc AST hash table
  848. * and return ast entry information
  849. * of first ast entry found in the
  850. * table with given mac address
  851. *
  852. * @soc : data path soc handle
  853. * @ast_mac_addr : AST entry mac address
  854. * @ast_entry_info : ast entry information
  855. *
  856. * return : true if ast entry found with ast_mac_addr
  857. * false if ast entry not found
  858. */
  859. static bool dp_peer_get_ast_info_by_soc_wifi3
  860. (struct cdp_soc_t *soc_hdl,
  861. uint8_t *ast_mac_addr,
  862. struct cdp_ast_entry_info *ast_entry_info)
  863. {
  864. struct dp_ast_entry *ast_entry = NULL;
  865. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  866. struct dp_peer *peer = NULL;
  867. if (soc->ast_offload_support)
  868. return false;
  869. qdf_spin_lock_bh(&soc->ast_lock);
  870. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  871. if ((!ast_entry) ||
  872. (ast_entry->delete_in_progress && !ast_entry->callback)) {
  873. qdf_spin_unlock_bh(&soc->ast_lock);
  874. return false;
  875. }
  876. peer = dp_peer_get_ref_by_id(soc, ast_entry->peer_id,
  877. DP_MOD_ID_AST);
  878. if (!peer) {
  879. qdf_spin_unlock_bh(&soc->ast_lock);
  880. return false;
  881. }
  882. ast_entry_info->type = ast_entry->type;
  883. ast_entry_info->pdev_id = ast_entry->pdev_id;
  884. ast_entry_info->vdev_id = ast_entry->vdev_id;
  885. ast_entry_info->peer_id = ast_entry->peer_id;
  886. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  887. &peer->mac_addr.raw[0],
  888. QDF_MAC_ADDR_SIZE);
  889. dp_peer_unref_delete(peer, DP_MOD_ID_AST);
  890. qdf_spin_unlock_bh(&soc->ast_lock);
  891. return true;
  892. }
  893. /**
  894. * dp_peer_get_ast_info_by_pdevid_wifi3() - search the soc AST hash table
  895. * and return ast entry information
  896. * if mac address and pdev_id matches
  897. *
  898. * @soc : data path soc handle
  899. * @ast_mac_addr : AST entry mac address
  900. * @pdev_id : pdev_id
  901. * @ast_entry_info : ast entry information
  902. *
  903. * return : true if ast entry found with ast_mac_addr
  904. * false if ast entry not found
  905. */
  906. static bool dp_peer_get_ast_info_by_pdevid_wifi3
  907. (struct cdp_soc_t *soc_hdl,
  908. uint8_t *ast_mac_addr,
  909. uint8_t pdev_id,
  910. struct cdp_ast_entry_info *ast_entry_info)
  911. {
  912. struct dp_ast_entry *ast_entry;
  913. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  914. struct dp_peer *peer = NULL;
  915. if (soc->ast_offload_support)
  916. return false;
  917. qdf_spin_lock_bh(&soc->ast_lock);
  918. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr,
  919. pdev_id);
  920. if ((!ast_entry) ||
  921. (ast_entry->delete_in_progress && !ast_entry->callback)) {
  922. qdf_spin_unlock_bh(&soc->ast_lock);
  923. return false;
  924. }
  925. peer = dp_peer_get_ref_by_id(soc, ast_entry->peer_id,
  926. DP_MOD_ID_AST);
  927. if (!peer) {
  928. qdf_spin_unlock_bh(&soc->ast_lock);
  929. return false;
  930. }
  931. ast_entry_info->type = ast_entry->type;
  932. ast_entry_info->pdev_id = ast_entry->pdev_id;
  933. ast_entry_info->vdev_id = ast_entry->vdev_id;
  934. ast_entry_info->peer_id = ast_entry->peer_id;
  935. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  936. &peer->mac_addr.raw[0],
  937. QDF_MAC_ADDR_SIZE);
  938. dp_peer_unref_delete(peer, DP_MOD_ID_AST);
  939. qdf_spin_unlock_bh(&soc->ast_lock);
  940. return true;
  941. }
  942. /**
  943. * dp_peer_ast_entry_del_by_soc() - delete the ast entry from soc AST hash table
  944. * with given mac address
  945. *
  946. * @soc : data path soc handle
  947. * @ast_mac_addr : AST entry mac address
  948. * @callback : callback function to called on ast delete response from FW
  949. * @cookie : argument to be passed to callback
  950. *
  951. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  952. * is sent
  953. * QDF_STATUS_E_INVAL false if ast entry not found
  954. */
  955. static QDF_STATUS dp_peer_ast_entry_del_by_soc(struct cdp_soc_t *soc_handle,
  956. uint8_t *mac_addr,
  957. txrx_ast_free_cb callback,
  958. void *cookie)
  959. {
  960. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  961. struct dp_ast_entry *ast_entry = NULL;
  962. txrx_ast_free_cb cb = NULL;
  963. void *arg = NULL;
  964. if (soc->ast_offload_support)
  965. return -QDF_STATUS_E_INVAL;
  966. qdf_spin_lock_bh(&soc->ast_lock);
  967. ast_entry = dp_peer_ast_hash_find_soc(soc, mac_addr);
  968. if (!ast_entry) {
  969. qdf_spin_unlock_bh(&soc->ast_lock);
  970. return -QDF_STATUS_E_INVAL;
  971. }
  972. if (ast_entry->callback) {
  973. cb = ast_entry->callback;
  974. arg = ast_entry->cookie;
  975. }
  976. ast_entry->callback = callback;
  977. ast_entry->cookie = cookie;
  978. /*
  979. * if delete_in_progress is set AST delete is sent to target
  980. * and host is waiting for response should not send delete
  981. * again
  982. */
  983. if (!ast_entry->delete_in_progress)
  984. dp_peer_del_ast(soc, ast_entry);
  985. qdf_spin_unlock_bh(&soc->ast_lock);
  986. if (cb) {
  987. cb(soc->ctrl_psoc,
  988. dp_soc_to_cdp_soc(soc),
  989. arg,
  990. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  991. }
  992. return QDF_STATUS_SUCCESS;
  993. }
  994. /**
  995. * dp_peer_ast_entry_del_by_pdev() - delete the ast entry from soc AST hash
  996. * table if mac address and pdev_id matches
  997. *
  998. * @soc : data path soc handle
  999. * @ast_mac_addr : AST entry mac address
  1000. * @pdev_id : pdev id
  1001. * @callback : callback function to called on ast delete response from FW
  1002. * @cookie : argument to be passed to callback
  1003. *
  1004. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  1005. * is sent
  1006. * QDF_STATUS_E_INVAL false if ast entry not found
  1007. */
  1008. static QDF_STATUS dp_peer_ast_entry_del_by_pdev(struct cdp_soc_t *soc_handle,
  1009. uint8_t *mac_addr,
  1010. uint8_t pdev_id,
  1011. txrx_ast_free_cb callback,
  1012. void *cookie)
  1013. {
  1014. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  1015. struct dp_ast_entry *ast_entry;
  1016. txrx_ast_free_cb cb = NULL;
  1017. void *arg = NULL;
  1018. if (soc->ast_offload_support)
  1019. return -QDF_STATUS_E_INVAL;
  1020. qdf_spin_lock_bh(&soc->ast_lock);
  1021. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, mac_addr, pdev_id);
  1022. if (!ast_entry) {
  1023. qdf_spin_unlock_bh(&soc->ast_lock);
  1024. return -QDF_STATUS_E_INVAL;
  1025. }
  1026. if (ast_entry->callback) {
  1027. cb = ast_entry->callback;
  1028. arg = ast_entry->cookie;
  1029. }
  1030. ast_entry->callback = callback;
  1031. ast_entry->cookie = cookie;
  1032. /*
  1033. * if delete_in_progress is set AST delete is sent to target
  1034. * and host is waiting for response should not sent delete
  1035. * again
  1036. */
  1037. if (!ast_entry->delete_in_progress)
  1038. dp_peer_del_ast(soc, ast_entry);
  1039. qdf_spin_unlock_bh(&soc->ast_lock);
  1040. if (cb) {
  1041. cb(soc->ctrl_psoc,
  1042. dp_soc_to_cdp_soc(soc),
  1043. arg,
  1044. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  1045. }
  1046. return QDF_STATUS_SUCCESS;
  1047. }
  1048. /**
  1049. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  1050. * @ring_num: ring num of the ring being queried
  1051. * @grp_mask: the grp_mask array for the ring type in question.
  1052. *
  1053. * The grp_mask array is indexed by group number and the bit fields correspond
  1054. * to ring numbers. We are finding which interrupt group a ring belongs to.
  1055. *
  1056. * Return: the index in the grp_mask array with the ring number.
  1057. * -QDF_STATUS_E_NOENT if no entry is found
  1058. */
  1059. static int dp_srng_find_ring_in_mask(int ring_num, uint8_t *grp_mask)
  1060. {
  1061. int ext_group_num;
  1062. uint8_t mask = 1 << ring_num;
  1063. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  1064. ext_group_num++) {
  1065. if (mask & grp_mask[ext_group_num])
  1066. return ext_group_num;
  1067. }
  1068. return -QDF_STATUS_E_NOENT;
  1069. }
  1070. /**
  1071. * dp_is_msi_group_number_invalid() - check msi_group_number valid or not
  1072. * @soc: dp_soc
  1073. * @msi_group_number: MSI group number.
  1074. * @msi_data_count: MSI data count.
  1075. *
  1076. * Return: true if msi_group_number is invalid.
  1077. */
  1078. static bool dp_is_msi_group_number_invalid(struct dp_soc *soc,
  1079. int msi_group_number,
  1080. int msi_data_count)
  1081. {
  1082. if (soc && soc->osdev && soc->osdev->dev &&
  1083. pld_is_one_msi(soc->osdev->dev))
  1084. return false;
  1085. return msi_group_number > msi_data_count;
  1086. }
  1087. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  1088. /**
  1089. * dp_is_reo_ring_num_in_nf_grp1() - Check if the current reo ring is part of
  1090. * rx_near_full_grp1 mask
  1091. * @soc: Datapath SoC Handle
  1092. * @ring_num: REO ring number
  1093. *
  1094. * Return: 1 if the ring_num belongs to reo_nf_grp1,
  1095. * 0, otherwise.
  1096. */
  1097. static inline int
  1098. dp_is_reo_ring_num_in_nf_grp1(struct dp_soc *soc, int ring_num)
  1099. {
  1100. return (WLAN_CFG_RX_NEAR_FULL_IRQ_MASK_1 & (1 << ring_num));
  1101. }
  1102. /**
  1103. * dp_is_reo_ring_num_in_nf_grp2() - Check if the current reo ring is part of
  1104. * rx_near_full_grp2 mask
  1105. * @soc: Datapath SoC Handle
  1106. * @ring_num: REO ring number
  1107. *
  1108. * Return: 1 if the ring_num belongs to reo_nf_grp2,
  1109. * 0, otherwise.
  1110. */
  1111. static inline int
  1112. dp_is_reo_ring_num_in_nf_grp2(struct dp_soc *soc, int ring_num)
  1113. {
  1114. return (WLAN_CFG_RX_NEAR_FULL_IRQ_MASK_2 & (1 << ring_num));
  1115. }
  1116. /**
  1117. * dp_srng_get_near_full_irq_mask() - Get near-full irq mask for a particular
  1118. * ring type and number
  1119. * @soc: Datapath SoC handle
  1120. * @ring_type: SRNG type
  1121. * @ring_num: ring num
  1122. *
  1123. * Return: near ful irq mask pointer
  1124. */
  1125. static inline
  1126. uint8_t *dp_srng_get_near_full_irq_mask(struct dp_soc *soc,
  1127. enum hal_ring_type ring_type,
  1128. int ring_num)
  1129. {
  1130. struct wlan_cfg_dp_soc_ctxt *cfg_ctx = soc->wlan_cfg_ctx;
  1131. uint8_t wbm2_sw_rx_rel_ring_id;
  1132. uint8_t *nf_irq_mask = NULL;
  1133. switch (ring_type) {
  1134. case WBM2SW_RELEASE:
  1135. wbm2_sw_rx_rel_ring_id =
  1136. wlan_cfg_get_rx_rel_ring_id(cfg_ctx);
  1137. if (ring_num != wbm2_sw_rx_rel_ring_id) {
  1138. nf_irq_mask = &soc->wlan_cfg_ctx->
  1139. int_tx_ring_near_full_irq_mask[0];
  1140. }
  1141. break;
  1142. case REO_DST:
  1143. if (dp_is_reo_ring_num_in_nf_grp1(soc, ring_num))
  1144. nf_irq_mask =
  1145. &soc->wlan_cfg_ctx->int_rx_ring_near_full_irq_1_mask[0];
  1146. else if (dp_is_reo_ring_num_in_nf_grp2(soc, ring_num))
  1147. nf_irq_mask =
  1148. &soc->wlan_cfg_ctx->int_rx_ring_near_full_irq_2_mask[0];
  1149. else
  1150. qdf_assert(0);
  1151. break;
  1152. default:
  1153. break;
  1154. }
  1155. return nf_irq_mask;
  1156. }
  1157. /**
  1158. * dp_srng_set_msi2_ring_params() - Set the msi2 addr/data in the ring params
  1159. * @soc: Datapath SoC handle
  1160. * @ring_params: srng params handle
  1161. * @msi2_addr: MSI2 addr to be set for the SRNG
  1162. * @msi2_data: MSI2 data to be set for the SRNG
  1163. *
  1164. * Return: None
  1165. */
  1166. static inline
  1167. void dp_srng_set_msi2_ring_params(struct dp_soc *soc,
  1168. struct hal_srng_params *ring_params,
  1169. qdf_dma_addr_t msi2_addr,
  1170. uint32_t msi2_data)
  1171. {
  1172. ring_params->msi2_addr = msi2_addr;
  1173. ring_params->msi2_data = msi2_data;
  1174. }
  1175. /**
  1176. * dp_srng_msi2_setup() - Setup MSI2 details for near full IRQ of an SRNG
  1177. * @soc: Datapath SoC handle
  1178. * @ring_params: ring_params for SRNG
  1179. * @ring_type: SENG type
  1180. * @ring_num: ring number for the SRNG
  1181. * @nf_msi_grp_num: near full msi group number
  1182. *
  1183. * Return: None
  1184. */
  1185. static inline void
  1186. dp_srng_msi2_setup(struct dp_soc *soc,
  1187. struct hal_srng_params *ring_params,
  1188. int ring_type, int ring_num, int nf_msi_grp_num)
  1189. {
  1190. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  1191. int msi_data_count, ret;
  1192. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1193. &msi_data_count, &msi_data_start,
  1194. &msi_irq_start);
  1195. if (ret)
  1196. return;
  1197. if (nf_msi_grp_num < 0) {
  1198. dp_init_info("%pK: ring near full IRQ not part of an ext_group; ring_type: %d,ring_num %d",
  1199. soc, ring_type, ring_num);
  1200. ring_params->msi2_addr = 0;
  1201. ring_params->msi2_data = 0;
  1202. return;
  1203. }
  1204. if (dp_is_msi_group_number_invalid(soc, nf_msi_grp_num,
  1205. msi_data_count)) {
  1206. dp_init_warn("%pK: 2 msi_groups will share an msi for near full IRQ; msi_group_num %d",
  1207. soc, nf_msi_grp_num);
  1208. QDF_ASSERT(0);
  1209. }
  1210. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  1211. ring_params->nf_irq_support = 1;
  1212. ring_params->msi2_addr = addr_low;
  1213. ring_params->msi2_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  1214. ring_params->msi2_data = (nf_msi_grp_num % msi_data_count)
  1215. + msi_data_start;
  1216. ring_params->flags |= HAL_SRNG_MSI_INTR;
  1217. }
  1218. /* Percentage of ring entries considered as nearly full */
  1219. #define DP_NF_HIGH_THRESH_PERCENTAGE 75
  1220. /* Percentage of ring entries considered as critically full */
  1221. #define DP_NF_CRIT_THRESH_PERCENTAGE 90
  1222. /* Percentage of ring entries considered as safe threshold */
  1223. #define DP_NF_SAFE_THRESH_PERCENTAGE 50
  1224. /**
  1225. * dp_srng_configure_nf_interrupt_thresholds() - Configure the thresholds for
  1226. * near full irq
  1227. * @soc: Datapath SoC handle
  1228. * @ring_params: ring params for SRNG
  1229. * @ring_type: ring type
  1230. */
  1231. static inline void
  1232. dp_srng_configure_nf_interrupt_thresholds(struct dp_soc *soc,
  1233. struct hal_srng_params *ring_params,
  1234. int ring_type)
  1235. {
  1236. if (ring_params->nf_irq_support) {
  1237. ring_params->high_thresh = (ring_params->num_entries *
  1238. DP_NF_HIGH_THRESH_PERCENTAGE) / 100;
  1239. ring_params->crit_thresh = (ring_params->num_entries *
  1240. DP_NF_CRIT_THRESH_PERCENTAGE) / 100;
  1241. ring_params->safe_thresh = (ring_params->num_entries *
  1242. DP_NF_SAFE_THRESH_PERCENTAGE) /100;
  1243. }
  1244. }
  1245. /**
  1246. * dp_srng_set_nf_thresholds() - Set the near full thresholds to srng data
  1247. * structure from the ring params
  1248. * @soc: Datapath SoC handle
  1249. * @srng: SRNG handle
  1250. * @ring_params: ring params for a SRNG
  1251. *
  1252. * Return: None
  1253. */
  1254. static inline void
  1255. dp_srng_set_nf_thresholds(struct dp_soc *soc, struct dp_srng *srng,
  1256. struct hal_srng_params *ring_params)
  1257. {
  1258. srng->crit_thresh = ring_params->crit_thresh;
  1259. srng->safe_thresh = ring_params->safe_thresh;
  1260. }
  1261. #else
  1262. static inline
  1263. uint8_t *dp_srng_get_near_full_irq_mask(struct dp_soc *soc,
  1264. enum hal_ring_type ring_type,
  1265. int ring_num)
  1266. {
  1267. return NULL;
  1268. }
  1269. static inline
  1270. void dp_srng_set_msi2_ring_params(struct dp_soc *soc,
  1271. struct hal_srng_params *ring_params,
  1272. qdf_dma_addr_t msi2_addr,
  1273. uint32_t msi2_data)
  1274. {
  1275. }
  1276. static inline void
  1277. dp_srng_msi2_setup(struct dp_soc *soc,
  1278. struct hal_srng_params *ring_params,
  1279. int ring_type, int ring_num, int nf_msi_grp_num)
  1280. {
  1281. }
  1282. static inline void
  1283. dp_srng_configure_nf_interrupt_thresholds(struct dp_soc *soc,
  1284. struct hal_srng_params *ring_params,
  1285. int ring_type)
  1286. {
  1287. }
  1288. static inline void
  1289. dp_srng_set_nf_thresholds(struct dp_soc *soc, struct dp_srng *srng,
  1290. struct hal_srng_params *ring_params)
  1291. {
  1292. }
  1293. #endif
  1294. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  1295. enum hal_ring_type ring_type,
  1296. int ring_num,
  1297. int *reg_msi_grp_num,
  1298. bool nf_irq_support,
  1299. int *nf_msi_grp_num)
  1300. {
  1301. struct wlan_cfg_dp_soc_ctxt *cfg_ctx = soc->wlan_cfg_ctx;
  1302. uint8_t *grp_mask, *nf_irq_mask = NULL;
  1303. bool nf_irq_enabled = false;
  1304. uint8_t wbm2_sw_rx_rel_ring_id;
  1305. switch (ring_type) {
  1306. case WBM2SW_RELEASE:
  1307. wbm2_sw_rx_rel_ring_id =
  1308. wlan_cfg_get_rx_rel_ring_id(cfg_ctx);
  1309. if (ring_num == wbm2_sw_rx_rel_ring_id) {
  1310. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  1311. grp_mask = &cfg_ctx->int_rx_wbm_rel_ring_mask[0];
  1312. ring_num = 0;
  1313. } else if (ring_num == WBM2_SW_PPE_REL_RING_ID) {
  1314. grp_mask = &cfg_ctx->int_ppeds_wbm_release_ring_mask[0];
  1315. ring_num = 0;
  1316. } else { /* dp_tx_comp_handler - soc->tx_comp_ring */
  1317. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1318. nf_irq_mask = dp_srng_get_near_full_irq_mask(soc,
  1319. ring_type,
  1320. ring_num);
  1321. if (nf_irq_mask)
  1322. nf_irq_enabled = true;
  1323. /*
  1324. * Using ring 4 as 4th tx completion ring since ring 3
  1325. * is Rx error ring
  1326. */
  1327. if (ring_num == WBM2SW_TXCOMP_RING4_NUM)
  1328. ring_num = TXCOMP_RING4_NUM;
  1329. }
  1330. break;
  1331. case REO_EXCEPTION:
  1332. /* dp_rx_err_process - &soc->reo_exception_ring */
  1333. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  1334. break;
  1335. case REO_DST:
  1336. /* dp_rx_process - soc->reo_dest_ring */
  1337. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1338. nf_irq_mask = dp_srng_get_near_full_irq_mask(soc, ring_type,
  1339. ring_num);
  1340. if (nf_irq_mask)
  1341. nf_irq_enabled = true;
  1342. break;
  1343. case REO_STATUS:
  1344. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  1345. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  1346. break;
  1347. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  1348. case RXDMA_MONITOR_STATUS:
  1349. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  1350. case RXDMA_MONITOR_DST:
  1351. /* dp_mon_process */
  1352. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  1353. break;
  1354. case TX_MONITOR_DST:
  1355. /* dp_tx_mon_process */
  1356. grp_mask = &soc->wlan_cfg_ctx->int_tx_mon_ring_mask[0];
  1357. break;
  1358. case RXDMA_DST:
  1359. /* dp_rxdma_err_process */
  1360. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  1361. break;
  1362. case RXDMA_BUF:
  1363. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1364. break;
  1365. case RXDMA_MONITOR_BUF:
  1366. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_mon_ring_mask[0];
  1367. break;
  1368. case TX_MONITOR_BUF:
  1369. grp_mask = &soc->wlan_cfg_ctx->int_host2txmon_ring_mask[0];
  1370. break;
  1371. case REO2PPE:
  1372. grp_mask = &soc->wlan_cfg_ctx->int_reo2ppe_ring_mask[0];
  1373. break;
  1374. case PPE2TCL:
  1375. grp_mask = &soc->wlan_cfg_ctx->int_ppe2tcl_ring_mask[0];
  1376. break;
  1377. case TCL_DATA:
  1378. /* CMD_CREDIT_RING is used as command in 8074 and credit in 9000 */
  1379. case TCL_CMD_CREDIT:
  1380. case REO_CMD:
  1381. case SW2WBM_RELEASE:
  1382. case WBM_IDLE_LINK:
  1383. /* normally empty SW_TO_HW rings */
  1384. return -QDF_STATUS_E_NOENT;
  1385. break;
  1386. case TCL_STATUS:
  1387. case REO_REINJECT:
  1388. /* misc unused rings */
  1389. return -QDF_STATUS_E_NOENT;
  1390. break;
  1391. case CE_SRC:
  1392. case CE_DST:
  1393. case CE_DST_STATUS:
  1394. /* CE_rings - currently handled by hif */
  1395. default:
  1396. return -QDF_STATUS_E_NOENT;
  1397. break;
  1398. }
  1399. *reg_msi_grp_num = dp_srng_find_ring_in_mask(ring_num, grp_mask);
  1400. if (nf_irq_support && nf_irq_enabled) {
  1401. *nf_msi_grp_num = dp_srng_find_ring_in_mask(ring_num,
  1402. nf_irq_mask);
  1403. }
  1404. return QDF_STATUS_SUCCESS;
  1405. }
  1406. /*
  1407. * dp_get_num_msi_available()- API to get number of MSIs available
  1408. * @dp_soc: DP soc Handle
  1409. * @interrupt_mode: Mode of interrupts
  1410. *
  1411. * Return: Number of MSIs available or 0 in case of integrated
  1412. */
  1413. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  1414. static int dp_get_num_msi_available(struct dp_soc *soc, int interrupt_mode)
  1415. {
  1416. return 0;
  1417. }
  1418. #else
  1419. /*
  1420. * dp_get_num_msi_available()- API to get number of MSIs available
  1421. * @dp_soc: DP soc Handle
  1422. * @interrupt_mode: Mode of interrupts
  1423. *
  1424. * Return: Number of MSIs available or 0 in case of integrated
  1425. */
  1426. static int dp_get_num_msi_available(struct dp_soc *soc, int interrupt_mode)
  1427. {
  1428. int msi_data_count;
  1429. int msi_data_start;
  1430. int msi_irq_start;
  1431. int ret;
  1432. if (interrupt_mode == DP_INTR_INTEGRATED) {
  1433. return 0;
  1434. } else if (interrupt_mode == DP_INTR_MSI || interrupt_mode ==
  1435. DP_INTR_POLL) {
  1436. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1437. &msi_data_count,
  1438. &msi_data_start,
  1439. &msi_irq_start);
  1440. if (ret) {
  1441. qdf_err("Unable to get DP MSI assignment %d",
  1442. interrupt_mode);
  1443. return -EINVAL;
  1444. }
  1445. return msi_data_count;
  1446. }
  1447. qdf_err("Interrupt mode invalid %d", interrupt_mode);
  1448. return -EINVAL;
  1449. }
  1450. #endif
  1451. static void dp_srng_msi_setup(struct dp_soc *soc, struct dp_srng *srng,
  1452. struct hal_srng_params *ring_params,
  1453. int ring_type, int ring_num)
  1454. {
  1455. int reg_msi_grp_num;
  1456. /*
  1457. * nf_msi_grp_num needs to be initialized with negative value,
  1458. * to avoid configuring near-full msi for WBM2SW3 ring
  1459. */
  1460. int nf_msi_grp_num = -1;
  1461. int msi_data_count;
  1462. int ret;
  1463. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  1464. bool nf_irq_support;
  1465. int vector;
  1466. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1467. &msi_data_count, &msi_data_start,
  1468. &msi_irq_start);
  1469. if (ret)
  1470. return;
  1471. nf_irq_support = hal_srng_is_near_full_irq_supported(soc->hal_soc,
  1472. ring_type,
  1473. ring_num);
  1474. ret = dp_srng_calculate_msi_group(soc, ring_type, ring_num,
  1475. &reg_msi_grp_num,
  1476. nf_irq_support,
  1477. &nf_msi_grp_num);
  1478. if (ret < 0) {
  1479. dp_init_info("%pK: ring not part of an ext_group; ring_type: %d,ring_num %d",
  1480. soc, ring_type, ring_num);
  1481. ring_params->msi_addr = 0;
  1482. ring_params->msi_data = 0;
  1483. dp_srng_set_msi2_ring_params(soc, ring_params, 0, 0);
  1484. return;
  1485. }
  1486. if (reg_msi_grp_num < 0) {
  1487. dp_init_info("%pK: ring not part of an ext_group; ring_type: %d,ring_num %d",
  1488. soc, ring_type, ring_num);
  1489. ring_params->msi_addr = 0;
  1490. ring_params->msi_data = 0;
  1491. goto configure_msi2;
  1492. }
  1493. if (dp_is_msi_group_number_invalid(soc, reg_msi_grp_num,
  1494. msi_data_count)) {
  1495. dp_init_warn("%pK: 2 msi_groups will share an msi; msi_group_num %d",
  1496. soc, reg_msi_grp_num);
  1497. QDF_ASSERT(0);
  1498. }
  1499. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  1500. ring_params->msi_addr = addr_low;
  1501. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  1502. ring_params->msi_data = (reg_msi_grp_num % msi_data_count)
  1503. + msi_data_start;
  1504. ring_params->flags |= HAL_SRNG_MSI_INTR;
  1505. dp_debug("ring type %u ring_num %u msi->data %u msi_addr %llx",
  1506. ring_type, ring_num, ring_params->msi_data,
  1507. (uint64_t)ring_params->msi_addr);
  1508. vector = msi_irq_start + (reg_msi_grp_num % msi_data_count);
  1509. if (soc->arch_ops.dp_register_ppeds_interrupts)
  1510. if (soc->arch_ops.dp_register_ppeds_interrupts(soc, srng,
  1511. vector,
  1512. ring_type,
  1513. ring_num))
  1514. return;
  1515. configure_msi2:
  1516. if (!nf_irq_support) {
  1517. dp_srng_set_msi2_ring_params(soc, ring_params, 0, 0);
  1518. return;
  1519. }
  1520. dp_srng_msi2_setup(soc, ring_params, ring_type, ring_num,
  1521. nf_msi_grp_num);
  1522. }
  1523. #ifdef FEATURE_AST
  1524. /**
  1525. * dp_print_mlo_ast_stats() - Print AST stats for MLO peers
  1526. *
  1527. * @soc : core DP soc context
  1528. *
  1529. * Return: void
  1530. */
  1531. void dp_print_mlo_ast_stats(struct dp_soc *soc)
  1532. {
  1533. if (soc->arch_ops.print_mlo_ast_stats)
  1534. soc->arch_ops.print_mlo_ast_stats(soc);
  1535. }
  1536. /**
  1537. * dp_print_peer_ast_entries() - Dump AST entries of peer
  1538. * @soc: Datapath soc handle
  1539. * @peer: Datapath peer
  1540. * @arg: argument to iterate function
  1541. *
  1542. * return void
  1543. */
  1544. void
  1545. dp_print_peer_ast_entries(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  1546. {
  1547. struct dp_ast_entry *ase, *tmp_ase;
  1548. uint32_t num_entries = 0;
  1549. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  1550. "NONE", "STATIC", "SELF", "WDS", "HMWDS", "BSS",
  1551. "DA", "HMWDS_SEC", "MLD"};
  1552. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  1553. DP_PRINT_STATS("%6d mac_addr = "QDF_MAC_ADDR_FMT
  1554. " peer_mac_addr = "QDF_MAC_ADDR_FMT
  1555. " peer_id = %u"
  1556. " type = %s"
  1557. " next_hop = %d"
  1558. " is_active = %d"
  1559. " ast_idx = %d"
  1560. " ast_hash = %d"
  1561. " delete_in_progress = %d"
  1562. " pdev_id = %d"
  1563. " vdev_id = %d",
  1564. ++num_entries,
  1565. QDF_MAC_ADDR_REF(ase->mac_addr.raw),
  1566. QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  1567. ase->peer_id,
  1568. type[ase->type],
  1569. ase->next_hop,
  1570. ase->is_active,
  1571. ase->ast_idx,
  1572. ase->ast_hash_value,
  1573. ase->delete_in_progress,
  1574. ase->pdev_id,
  1575. ase->vdev_id);
  1576. }
  1577. }
  1578. /**
  1579. * dp_print_ast_stats() - Dump AST table contents
  1580. * @soc: Datapath soc handle
  1581. *
  1582. * return void
  1583. */
  1584. void dp_print_ast_stats(struct dp_soc *soc)
  1585. {
  1586. DP_PRINT_STATS("AST Stats:");
  1587. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  1588. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  1589. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  1590. DP_PRINT_STATS(" Entries MAP ERR = %d", soc->stats.ast.map_err);
  1591. DP_PRINT_STATS(" Entries Mismatch ERR = %d",
  1592. soc->stats.ast.ast_mismatch);
  1593. DP_PRINT_STATS("AST Table:");
  1594. qdf_spin_lock_bh(&soc->ast_lock);
  1595. dp_soc_iterate_peer(soc, dp_print_peer_ast_entries, NULL,
  1596. DP_MOD_ID_GENERIC_STATS);
  1597. qdf_spin_unlock_bh(&soc->ast_lock);
  1598. dp_print_mlo_ast_stats(soc);
  1599. }
  1600. #else
  1601. void dp_print_ast_stats(struct dp_soc *soc)
  1602. {
  1603. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  1604. return;
  1605. }
  1606. #endif
  1607. /**
  1608. * dp_print_peer_info() - Dump peer info
  1609. * @soc: Datapath soc handle
  1610. * @peer: Datapath peer handle
  1611. * @arg: argument to iter function
  1612. *
  1613. * return void
  1614. */
  1615. static void
  1616. dp_print_peer_info(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  1617. {
  1618. struct dp_txrx_peer *txrx_peer = NULL;
  1619. txrx_peer = dp_get_txrx_peer(peer);
  1620. if (!txrx_peer)
  1621. return;
  1622. DP_PRINT_STATS(" peer id = %d"
  1623. " peer_mac_addr = "QDF_MAC_ADDR_FMT
  1624. " nawds_enabled = %d"
  1625. " bss_peer = %d"
  1626. " wds_enabled = %d"
  1627. " tx_cap_enabled = %d"
  1628. " rx_cap_enabled = %d",
  1629. peer->peer_id,
  1630. QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  1631. txrx_peer->nawds_enabled,
  1632. txrx_peer->bss_peer,
  1633. txrx_peer->wds_enabled,
  1634. dp_monitor_is_tx_cap_enabled(peer),
  1635. dp_monitor_is_rx_cap_enabled(peer));
  1636. }
  1637. /**
  1638. * dp_print_peer_table() - Dump all Peer stats
  1639. * @vdev: Datapath Vdev handle
  1640. *
  1641. * return void
  1642. */
  1643. static void dp_print_peer_table(struct dp_vdev *vdev)
  1644. {
  1645. DP_PRINT_STATS("Dumping Peer Table Stats:");
  1646. dp_vdev_iterate_peer(vdev, dp_print_peer_info, NULL,
  1647. DP_MOD_ID_GENERIC_STATS);
  1648. }
  1649. #ifdef WLAN_DP_PER_RING_TYPE_CONFIG
  1650. /**
  1651. * dp_srng_configure_interrupt_thresholds() - Retrieve interrupt
  1652. * threshold values from the wlan_srng_cfg table for each ring type
  1653. * @soc: device handle
  1654. * @ring_params: per ring specific parameters
  1655. * @ring_type: Ring type
  1656. * @ring_num: Ring number for a given ring type
  1657. *
  1658. * Fill the ring params with the interrupt threshold
  1659. * configuration parameters available in the per ring type wlan_srng_cfg
  1660. * table.
  1661. *
  1662. * Return: None
  1663. */
  1664. static void
  1665. dp_srng_configure_interrupt_thresholds(struct dp_soc *soc,
  1666. struct hal_srng_params *ring_params,
  1667. int ring_type, int ring_num,
  1668. int num_entries)
  1669. {
  1670. uint8_t wbm2_sw_rx_rel_ring_id;
  1671. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(soc->wlan_cfg_ctx);
  1672. if (ring_type == REO_DST) {
  1673. ring_params->intr_timer_thres_us =
  1674. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1675. ring_params->intr_batch_cntr_thres_entries =
  1676. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  1677. } else if (ring_type == WBM2SW_RELEASE &&
  1678. (ring_num == wbm2_sw_rx_rel_ring_id)) {
  1679. ring_params->intr_timer_thres_us =
  1680. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1681. ring_params->intr_batch_cntr_thres_entries =
  1682. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1683. } else {
  1684. ring_params->intr_timer_thres_us =
  1685. soc->wlan_srng_cfg[ring_type].timer_threshold;
  1686. ring_params->intr_batch_cntr_thres_entries =
  1687. soc->wlan_srng_cfg[ring_type].batch_count_threshold;
  1688. }
  1689. ring_params->low_threshold =
  1690. soc->wlan_srng_cfg[ring_type].low_threshold;
  1691. if (ring_params->low_threshold)
  1692. ring_params->flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1693. dp_srng_configure_nf_interrupt_thresholds(soc, ring_params, ring_type);
  1694. }
  1695. #else
  1696. static void
  1697. dp_srng_configure_interrupt_thresholds(struct dp_soc *soc,
  1698. struct hal_srng_params *ring_params,
  1699. int ring_type, int ring_num,
  1700. int num_entries)
  1701. {
  1702. uint8_t wbm2_sw_rx_rel_ring_id;
  1703. bool rx_refill_lt_disable;
  1704. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(soc->wlan_cfg_ctx);
  1705. if (ring_type == REO_DST || ring_type == REO2PPE) {
  1706. ring_params->intr_timer_thres_us =
  1707. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1708. ring_params->intr_batch_cntr_thres_entries =
  1709. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  1710. } else if (ring_type == WBM2SW_RELEASE &&
  1711. (ring_num < wbm2_sw_rx_rel_ring_id ||
  1712. ring_num == WBM2SW_TXCOMP_RING4_NUM ||
  1713. ring_num == WBM2_SW_PPE_REL_RING_ID)) {
  1714. ring_params->intr_timer_thres_us =
  1715. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  1716. ring_params->intr_batch_cntr_thres_entries =
  1717. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  1718. } else if (ring_type == RXDMA_BUF) {
  1719. rx_refill_lt_disable =
  1720. wlan_cfg_get_dp_soc_rxdma_refill_lt_disable
  1721. (soc->wlan_cfg_ctx);
  1722. ring_params->intr_timer_thres_us =
  1723. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1724. if (!rx_refill_lt_disable) {
  1725. ring_params->low_threshold = num_entries >> 3;
  1726. ring_params->flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1727. ring_params->intr_batch_cntr_thres_entries = 0;
  1728. }
  1729. } else {
  1730. ring_params->intr_timer_thres_us =
  1731. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1732. ring_params->intr_batch_cntr_thres_entries =
  1733. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1734. }
  1735. /* These rings donot require interrupt to host. Make them zero */
  1736. switch (ring_type) {
  1737. case REO_REINJECT:
  1738. case REO_CMD:
  1739. case TCL_DATA:
  1740. case TCL_CMD_CREDIT:
  1741. case TCL_STATUS:
  1742. case WBM_IDLE_LINK:
  1743. case SW2WBM_RELEASE:
  1744. case SW2RXDMA_NEW:
  1745. ring_params->intr_timer_thres_us = 0;
  1746. ring_params->intr_batch_cntr_thres_entries = 0;
  1747. break;
  1748. case PPE2TCL:
  1749. ring_params->intr_timer_thres_us =
  1750. wlan_cfg_get_int_timer_threshold_ppe2tcl(soc->wlan_cfg_ctx);
  1751. ring_params->intr_batch_cntr_thres_entries =
  1752. wlan_cfg_get_int_batch_threshold_ppe2tcl(soc->wlan_cfg_ctx);
  1753. break;
  1754. }
  1755. /* Enable low threshold interrupts for rx buffer rings (regular and
  1756. * monitor buffer rings.
  1757. * TODO: See if this is required for any other ring
  1758. */
  1759. if ((ring_type == RXDMA_MONITOR_BUF) ||
  1760. (ring_type == RXDMA_MONITOR_STATUS ||
  1761. (ring_type == TX_MONITOR_BUF))) {
  1762. /* TODO: Setting low threshold to 1/8th of ring size
  1763. * see if this needs to be configurable
  1764. */
  1765. ring_params->low_threshold = num_entries >> 3;
  1766. ring_params->intr_timer_thres_us =
  1767. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1768. ring_params->flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1769. ring_params->intr_batch_cntr_thres_entries = 0;
  1770. }
  1771. /* During initialisation monitor rings are only filled with
  1772. * MON_BUF_MIN_ENTRIES entries. So low threshold needs to be set to
  1773. * a value less than that. Low threshold value is reconfigured again
  1774. * to 1/8th of the ring size when monitor vap is created.
  1775. */
  1776. if (ring_type == RXDMA_MONITOR_BUF)
  1777. ring_params->low_threshold = MON_BUF_MIN_ENTRIES >> 1;
  1778. /* In case of PCI chipsets, we dont have PPDU end interrupts,
  1779. * so MONITOR STATUS ring is reaped by receiving MSI from srng.
  1780. * Keep batch threshold as 8 so that interrupt is received for
  1781. * every 4 packets in MONITOR_STATUS ring
  1782. */
  1783. if ((ring_type == RXDMA_MONITOR_STATUS) &&
  1784. (soc->intr_mode == DP_INTR_MSI))
  1785. ring_params->intr_batch_cntr_thres_entries = 4;
  1786. }
  1787. #endif
  1788. #ifdef DP_MEM_PRE_ALLOC
  1789. void *dp_context_alloc_mem(struct dp_soc *soc, enum dp_ctxt_type ctxt_type,
  1790. size_t ctxt_size)
  1791. {
  1792. void *ctxt_mem;
  1793. if (!soc->cdp_soc.ol_ops->dp_prealloc_get_context) {
  1794. dp_warn("dp_prealloc_get_context null!");
  1795. goto dynamic_alloc;
  1796. }
  1797. ctxt_mem = soc->cdp_soc.ol_ops->dp_prealloc_get_context(ctxt_type,
  1798. ctxt_size);
  1799. if (ctxt_mem)
  1800. goto end;
  1801. dynamic_alloc:
  1802. dp_info("switch to dynamic-alloc for type %d, size %zu",
  1803. ctxt_type, ctxt_size);
  1804. ctxt_mem = qdf_mem_malloc(ctxt_size);
  1805. end:
  1806. return ctxt_mem;
  1807. }
  1808. void dp_context_free_mem(struct dp_soc *soc, enum dp_ctxt_type ctxt_type,
  1809. void *vaddr)
  1810. {
  1811. QDF_STATUS status;
  1812. if (soc->cdp_soc.ol_ops->dp_prealloc_put_context) {
  1813. status = soc->cdp_soc.ol_ops->dp_prealloc_put_context(
  1814. ctxt_type,
  1815. vaddr);
  1816. } else {
  1817. dp_warn("dp_prealloc_put_context null!");
  1818. status = QDF_STATUS_E_NOSUPPORT;
  1819. }
  1820. if (QDF_IS_STATUS_ERROR(status)) {
  1821. dp_info("Context type %d not pre-allocated", ctxt_type);
  1822. qdf_mem_free(vaddr);
  1823. }
  1824. }
  1825. static inline
  1826. void *dp_srng_aligned_mem_alloc_consistent(struct dp_soc *soc,
  1827. struct dp_srng *srng,
  1828. uint32_t ring_type)
  1829. {
  1830. void *mem;
  1831. qdf_assert(!srng->is_mem_prealloc);
  1832. if (!soc->cdp_soc.ol_ops->dp_prealloc_get_consistent) {
  1833. dp_warn("dp_prealloc_get_consistent is null!");
  1834. goto qdf;
  1835. }
  1836. mem =
  1837. soc->cdp_soc.ol_ops->dp_prealloc_get_consistent
  1838. (&srng->alloc_size,
  1839. &srng->base_vaddr_unaligned,
  1840. &srng->base_paddr_unaligned,
  1841. &srng->base_paddr_aligned,
  1842. DP_RING_BASE_ALIGN, ring_type);
  1843. if (mem) {
  1844. srng->is_mem_prealloc = true;
  1845. goto end;
  1846. }
  1847. qdf:
  1848. mem = qdf_aligned_mem_alloc_consistent(soc->osdev, &srng->alloc_size,
  1849. &srng->base_vaddr_unaligned,
  1850. &srng->base_paddr_unaligned,
  1851. &srng->base_paddr_aligned,
  1852. DP_RING_BASE_ALIGN);
  1853. end:
  1854. dp_info("%s memory %pK dp_srng %pK ring_type %d alloc_size %d num_entries %d",
  1855. srng->is_mem_prealloc ? "pre-alloc" : "dynamic-alloc", mem,
  1856. srng, ring_type, srng->alloc_size, srng->num_entries);
  1857. return mem;
  1858. }
  1859. static inline void dp_srng_mem_free_consistent(struct dp_soc *soc,
  1860. struct dp_srng *srng)
  1861. {
  1862. if (srng->is_mem_prealloc) {
  1863. if (!soc->cdp_soc.ol_ops->dp_prealloc_put_consistent) {
  1864. dp_warn("dp_prealloc_put_consistent is null!");
  1865. QDF_BUG(0);
  1866. return;
  1867. }
  1868. soc->cdp_soc.ol_ops->dp_prealloc_put_consistent
  1869. (srng->alloc_size,
  1870. srng->base_vaddr_unaligned,
  1871. srng->base_paddr_unaligned);
  1872. } else {
  1873. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1874. srng->alloc_size,
  1875. srng->base_vaddr_unaligned,
  1876. srng->base_paddr_unaligned, 0);
  1877. }
  1878. }
  1879. void dp_desc_multi_pages_mem_alloc(struct dp_soc *soc,
  1880. enum dp_desc_type desc_type,
  1881. struct qdf_mem_multi_page_t *pages,
  1882. size_t element_size,
  1883. uint32_t element_num,
  1884. qdf_dma_context_t memctxt,
  1885. bool cacheable)
  1886. {
  1887. if (!soc->cdp_soc.ol_ops->dp_get_multi_pages) {
  1888. dp_warn("dp_get_multi_pages is null!");
  1889. goto qdf;
  1890. }
  1891. pages->num_pages = 0;
  1892. pages->is_mem_prealloc = 0;
  1893. soc->cdp_soc.ol_ops->dp_get_multi_pages(desc_type,
  1894. element_size,
  1895. element_num,
  1896. pages,
  1897. cacheable);
  1898. if (pages->num_pages)
  1899. goto end;
  1900. qdf:
  1901. qdf_mem_multi_pages_alloc(soc->osdev, pages, element_size,
  1902. element_num, memctxt, cacheable);
  1903. end:
  1904. dp_info("%s desc_type %d element_size %d element_num %d cacheable %d",
  1905. pages->is_mem_prealloc ? "pre-alloc" : "dynamic-alloc",
  1906. desc_type, (int)element_size, element_num, cacheable);
  1907. }
  1908. void dp_desc_multi_pages_mem_free(struct dp_soc *soc,
  1909. enum dp_desc_type desc_type,
  1910. struct qdf_mem_multi_page_t *pages,
  1911. qdf_dma_context_t memctxt,
  1912. bool cacheable)
  1913. {
  1914. if (pages->is_mem_prealloc) {
  1915. if (!soc->cdp_soc.ol_ops->dp_put_multi_pages) {
  1916. dp_warn("dp_put_multi_pages is null!");
  1917. QDF_BUG(0);
  1918. return;
  1919. }
  1920. soc->cdp_soc.ol_ops->dp_put_multi_pages(desc_type, pages);
  1921. qdf_mem_zero(pages, sizeof(*pages));
  1922. } else {
  1923. qdf_mem_multi_pages_free(soc->osdev, pages,
  1924. memctxt, cacheable);
  1925. }
  1926. }
  1927. #else
  1928. static inline
  1929. void *dp_srng_aligned_mem_alloc_consistent(struct dp_soc *soc,
  1930. struct dp_srng *srng,
  1931. uint32_t ring_type)
  1932. {
  1933. void *mem;
  1934. mem = qdf_aligned_mem_alloc_consistent(soc->osdev, &srng->alloc_size,
  1935. &srng->base_vaddr_unaligned,
  1936. &srng->base_paddr_unaligned,
  1937. &srng->base_paddr_aligned,
  1938. DP_RING_BASE_ALIGN);
  1939. if (mem)
  1940. qdf_mem_set(srng->base_vaddr_unaligned, 0, srng->alloc_size);
  1941. return mem;
  1942. }
  1943. static inline void dp_srng_mem_free_consistent(struct dp_soc *soc,
  1944. struct dp_srng *srng)
  1945. {
  1946. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1947. srng->alloc_size,
  1948. srng->base_vaddr_unaligned,
  1949. srng->base_paddr_unaligned, 0);
  1950. }
  1951. #endif /* DP_MEM_PRE_ALLOC */
  1952. #ifdef QCA_SUPPORT_WDS_EXTENDED
  1953. static bool dp_vdev_is_wds_ext_enabled(struct dp_vdev *vdev)
  1954. {
  1955. return vdev->wds_ext_enabled;
  1956. }
  1957. #else
  1958. static bool dp_vdev_is_wds_ext_enabled(struct dp_vdev *vdev)
  1959. {
  1960. return false;
  1961. }
  1962. #endif
  1963. void dp_pdev_update_fast_rx_flag(struct dp_soc *soc, struct dp_pdev *pdev)
  1964. {
  1965. struct dp_vdev *vdev = NULL;
  1966. uint8_t rx_fast_flag = true;
  1967. if (wlan_cfg_is_rx_flow_tag_enabled(soc->wlan_cfg_ctx)) {
  1968. rx_fast_flag = false;
  1969. goto update_flag;
  1970. }
  1971. /* Check if protocol tagging enable */
  1972. if (pdev->is_rx_protocol_tagging_enabled) {
  1973. rx_fast_flag = false;
  1974. goto update_flag;
  1975. }
  1976. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1977. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  1978. /* Check if any VDEV has NAWDS enabled */
  1979. if (vdev->nawds_enabled) {
  1980. rx_fast_flag = false;
  1981. break;
  1982. }
  1983. /* Check if any VDEV has multipass enabled */
  1984. if (vdev->multipass_en) {
  1985. rx_fast_flag = false;
  1986. break;
  1987. }
  1988. /* Check if any VDEV has mesh enabled */
  1989. if (vdev->mesh_vdev) {
  1990. rx_fast_flag = false;
  1991. break;
  1992. }
  1993. /* Check if any VDEV has WDS ext enabled */
  1994. if (dp_vdev_is_wds_ext_enabled(vdev)) {
  1995. rx_fast_flag = false;
  1996. break;
  1997. }
  1998. }
  1999. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2000. update_flag:
  2001. dp_init_info("Updated Rx fast flag to %u", rx_fast_flag);
  2002. pdev->rx_fast_flag = rx_fast_flag;
  2003. }
  2004. /*
  2005. * dp_srng_free() - Free SRNG memory
  2006. * @soc : Data path soc handle
  2007. * @srng : SRNG pointer
  2008. *
  2009. * return: None
  2010. */
  2011. void dp_srng_free(struct dp_soc *soc, struct dp_srng *srng)
  2012. {
  2013. if (srng->alloc_size && srng->base_vaddr_unaligned) {
  2014. if (!srng->cached) {
  2015. dp_srng_mem_free_consistent(soc, srng);
  2016. } else {
  2017. qdf_mem_free(srng->base_vaddr_unaligned);
  2018. }
  2019. srng->alloc_size = 0;
  2020. srng->base_vaddr_unaligned = NULL;
  2021. }
  2022. srng->hal_srng = NULL;
  2023. }
  2024. qdf_export_symbol(dp_srng_free);
  2025. #ifdef DISABLE_MON_RING_MSI_CFG
  2026. /*
  2027. * dp_skip_msi_cfg() - Check if msi cfg has to be skipped for ring_type
  2028. * @ring_type: sring type
  2029. *
  2030. * Return: True if msi cfg should be skipped for srng type else false
  2031. */
  2032. static inline bool dp_skip_msi_cfg(struct dp_soc *soc, int ring_type)
  2033. {
  2034. if (ring_type == RXDMA_MONITOR_STATUS)
  2035. return true;
  2036. return false;
  2037. }
  2038. #else
  2039. #ifdef DP_CON_MON_MSI_ENABLED
  2040. static inline bool dp_skip_msi_cfg(struct dp_soc *soc, int ring_type)
  2041. {
  2042. if (soc->cdp_soc.ol_ops->get_con_mode &&
  2043. soc->cdp_soc.ol_ops->get_con_mode() == QDF_GLOBAL_MONITOR_MODE) {
  2044. if (ring_type == REO_DST || ring_type == RXDMA_DST)
  2045. return true;
  2046. } else if (ring_type == RXDMA_MONITOR_STATUS) {
  2047. return true;
  2048. }
  2049. return false;
  2050. }
  2051. #else
  2052. static inline bool dp_skip_msi_cfg(struct dp_soc *soc, int ring_type)
  2053. {
  2054. return false;
  2055. }
  2056. #endif /* DP_CON_MON_MSI_ENABLED */
  2057. #endif /* DISABLE_MON_RING_MSI_CFG */
  2058. #ifdef DP_UMAC_HW_RESET_SUPPORT
  2059. static bool dp_check_umac_reset_in_progress(struct dp_soc *soc)
  2060. {
  2061. return !!soc->umac_reset_ctx.intr_ctx_bkp;
  2062. }
  2063. #else
  2064. static bool dp_check_umac_reset_in_progress(struct dp_soc *soc)
  2065. {
  2066. return false;
  2067. }
  2068. #endif
  2069. /*
  2070. * dp_srng_init_idx() - Initialize SRNG
  2071. * @soc : Data path soc handle
  2072. * @srng : SRNG pointer
  2073. * @ring_type : Ring Type
  2074. * @ring_num: Ring number
  2075. * @mac_id: mac_id
  2076. * @idx: ring index
  2077. *
  2078. * return: QDF_STATUS
  2079. */
  2080. QDF_STATUS dp_srng_init_idx(struct dp_soc *soc, struct dp_srng *srng,
  2081. int ring_type, int ring_num, int mac_id,
  2082. uint32_t idx)
  2083. {
  2084. bool idle_check;
  2085. hal_soc_handle_t hal_soc = soc->hal_soc;
  2086. struct hal_srng_params ring_params;
  2087. if (srng->hal_srng) {
  2088. dp_init_err("%pK: Ring type: %d, num:%d is already initialized",
  2089. soc, ring_type, ring_num);
  2090. return QDF_STATUS_SUCCESS;
  2091. }
  2092. /* memset the srng ring to zero */
  2093. qdf_mem_zero(srng->base_vaddr_unaligned, srng->alloc_size);
  2094. qdf_mem_zero(&ring_params, sizeof(struct hal_srng_params));
  2095. ring_params.ring_base_paddr = srng->base_paddr_aligned;
  2096. ring_params.ring_base_vaddr = srng->base_vaddr_aligned;
  2097. ring_params.num_entries = srng->num_entries;
  2098. dp_info("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u",
  2099. ring_type, ring_num,
  2100. (void *)ring_params.ring_base_vaddr,
  2101. (void *)ring_params.ring_base_paddr,
  2102. ring_params.num_entries);
  2103. if (soc->intr_mode == DP_INTR_MSI && !dp_skip_msi_cfg(soc, ring_type)) {
  2104. dp_srng_msi_setup(soc, srng, &ring_params, ring_type, ring_num);
  2105. dp_verbose_debug("Using MSI for ring_type: %d, ring_num %d",
  2106. ring_type, ring_num);
  2107. } else {
  2108. ring_params.msi_data = 0;
  2109. ring_params.msi_addr = 0;
  2110. dp_srng_set_msi2_ring_params(soc, &ring_params, 0, 0);
  2111. dp_verbose_debug("Skipping MSI for ring_type: %d, ring_num %d",
  2112. ring_type, ring_num);
  2113. }
  2114. dp_srng_configure_interrupt_thresholds(soc, &ring_params,
  2115. ring_type, ring_num,
  2116. srng->num_entries);
  2117. dp_srng_set_nf_thresholds(soc, srng, &ring_params);
  2118. if (srng->cached)
  2119. ring_params.flags |= HAL_SRNG_CACHED_DESC;
  2120. idle_check = dp_check_umac_reset_in_progress(soc);
  2121. srng->hal_srng = hal_srng_setup_idx(hal_soc, ring_type, ring_num,
  2122. mac_id, &ring_params, idle_check,
  2123. idx);
  2124. if (!srng->hal_srng) {
  2125. dp_srng_free(soc, srng);
  2126. return QDF_STATUS_E_FAILURE;
  2127. }
  2128. return QDF_STATUS_SUCCESS;
  2129. }
  2130. qdf_export_symbol(dp_srng_init_idx);
  2131. /*
  2132. * dp_srng_init() - Initialize SRNG
  2133. * @soc : Data path soc handle
  2134. * @srng : SRNG pointer
  2135. * @ring_type : Ring Type
  2136. * @ring_num: Ring number
  2137. * @mac_id: mac_id
  2138. *
  2139. * return: QDF_STATUS
  2140. */
  2141. QDF_STATUS dp_srng_init(struct dp_soc *soc, struct dp_srng *srng, int ring_type,
  2142. int ring_num, int mac_id)
  2143. {
  2144. return dp_srng_init_idx(soc, srng, ring_type, ring_num, mac_id, 0);
  2145. }
  2146. qdf_export_symbol(dp_srng_init);
  2147. /*
  2148. * dp_srng_alloc() - Allocate memory for SRNG
  2149. * @soc : Data path soc handle
  2150. * @srng : SRNG pointer
  2151. * @ring_type : Ring Type
  2152. * @num_entries: Number of entries
  2153. * @cached: cached flag variable
  2154. *
  2155. * return: QDF_STATUS
  2156. */
  2157. QDF_STATUS dp_srng_alloc(struct dp_soc *soc, struct dp_srng *srng,
  2158. int ring_type, uint32_t num_entries,
  2159. bool cached)
  2160. {
  2161. hal_soc_handle_t hal_soc = soc->hal_soc;
  2162. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  2163. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  2164. if (srng->base_vaddr_unaligned) {
  2165. dp_init_err("%pK: Ring type: %d, is already allocated",
  2166. soc, ring_type);
  2167. return QDF_STATUS_SUCCESS;
  2168. }
  2169. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  2170. srng->hal_srng = NULL;
  2171. srng->alloc_size = num_entries * entry_size;
  2172. srng->num_entries = num_entries;
  2173. srng->cached = cached;
  2174. if (!cached) {
  2175. srng->base_vaddr_aligned =
  2176. dp_srng_aligned_mem_alloc_consistent(soc,
  2177. srng,
  2178. ring_type);
  2179. } else {
  2180. srng->base_vaddr_aligned = qdf_aligned_malloc(
  2181. &srng->alloc_size,
  2182. &srng->base_vaddr_unaligned,
  2183. &srng->base_paddr_unaligned,
  2184. &srng->base_paddr_aligned,
  2185. DP_RING_BASE_ALIGN);
  2186. }
  2187. if (!srng->base_vaddr_aligned)
  2188. return QDF_STATUS_E_NOMEM;
  2189. return QDF_STATUS_SUCCESS;
  2190. }
  2191. qdf_export_symbol(dp_srng_alloc);
  2192. /*
  2193. * dp_srng_deinit() - Internal function to deinit SRNG rings used by data path
  2194. * @soc: DP SOC handle
  2195. * @srng: source ring structure
  2196. * @ring_type: type of ring
  2197. * @ring_num: ring number
  2198. *
  2199. * Return: None
  2200. */
  2201. void dp_srng_deinit(struct dp_soc *soc, struct dp_srng *srng,
  2202. int ring_type, int ring_num)
  2203. {
  2204. if (!srng->hal_srng) {
  2205. dp_init_err("%pK: Ring type: %d, num:%d not setup",
  2206. soc, ring_type, ring_num);
  2207. return;
  2208. }
  2209. if (soc->arch_ops.dp_free_ppeds_interrupts)
  2210. soc->arch_ops.dp_free_ppeds_interrupts(soc, srng, ring_type,
  2211. ring_num);
  2212. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  2213. srng->hal_srng = NULL;
  2214. }
  2215. qdf_export_symbol(dp_srng_deinit);
  2216. /* TODO: Need this interface from HIF */
  2217. void *hif_get_hal_handle(struct hif_opaque_softc *hif_handle);
  2218. #ifdef WLAN_FEATURE_DP_EVENT_HISTORY
  2219. int dp_srng_access_start(struct dp_intr *int_ctx, struct dp_soc *dp_soc,
  2220. hal_ring_handle_t hal_ring_hdl)
  2221. {
  2222. hal_soc_handle_t hal_soc = dp_soc->hal_soc;
  2223. uint32_t hp, tp;
  2224. uint8_t ring_id;
  2225. if (!int_ctx)
  2226. return dp_hal_srng_access_start(hal_soc, hal_ring_hdl);
  2227. hal_get_sw_hptp(hal_soc, hal_ring_hdl, &tp, &hp);
  2228. ring_id = hal_srng_ring_id_get(hal_ring_hdl);
  2229. hif_record_event(dp_soc->hif_handle, int_ctx->dp_intr_id,
  2230. ring_id, hp, tp, HIF_EVENT_SRNG_ACCESS_START);
  2231. return dp_hal_srng_access_start(hal_soc, hal_ring_hdl);
  2232. }
  2233. void dp_srng_access_end(struct dp_intr *int_ctx, struct dp_soc *dp_soc,
  2234. hal_ring_handle_t hal_ring_hdl)
  2235. {
  2236. hal_soc_handle_t hal_soc = dp_soc->hal_soc;
  2237. uint32_t hp, tp;
  2238. uint8_t ring_id;
  2239. if (!int_ctx)
  2240. return dp_hal_srng_access_end(hal_soc, hal_ring_hdl);
  2241. hal_get_sw_hptp(hal_soc, hal_ring_hdl, &tp, &hp);
  2242. ring_id = hal_srng_ring_id_get(hal_ring_hdl);
  2243. hif_record_event(dp_soc->hif_handle, int_ctx->dp_intr_id,
  2244. ring_id, hp, tp, HIF_EVENT_SRNG_ACCESS_END);
  2245. return dp_hal_srng_access_end(hal_soc, hal_ring_hdl);
  2246. }
  2247. static inline void dp_srng_record_timer_entry(struct dp_soc *dp_soc,
  2248. uint8_t hist_group_id)
  2249. {
  2250. hif_record_event(dp_soc->hif_handle, hist_group_id,
  2251. 0, 0, 0, HIF_EVENT_TIMER_ENTRY);
  2252. }
  2253. static inline void dp_srng_record_timer_exit(struct dp_soc *dp_soc,
  2254. uint8_t hist_group_id)
  2255. {
  2256. hif_record_event(dp_soc->hif_handle, hist_group_id,
  2257. 0, 0, 0, HIF_EVENT_TIMER_EXIT);
  2258. }
  2259. #else
  2260. static inline void dp_srng_record_timer_entry(struct dp_soc *dp_soc,
  2261. uint8_t hist_group_id)
  2262. {
  2263. }
  2264. static inline void dp_srng_record_timer_exit(struct dp_soc *dp_soc,
  2265. uint8_t hist_group_id)
  2266. {
  2267. }
  2268. #endif /* WLAN_FEATURE_DP_EVENT_HISTORY */
  2269. /*
  2270. * dp_should_timer_irq_yield() - Decide if the bottom half should yield
  2271. * @soc: DP soc handle
  2272. * @work_done: work done in softirq context
  2273. * @start_time: start time for the softirq
  2274. *
  2275. * Return: enum with yield code
  2276. */
  2277. enum timer_yield_status
  2278. dp_should_timer_irq_yield(struct dp_soc *soc, uint32_t work_done,
  2279. uint64_t start_time)
  2280. {
  2281. uint64_t cur_time = qdf_get_log_timestamp();
  2282. if (!work_done)
  2283. return DP_TIMER_WORK_DONE;
  2284. if (cur_time - start_time > DP_MAX_TIMER_EXEC_TIME_TICKS)
  2285. return DP_TIMER_TIME_EXHAUST;
  2286. return DP_TIMER_NO_YIELD;
  2287. }
  2288. qdf_export_symbol(dp_should_timer_irq_yield);
  2289. static int dp_process_rxdma_dst_ring(struct dp_soc *soc,
  2290. struct dp_intr *int_ctx,
  2291. int mac_for_pdev,
  2292. int total_budget)
  2293. {
  2294. return dp_rxdma_err_process(int_ctx, soc, mac_for_pdev,
  2295. total_budget);
  2296. }
  2297. /**
  2298. * dp_process_lmac_rings() - Process LMAC rings
  2299. * @int_ctx: interrupt context
  2300. * @total_budget: budget of work which can be done
  2301. *
  2302. * Return: work done
  2303. */
  2304. static int dp_process_lmac_rings(struct dp_intr *int_ctx, int total_budget)
  2305. {
  2306. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  2307. struct dp_soc *soc = int_ctx->soc;
  2308. uint32_t remaining_quota = total_budget;
  2309. struct dp_pdev *pdev = NULL;
  2310. uint32_t work_done = 0;
  2311. int budget = total_budget;
  2312. int ring = 0;
  2313. /* Process LMAC interrupts */
  2314. for (ring = 0 ; ring < MAX_NUM_LMAC_HW; ring++) {
  2315. int mac_for_pdev = ring;
  2316. pdev = dp_get_pdev_for_lmac_id(soc, mac_for_pdev);
  2317. if (!pdev)
  2318. continue;
  2319. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  2320. work_done = dp_monitor_process(soc, int_ctx,
  2321. mac_for_pdev,
  2322. remaining_quota);
  2323. if (work_done)
  2324. intr_stats->num_rx_mon_ring_masks++;
  2325. budget -= work_done;
  2326. if (budget <= 0)
  2327. goto budget_done;
  2328. remaining_quota = budget;
  2329. }
  2330. if (int_ctx->tx_mon_ring_mask & (1 << mac_for_pdev)) {
  2331. work_done = dp_tx_mon_process(soc, int_ctx,
  2332. mac_for_pdev,
  2333. remaining_quota);
  2334. if (work_done)
  2335. intr_stats->num_tx_mon_ring_masks++;
  2336. budget -= work_done;
  2337. if (budget <= 0)
  2338. goto budget_done;
  2339. remaining_quota = budget;
  2340. }
  2341. if (int_ctx->rxdma2host_ring_mask &
  2342. (1 << mac_for_pdev)) {
  2343. work_done = dp_process_rxdma_dst_ring(soc, int_ctx,
  2344. mac_for_pdev,
  2345. remaining_quota);
  2346. if (work_done)
  2347. intr_stats->num_rxdma2host_ring_masks++;
  2348. budget -= work_done;
  2349. if (budget <= 0)
  2350. goto budget_done;
  2351. remaining_quota = budget;
  2352. }
  2353. if (int_ctx->host2rxdma_ring_mask & (1 << mac_for_pdev)) {
  2354. union dp_rx_desc_list_elem_t *desc_list = NULL;
  2355. union dp_rx_desc_list_elem_t *tail = NULL;
  2356. struct dp_srng *rx_refill_buf_ring;
  2357. struct rx_desc_pool *rx_desc_pool;
  2358. rx_desc_pool = &soc->rx_desc_buf[mac_for_pdev];
  2359. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  2360. rx_refill_buf_ring =
  2361. &soc->rx_refill_buf_ring[mac_for_pdev];
  2362. else
  2363. rx_refill_buf_ring =
  2364. &soc->rx_refill_buf_ring[pdev->lmac_id];
  2365. intr_stats->num_host2rxdma_ring_masks++;
  2366. dp_rx_buffers_lt_replenish_simple(soc, mac_for_pdev,
  2367. rx_refill_buf_ring,
  2368. rx_desc_pool,
  2369. 0,
  2370. &desc_list,
  2371. &tail);
  2372. }
  2373. }
  2374. if (int_ctx->host2rxdma_mon_ring_mask)
  2375. dp_rx_mon_buf_refill(int_ctx);
  2376. if (int_ctx->host2txmon_ring_mask)
  2377. dp_tx_mon_buf_refill(int_ctx);
  2378. budget_done:
  2379. return total_budget - budget;
  2380. }
  2381. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  2382. /**
  2383. * dp_service_near_full_srngs() - Bottom half handler to process the near
  2384. * full IRQ on a SRNG
  2385. * @dp_ctx: Datapath SoC handle
  2386. * @dp_budget: Number of SRNGs which can be processed in a single attempt
  2387. * without rescheduling
  2388. * @cpu: cpu id
  2389. *
  2390. * Return: remaining budget/quota for the soc device
  2391. */
  2392. static
  2393. uint32_t dp_service_near_full_srngs(void *dp_ctx, uint32_t dp_budget, int cpu)
  2394. {
  2395. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  2396. struct dp_soc *soc = int_ctx->soc;
  2397. /*
  2398. * dp_service_near_full_srngs arch ops should be initialized always
  2399. * if the NEAR FULL IRQ feature is enabled.
  2400. */
  2401. return soc->arch_ops.dp_service_near_full_srngs(soc, int_ctx,
  2402. dp_budget);
  2403. }
  2404. #endif
  2405. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  2406. /*
  2407. * dp_srng_get_cpu() - Get the smp processor id for srng processing
  2408. *
  2409. * Return: smp processor id
  2410. */
  2411. static inline int dp_srng_get_cpu(void)
  2412. {
  2413. return smp_processor_id();
  2414. }
  2415. /*
  2416. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  2417. * @dp_ctx: DP SOC handle
  2418. * @budget: Number of frames/descriptors that can be processed in one shot
  2419. * @cpu: CPU on which this instance is running
  2420. *
  2421. * Return: remaining budget/quota for the soc device
  2422. */
  2423. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget, int cpu)
  2424. {
  2425. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  2426. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  2427. struct dp_soc *soc = int_ctx->soc;
  2428. int ring = 0;
  2429. int index;
  2430. uint32_t work_done = 0;
  2431. int budget = dp_budget;
  2432. uint8_t tx_mask = int_ctx->tx_ring_mask;
  2433. uint8_t rx_mask = int_ctx->rx_ring_mask;
  2434. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  2435. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  2436. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  2437. uint32_t remaining_quota = dp_budget;
  2438. qdf_atomic_set_bit(cpu, &soc->service_rings_running);
  2439. dp_verbose_debug("tx %x rx %x rx_err %x rx_wbm_rel %x reo_status %x rx_mon_ring %x host2rxdma %x rxdma2host %x\n",
  2440. tx_mask, rx_mask, rx_err_mask, rx_wbm_rel_mask,
  2441. reo_status_mask,
  2442. int_ctx->rx_mon_ring_mask,
  2443. int_ctx->host2rxdma_ring_mask,
  2444. int_ctx->rxdma2host_ring_mask);
  2445. /* Process Tx completion interrupts first to return back buffers */
  2446. for (index = 0; index < soc->num_tx_comp_rings; index++) {
  2447. if (!(1 << wlan_cfg_get_wbm_ring_num_for_index(soc->wlan_cfg_ctx, index) & tx_mask))
  2448. continue;
  2449. work_done = dp_tx_comp_handler(int_ctx,
  2450. soc,
  2451. soc->tx_comp_ring[index].hal_srng,
  2452. index, remaining_quota);
  2453. if (work_done) {
  2454. intr_stats->num_tx_ring_masks[index]++;
  2455. dp_verbose_debug("tx mask 0x%x index %d, budget %d, work_done %d",
  2456. tx_mask, index, budget,
  2457. work_done);
  2458. }
  2459. budget -= work_done;
  2460. if (budget <= 0)
  2461. goto budget_done;
  2462. remaining_quota = budget;
  2463. }
  2464. /* Process REO Exception ring interrupt */
  2465. if (rx_err_mask) {
  2466. work_done = dp_rx_err_process(int_ctx, soc,
  2467. soc->reo_exception_ring.hal_srng,
  2468. remaining_quota);
  2469. if (work_done) {
  2470. intr_stats->num_rx_err_ring_masks++;
  2471. dp_verbose_debug("REO Exception Ring: work_done %d budget %d",
  2472. work_done, budget);
  2473. }
  2474. budget -= work_done;
  2475. if (budget <= 0) {
  2476. goto budget_done;
  2477. }
  2478. remaining_quota = budget;
  2479. }
  2480. /* Process Rx WBM release ring interrupt */
  2481. if (rx_wbm_rel_mask) {
  2482. work_done = dp_rx_wbm_err_process(int_ctx, soc,
  2483. soc->rx_rel_ring.hal_srng,
  2484. remaining_quota);
  2485. if (work_done) {
  2486. intr_stats->num_rx_wbm_rel_ring_masks++;
  2487. dp_verbose_debug("WBM Release Ring: work_done %d budget %d",
  2488. work_done, budget);
  2489. }
  2490. budget -= work_done;
  2491. if (budget <= 0) {
  2492. goto budget_done;
  2493. }
  2494. remaining_quota = budget;
  2495. }
  2496. /* Process Rx interrupts */
  2497. if (rx_mask) {
  2498. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  2499. if (!(rx_mask & (1 << ring)))
  2500. continue;
  2501. work_done = soc->arch_ops.dp_rx_process(int_ctx,
  2502. soc->reo_dest_ring[ring].hal_srng,
  2503. ring,
  2504. remaining_quota);
  2505. if (work_done) {
  2506. intr_stats->num_rx_ring_masks[ring]++;
  2507. dp_verbose_debug("rx mask 0x%x ring %d, work_done %d budget %d",
  2508. rx_mask, ring,
  2509. work_done, budget);
  2510. budget -= work_done;
  2511. if (budget <= 0)
  2512. goto budget_done;
  2513. remaining_quota = budget;
  2514. }
  2515. }
  2516. }
  2517. if (reo_status_mask) {
  2518. if (dp_reo_status_ring_handler(int_ctx, soc))
  2519. int_ctx->intr_stats.num_reo_status_ring_masks++;
  2520. }
  2521. if (qdf_unlikely(!dp_monitor_is_vdev_timer_running(soc))) {
  2522. work_done = dp_process_lmac_rings(int_ctx, remaining_quota);
  2523. if (work_done) {
  2524. budget -= work_done;
  2525. if (budget <= 0)
  2526. goto budget_done;
  2527. remaining_quota = budget;
  2528. }
  2529. }
  2530. qdf_lro_flush(int_ctx->lro_ctx);
  2531. intr_stats->num_masks++;
  2532. budget_done:
  2533. qdf_atomic_clear_bit(cpu, &soc->service_rings_running);
  2534. if (soc->notify_fw_callback)
  2535. soc->notify_fw_callback(soc);
  2536. return dp_budget - budget;
  2537. }
  2538. #else /* QCA_HOST_MODE_WIFI_DISABLED */
  2539. /*
  2540. * dp_srng_get_cpu() - Get the smp processor id for srng processing
  2541. *
  2542. * Return: smp processor id
  2543. */
  2544. static inline int dp_srng_get_cpu(void)
  2545. {
  2546. return 0;
  2547. }
  2548. /*
  2549. * dp_service_srngs() - Top level handler for DP Monitor Ring interrupts
  2550. * @dp_ctx: DP SOC handle
  2551. * @budget: Number of frames/descriptors that can be processed in one shot
  2552. *
  2553. * Return: remaining budget/quota for the soc device
  2554. */
  2555. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget, int cpu)
  2556. {
  2557. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  2558. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  2559. struct dp_soc *soc = int_ctx->soc;
  2560. uint32_t remaining_quota = dp_budget;
  2561. uint32_t work_done = 0;
  2562. int budget = dp_budget;
  2563. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  2564. if (reo_status_mask) {
  2565. if (dp_reo_status_ring_handler(int_ctx, soc))
  2566. int_ctx->intr_stats.num_reo_status_ring_masks++;
  2567. }
  2568. if (qdf_unlikely(!dp_monitor_is_vdev_timer_running(soc))) {
  2569. work_done = dp_process_lmac_rings(int_ctx, remaining_quota);
  2570. if (work_done) {
  2571. budget -= work_done;
  2572. if (budget <= 0)
  2573. goto budget_done;
  2574. remaining_quota = budget;
  2575. }
  2576. }
  2577. qdf_lro_flush(int_ctx->lro_ctx);
  2578. intr_stats->num_masks++;
  2579. budget_done:
  2580. return dp_budget - budget;
  2581. }
  2582. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  2583. /* dp_interrupt_timer()- timer poll for interrupts
  2584. *
  2585. * @arg: SoC Handle
  2586. *
  2587. * Return:
  2588. *
  2589. */
  2590. static void dp_interrupt_timer(void *arg)
  2591. {
  2592. struct dp_soc *soc = (struct dp_soc *) arg;
  2593. struct dp_pdev *pdev = soc->pdev_list[0];
  2594. enum timer_yield_status yield = DP_TIMER_NO_YIELD;
  2595. uint32_t work_done = 0, total_work_done = 0;
  2596. int budget = 0xffff, i;
  2597. uint32_t remaining_quota = budget;
  2598. uint64_t start_time;
  2599. uint32_t lmac_id = DP_MON_INVALID_LMAC_ID;
  2600. uint8_t dp_intr_id = wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx);
  2601. uint32_t lmac_iter;
  2602. int max_mac_rings = wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2603. enum reg_wifi_band mon_band;
  2604. int cpu = dp_srng_get_cpu();
  2605. /*
  2606. * this logic makes all data path interfacing rings (UMAC/LMAC)
  2607. * and Monitor rings polling mode when NSS offload is disabled
  2608. */
  2609. if (wlan_cfg_is_poll_mode_enabled(soc->wlan_cfg_ctx) &&
  2610. !wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  2611. if (qdf_atomic_read(&soc->cmn_init_done)) {
  2612. for (i = 0; i < wlan_cfg_get_num_contexts(
  2613. soc->wlan_cfg_ctx); i++)
  2614. dp_service_srngs(&soc->intr_ctx[i], 0xffff,
  2615. cpu);
  2616. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  2617. }
  2618. return;
  2619. }
  2620. if (!qdf_atomic_read(&soc->cmn_init_done))
  2621. return;
  2622. if (dp_monitor_is_chan_band_known(pdev)) {
  2623. mon_band = dp_monitor_get_chan_band(pdev);
  2624. lmac_id = pdev->ch_band_lmac_id_mapping[mon_band];
  2625. if (qdf_likely(lmac_id != DP_MON_INVALID_LMAC_ID)) {
  2626. dp_intr_id = soc->mon_intr_id_lmac_map[lmac_id];
  2627. dp_srng_record_timer_entry(soc, dp_intr_id);
  2628. }
  2629. }
  2630. start_time = qdf_get_log_timestamp();
  2631. dp_update_num_mac_rings_for_dbs(soc, &max_mac_rings);
  2632. while (yield == DP_TIMER_NO_YIELD) {
  2633. for (lmac_iter = 0; lmac_iter < max_mac_rings; lmac_iter++) {
  2634. if (lmac_iter == lmac_id)
  2635. work_done = dp_monitor_process(soc,
  2636. &soc->intr_ctx[dp_intr_id],
  2637. lmac_iter, remaining_quota);
  2638. else
  2639. work_done =
  2640. dp_monitor_drop_packets_for_mac(pdev,
  2641. lmac_iter,
  2642. remaining_quota);
  2643. if (work_done) {
  2644. budget -= work_done;
  2645. if (budget <= 0) {
  2646. yield = DP_TIMER_WORK_EXHAUST;
  2647. goto budget_done;
  2648. }
  2649. remaining_quota = budget;
  2650. total_work_done += work_done;
  2651. }
  2652. }
  2653. yield = dp_should_timer_irq_yield(soc, total_work_done,
  2654. start_time);
  2655. total_work_done = 0;
  2656. }
  2657. budget_done:
  2658. if (yield == DP_TIMER_WORK_EXHAUST ||
  2659. yield == DP_TIMER_TIME_EXHAUST)
  2660. qdf_timer_mod(&soc->int_timer, 1);
  2661. else
  2662. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  2663. if (lmac_id != DP_MON_INVALID_LMAC_ID)
  2664. dp_srng_record_timer_exit(soc, dp_intr_id);
  2665. }
  2666. #ifdef WLAN_FEATURE_DP_EVENT_HISTORY
  2667. static inline bool dp_is_mon_mask_valid(struct dp_soc *soc,
  2668. struct dp_intr *intr_ctx)
  2669. {
  2670. if (intr_ctx->rx_mon_ring_mask)
  2671. return true;
  2672. return false;
  2673. }
  2674. #else
  2675. static inline bool dp_is_mon_mask_valid(struct dp_soc *soc,
  2676. struct dp_intr *intr_ctx)
  2677. {
  2678. return false;
  2679. }
  2680. #endif
  2681. /*
  2682. * dp_soc_attach_poll() - Register handlers for DP interrupts
  2683. * @txrx_soc: DP SOC handle
  2684. *
  2685. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  2686. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  2687. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  2688. *
  2689. * Return: 0 for success, nonzero for failure.
  2690. */
  2691. static QDF_STATUS dp_soc_attach_poll(struct cdp_soc_t *txrx_soc)
  2692. {
  2693. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2694. int i;
  2695. int lmac_id = 0;
  2696. qdf_mem_set(&soc->mon_intr_id_lmac_map,
  2697. sizeof(soc->mon_intr_id_lmac_map), DP_MON_INVALID_LMAC_ID);
  2698. soc->intr_mode = DP_INTR_POLL;
  2699. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  2700. soc->intr_ctx[i].dp_intr_id = i;
  2701. soc->intr_ctx[i].tx_ring_mask =
  2702. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  2703. soc->intr_ctx[i].rx_ring_mask =
  2704. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  2705. soc->intr_ctx[i].rx_mon_ring_mask =
  2706. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  2707. soc->intr_ctx[i].rx_err_ring_mask =
  2708. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  2709. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  2710. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  2711. soc->intr_ctx[i].reo_status_ring_mask =
  2712. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  2713. soc->intr_ctx[i].rxdma2host_ring_mask =
  2714. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  2715. soc->intr_ctx[i].soc = soc;
  2716. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  2717. if (dp_is_mon_mask_valid(soc, &soc->intr_ctx[i])) {
  2718. hif_event_history_init(soc->hif_handle, i);
  2719. soc->mon_intr_id_lmac_map[lmac_id] = i;
  2720. lmac_id++;
  2721. }
  2722. }
  2723. qdf_timer_init(soc->osdev, &soc->int_timer,
  2724. dp_interrupt_timer, (void *)soc,
  2725. QDF_TIMER_TYPE_WAKE_APPS);
  2726. return QDF_STATUS_SUCCESS;
  2727. }
  2728. /**
  2729. * dp_soc_set_interrupt_mode() - Set the interrupt mode in soc
  2730. * soc: DP soc handle
  2731. *
  2732. * Set the appropriate interrupt mode flag in the soc
  2733. */
  2734. static void dp_soc_set_interrupt_mode(struct dp_soc *soc)
  2735. {
  2736. uint32_t msi_base_data, msi_vector_start;
  2737. int msi_vector_count, ret;
  2738. soc->intr_mode = DP_INTR_INTEGRATED;
  2739. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  2740. (dp_is_monitor_mode_using_poll(soc) &&
  2741. soc->cdp_soc.ol_ops->get_con_mode &&
  2742. soc->cdp_soc.ol_ops->get_con_mode() == QDF_GLOBAL_MONITOR_MODE)) {
  2743. soc->intr_mode = DP_INTR_POLL;
  2744. } else {
  2745. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  2746. &msi_vector_count,
  2747. &msi_base_data,
  2748. &msi_vector_start);
  2749. if (ret)
  2750. return;
  2751. soc->intr_mode = DP_INTR_MSI;
  2752. }
  2753. }
  2754. static QDF_STATUS dp_soc_interrupt_attach(struct cdp_soc_t *txrx_soc);
  2755. #if defined(DP_INTR_POLL_BOTH)
  2756. /*
  2757. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  2758. * @txrx_soc: DP SOC handle
  2759. *
  2760. * Call the appropriate attach function based on the mode of operation.
  2761. * This is a WAR for enabling monitor mode.
  2762. *
  2763. * Return: 0 for success. nonzero for failure.
  2764. */
  2765. static QDF_STATUS dp_soc_interrupt_attach_wrapper(struct cdp_soc_t *txrx_soc)
  2766. {
  2767. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2768. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  2769. (dp_is_monitor_mode_using_poll(soc) &&
  2770. soc->cdp_soc.ol_ops->get_con_mode &&
  2771. soc->cdp_soc.ol_ops->get_con_mode() ==
  2772. QDF_GLOBAL_MONITOR_MODE)) {
  2773. dp_info("Poll mode");
  2774. return dp_soc_attach_poll(txrx_soc);
  2775. } else {
  2776. dp_info("Interrupt mode");
  2777. return dp_soc_interrupt_attach(txrx_soc);
  2778. }
  2779. }
  2780. #else
  2781. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  2782. static QDF_STATUS dp_soc_interrupt_attach_wrapper(struct cdp_soc_t *txrx_soc)
  2783. {
  2784. return dp_soc_attach_poll(txrx_soc);
  2785. }
  2786. #else
  2787. static QDF_STATUS dp_soc_interrupt_attach_wrapper(struct cdp_soc_t *txrx_soc)
  2788. {
  2789. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2790. if (wlan_cfg_is_poll_mode_enabled(soc->wlan_cfg_ctx))
  2791. return dp_soc_attach_poll(txrx_soc);
  2792. else
  2793. return dp_soc_interrupt_attach(txrx_soc);
  2794. }
  2795. #endif
  2796. #endif
  2797. #ifdef QCA_SUPPORT_LEGACY_INTERRUPTS
  2798. /**
  2799. * dp_soc_interrupt_map_calculate_wifi3_pci_legacy()
  2800. * Calculate interrupt map for legacy interrupts
  2801. * @soc: DP soc handle
  2802. * @intr_ctx_num: Interrupt context number
  2803. * @irq_id_map: IRQ map
  2804. * num_irq_r: Number of interrupts assigned for this context
  2805. *
  2806. * Return: void
  2807. */
  2808. static void dp_soc_interrupt_map_calculate_wifi3_pci_legacy(struct dp_soc *soc,
  2809. int intr_ctx_num,
  2810. int *irq_id_map,
  2811. int *num_irq_r)
  2812. {
  2813. int j;
  2814. int num_irq = 0;
  2815. int tx_mask = wlan_cfg_get_tx_ring_mask(
  2816. soc->wlan_cfg_ctx, intr_ctx_num);
  2817. int rx_mask = wlan_cfg_get_rx_ring_mask(
  2818. soc->wlan_cfg_ctx, intr_ctx_num);
  2819. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  2820. soc->wlan_cfg_ctx, intr_ctx_num);
  2821. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  2822. soc->wlan_cfg_ctx, intr_ctx_num);
  2823. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  2824. soc->wlan_cfg_ctx, intr_ctx_num);
  2825. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  2826. soc->wlan_cfg_ctx, intr_ctx_num);
  2827. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  2828. soc->wlan_cfg_ctx, intr_ctx_num);
  2829. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  2830. soc->wlan_cfg_ctx, intr_ctx_num);
  2831. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  2832. soc->wlan_cfg_ctx, intr_ctx_num);
  2833. soc->intr_mode = DP_INTR_LEGACY_VIRTUAL_IRQ;
  2834. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  2835. if (tx_mask & (1 << j))
  2836. irq_id_map[num_irq++] = (wbm2sw0_release - j);
  2837. if (rx_mask & (1 << j))
  2838. irq_id_map[num_irq++] = (reo2sw1_intr - j);
  2839. if (rx_mon_mask & (1 << j))
  2840. irq_id_map[num_irq++] = (rxmon2sw_p0_dest0 - j);
  2841. if (rx_err_ring_mask & (1 << j))
  2842. irq_id_map[num_irq++] = (reo2sw0_intr - j);
  2843. if (rx_wbm_rel_ring_mask & (1 << j))
  2844. irq_id_map[num_irq++] = (wbm2sw5_release - j);
  2845. if (reo_status_ring_mask & (1 << j))
  2846. irq_id_map[num_irq++] = (reo_status - j);
  2847. if (rxdma2host_ring_mask & (1 << j))
  2848. irq_id_map[num_irq++] = (rxdma2sw_dst_ring0 - j);
  2849. if (host2rxdma_ring_mask & (1 << j))
  2850. irq_id_map[num_irq++] = (sw2rxdma_0 - j);
  2851. if (host2rxdma_mon_ring_mask & (1 << j))
  2852. irq_id_map[num_irq++] = (sw2rxmon_src_ring - j);
  2853. }
  2854. *num_irq_r = num_irq;
  2855. }
  2856. #else
  2857. /**
  2858. * dp_soc_interrupt_map_calculate_wifi3_pci_legacy()
  2859. * Calculate interrupt map for legacy interrupts
  2860. * @soc: DP soc handle
  2861. * @intr_ctx_num: Interrupt context number
  2862. * @irq_id_map: IRQ map
  2863. * num_irq_r: Number of interrupts assigned for this context
  2864. *
  2865. * Return: void
  2866. */
  2867. static void dp_soc_interrupt_map_calculate_wifi3_pci_legacy(struct dp_soc *soc,
  2868. int intr_ctx_num,
  2869. int *irq_id_map,
  2870. int *num_irq_r)
  2871. {
  2872. }
  2873. #endif
  2874. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  2875. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  2876. {
  2877. int j;
  2878. int num_irq = 0;
  2879. int tx_mask =
  2880. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  2881. int rx_mask =
  2882. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  2883. int rx_mon_mask =
  2884. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  2885. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  2886. soc->wlan_cfg_ctx, intr_ctx_num);
  2887. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  2888. soc->wlan_cfg_ctx, intr_ctx_num);
  2889. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  2890. soc->wlan_cfg_ctx, intr_ctx_num);
  2891. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  2892. soc->wlan_cfg_ctx, intr_ctx_num);
  2893. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  2894. soc->wlan_cfg_ctx, intr_ctx_num);
  2895. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  2896. soc->wlan_cfg_ctx, intr_ctx_num);
  2897. int host2txmon_ring_mask = wlan_cfg_get_host2txmon_ring_mask(
  2898. soc->wlan_cfg_ctx, intr_ctx_num);
  2899. int txmon2host_mon_ring_mask = wlan_cfg_get_tx_mon_ring_mask(
  2900. soc->wlan_cfg_ctx, intr_ctx_num);
  2901. int umac_reset_mask = wlan_cfg_get_umac_reset_intr_mask(
  2902. soc->wlan_cfg_ctx, intr_ctx_num);
  2903. soc->intr_mode = DP_INTR_INTEGRATED;
  2904. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  2905. if (tx_mask & (1 << j)) {
  2906. irq_id_map[num_irq++] =
  2907. (wbm2host_tx_completions_ring1 - j);
  2908. }
  2909. if (rx_mask & (1 << j)) {
  2910. irq_id_map[num_irq++] =
  2911. (reo2host_destination_ring1 - j);
  2912. }
  2913. if (rxdma2host_ring_mask & (1 << j)) {
  2914. irq_id_map[num_irq++] =
  2915. rxdma2host_destination_ring_mac1 - j;
  2916. }
  2917. if (host2rxdma_ring_mask & (1 << j)) {
  2918. irq_id_map[num_irq++] =
  2919. host2rxdma_host_buf_ring_mac1 - j;
  2920. }
  2921. if (host2rxdma_mon_ring_mask & (1 << j)) {
  2922. irq_id_map[num_irq++] =
  2923. host2rxdma_monitor_ring1 - j;
  2924. }
  2925. if (rx_mon_mask & (1 << j)) {
  2926. irq_id_map[num_irq++] =
  2927. ppdu_end_interrupts_mac1 - j;
  2928. irq_id_map[num_irq++] =
  2929. rxdma2host_monitor_status_ring_mac1 - j;
  2930. irq_id_map[num_irq++] =
  2931. rxdma2host_monitor_destination_mac1 - j;
  2932. }
  2933. if (rx_wbm_rel_ring_mask & (1 << j))
  2934. irq_id_map[num_irq++] = wbm2host_rx_release;
  2935. if (rx_err_ring_mask & (1 << j))
  2936. irq_id_map[num_irq++] = reo2host_exception;
  2937. if (reo_status_ring_mask & (1 << j))
  2938. irq_id_map[num_irq++] = reo2host_status;
  2939. if (host2txmon_ring_mask & (1 << j))
  2940. irq_id_map[num_irq++] = host2tx_monitor_ring1;
  2941. if (txmon2host_mon_ring_mask & (1 << j)) {
  2942. irq_id_map[num_irq++] =
  2943. (txmon2host_monitor_destination_mac1 - j);
  2944. }
  2945. if (umac_reset_mask & (1 << j))
  2946. irq_id_map[num_irq++] = (umac_reset - j);
  2947. }
  2948. *num_irq_r = num_irq;
  2949. }
  2950. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  2951. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  2952. int msi_vector_count, int msi_vector_start)
  2953. {
  2954. int tx_mask = wlan_cfg_get_tx_ring_mask(
  2955. soc->wlan_cfg_ctx, intr_ctx_num);
  2956. int rx_mask = wlan_cfg_get_rx_ring_mask(
  2957. soc->wlan_cfg_ctx, intr_ctx_num);
  2958. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  2959. soc->wlan_cfg_ctx, intr_ctx_num);
  2960. int tx_mon_mask = wlan_cfg_get_tx_mon_ring_mask(
  2961. soc->wlan_cfg_ctx, intr_ctx_num);
  2962. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  2963. soc->wlan_cfg_ctx, intr_ctx_num);
  2964. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  2965. soc->wlan_cfg_ctx, intr_ctx_num);
  2966. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  2967. soc->wlan_cfg_ctx, intr_ctx_num);
  2968. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  2969. soc->wlan_cfg_ctx, intr_ctx_num);
  2970. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  2971. soc->wlan_cfg_ctx, intr_ctx_num);
  2972. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  2973. soc->wlan_cfg_ctx, intr_ctx_num);
  2974. int rx_near_full_grp_1_mask =
  2975. wlan_cfg_get_rx_near_full_grp_1_mask(soc->wlan_cfg_ctx,
  2976. intr_ctx_num);
  2977. int rx_near_full_grp_2_mask =
  2978. wlan_cfg_get_rx_near_full_grp_2_mask(soc->wlan_cfg_ctx,
  2979. intr_ctx_num);
  2980. int tx_ring_near_full_mask =
  2981. wlan_cfg_get_tx_ring_near_full_mask(soc->wlan_cfg_ctx,
  2982. intr_ctx_num);
  2983. int host2txmon_ring_mask =
  2984. wlan_cfg_get_host2txmon_ring_mask(soc->wlan_cfg_ctx,
  2985. intr_ctx_num);
  2986. unsigned int vector =
  2987. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  2988. int num_irq = 0;
  2989. soc->intr_mode = DP_INTR_MSI;
  2990. if (tx_mask | rx_mask | rx_mon_mask | tx_mon_mask | rx_err_ring_mask |
  2991. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask |
  2992. host2rxdma_ring_mask | host2rxdma_mon_ring_mask |
  2993. rx_near_full_grp_1_mask | rx_near_full_grp_2_mask |
  2994. tx_ring_near_full_mask | host2txmon_ring_mask)
  2995. irq_id_map[num_irq++] =
  2996. pld_get_msi_irq(soc->osdev->dev, vector);
  2997. *num_irq_r = num_irq;
  2998. }
  2999. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  3000. int *irq_id_map, int *num_irq)
  3001. {
  3002. int msi_vector_count, ret;
  3003. uint32_t msi_base_data, msi_vector_start;
  3004. if (pld_get_enable_intx(soc->osdev->dev)) {
  3005. return dp_soc_interrupt_map_calculate_wifi3_pci_legacy(soc,
  3006. intr_ctx_num, irq_id_map, num_irq);
  3007. }
  3008. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  3009. &msi_vector_count,
  3010. &msi_base_data,
  3011. &msi_vector_start);
  3012. if (ret)
  3013. return dp_soc_interrupt_map_calculate_integrated(soc,
  3014. intr_ctx_num, irq_id_map, num_irq);
  3015. else
  3016. dp_soc_interrupt_map_calculate_msi(soc,
  3017. intr_ctx_num, irq_id_map, num_irq,
  3018. msi_vector_count, msi_vector_start);
  3019. }
  3020. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  3021. /**
  3022. * dp_soc_near_full_interrupt_attach() - Register handler for DP near fill irq
  3023. * @soc: DP soc handle
  3024. * @num_irq: IRQ number
  3025. * @irq_id_map: IRQ map
  3026. * intr_id: interrupt context ID
  3027. *
  3028. * Return: 0 for success. nonzero for failure.
  3029. */
  3030. static inline int
  3031. dp_soc_near_full_interrupt_attach(struct dp_soc *soc, int num_irq,
  3032. int irq_id_map[], int intr_id)
  3033. {
  3034. return hif_register_ext_group(soc->hif_handle,
  3035. num_irq, irq_id_map,
  3036. dp_service_near_full_srngs,
  3037. &soc->intr_ctx[intr_id], "dp_nf_intr",
  3038. HIF_EXEC_NAPI_TYPE,
  3039. QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  3040. }
  3041. #else
  3042. static inline int
  3043. dp_soc_near_full_interrupt_attach(struct dp_soc *soc, int num_irq,
  3044. int *irq_id_map, int intr_id)
  3045. {
  3046. return 0;
  3047. }
  3048. #endif
  3049. #ifdef DP_CON_MON_MSI_SKIP_SET
  3050. static inline bool dp_skip_rx_mon_ring_mask_set(struct dp_soc *soc)
  3051. {
  3052. return !!(soc->cdp_soc.ol_ops->get_con_mode() !=
  3053. QDF_GLOBAL_MONITOR_MODE);
  3054. }
  3055. #else
  3056. static inline bool dp_skip_rx_mon_ring_mask_set(struct dp_soc *soc)
  3057. {
  3058. return false;
  3059. }
  3060. #endif
  3061. /*
  3062. * dp_soc_ppeds_stop() - Stop PPE DS processing
  3063. * @txrx_soc: DP SOC handle
  3064. *
  3065. * Return: none
  3066. */
  3067. static void dp_soc_ppeds_stop(struct cdp_soc_t *soc_handle)
  3068. {
  3069. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  3070. if (soc->arch_ops.txrx_soc_ppeds_stop)
  3071. soc->arch_ops.txrx_soc_ppeds_stop(soc);
  3072. }
  3073. /*
  3074. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  3075. * @txrx_soc: DP SOC handle
  3076. *
  3077. * Return: none
  3078. */
  3079. void dp_soc_interrupt_detach(struct cdp_soc_t *txrx_soc)
  3080. {
  3081. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3082. int i;
  3083. if (soc->intr_mode == DP_INTR_POLL) {
  3084. qdf_timer_free(&soc->int_timer);
  3085. } else {
  3086. hif_deconfigure_ext_group_interrupts(soc->hif_handle);
  3087. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  3088. hif_deregister_exec_group(soc->hif_handle, "dp_nf_intr");
  3089. }
  3090. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  3091. soc->intr_ctx[i].tx_ring_mask = 0;
  3092. soc->intr_ctx[i].rx_ring_mask = 0;
  3093. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  3094. soc->intr_ctx[i].rx_err_ring_mask = 0;
  3095. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  3096. soc->intr_ctx[i].reo_status_ring_mask = 0;
  3097. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  3098. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  3099. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  3100. soc->intr_ctx[i].rx_near_full_grp_1_mask = 0;
  3101. soc->intr_ctx[i].rx_near_full_grp_2_mask = 0;
  3102. soc->intr_ctx[i].tx_ring_near_full_mask = 0;
  3103. soc->intr_ctx[i].tx_mon_ring_mask = 0;
  3104. soc->intr_ctx[i].host2txmon_ring_mask = 0;
  3105. soc->intr_ctx[i].umac_reset_intr_mask = 0;
  3106. hif_event_history_deinit(soc->hif_handle, i);
  3107. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  3108. }
  3109. qdf_mem_set(&soc->mon_intr_id_lmac_map,
  3110. sizeof(soc->mon_intr_id_lmac_map),
  3111. DP_MON_INVALID_LMAC_ID);
  3112. }
  3113. /*
  3114. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  3115. * @txrx_soc: DP SOC handle
  3116. *
  3117. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  3118. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  3119. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  3120. *
  3121. * Return: 0 for success. nonzero for failure.
  3122. */
  3123. static QDF_STATUS dp_soc_interrupt_attach(struct cdp_soc_t *txrx_soc)
  3124. {
  3125. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3126. int i = 0;
  3127. int num_irq = 0;
  3128. int rx_err_ring_intr_ctxt_id = HIF_MAX_GROUP;
  3129. int lmac_id = 0;
  3130. int napi_scale;
  3131. qdf_mem_set(&soc->mon_intr_id_lmac_map,
  3132. sizeof(soc->mon_intr_id_lmac_map), DP_MON_INVALID_LMAC_ID);
  3133. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  3134. int ret = 0;
  3135. /* Map of IRQ ids registered with one interrupt context */
  3136. int irq_id_map[HIF_MAX_GRP_IRQ];
  3137. int tx_mask =
  3138. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  3139. int rx_mask =
  3140. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  3141. int rx_mon_mask =
  3142. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  3143. int tx_mon_ring_mask =
  3144. wlan_cfg_get_tx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  3145. int rx_err_ring_mask =
  3146. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  3147. int rx_wbm_rel_ring_mask =
  3148. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  3149. int reo_status_ring_mask =
  3150. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  3151. int rxdma2host_ring_mask =
  3152. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  3153. int host2rxdma_ring_mask =
  3154. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  3155. int host2rxdma_mon_ring_mask =
  3156. wlan_cfg_get_host2rxdma_mon_ring_mask(
  3157. soc->wlan_cfg_ctx, i);
  3158. int rx_near_full_grp_1_mask =
  3159. wlan_cfg_get_rx_near_full_grp_1_mask(soc->wlan_cfg_ctx,
  3160. i);
  3161. int rx_near_full_grp_2_mask =
  3162. wlan_cfg_get_rx_near_full_grp_2_mask(soc->wlan_cfg_ctx,
  3163. i);
  3164. int tx_ring_near_full_mask =
  3165. wlan_cfg_get_tx_ring_near_full_mask(soc->wlan_cfg_ctx,
  3166. i);
  3167. int host2txmon_ring_mask =
  3168. wlan_cfg_get_host2txmon_ring_mask(soc->wlan_cfg_ctx, i);
  3169. int umac_reset_intr_mask =
  3170. wlan_cfg_get_umac_reset_intr_mask(soc->wlan_cfg_ctx, i);
  3171. if (dp_skip_rx_mon_ring_mask_set(soc))
  3172. rx_mon_mask = 0;
  3173. soc->intr_ctx[i].dp_intr_id = i;
  3174. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  3175. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  3176. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  3177. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  3178. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  3179. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  3180. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  3181. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  3182. soc->intr_ctx[i].host2rxdma_mon_ring_mask =
  3183. host2rxdma_mon_ring_mask;
  3184. soc->intr_ctx[i].rx_near_full_grp_1_mask =
  3185. rx_near_full_grp_1_mask;
  3186. soc->intr_ctx[i].rx_near_full_grp_2_mask =
  3187. rx_near_full_grp_2_mask;
  3188. soc->intr_ctx[i].tx_ring_near_full_mask =
  3189. tx_ring_near_full_mask;
  3190. soc->intr_ctx[i].tx_mon_ring_mask = tx_mon_ring_mask;
  3191. soc->intr_ctx[i].host2txmon_ring_mask = host2txmon_ring_mask;
  3192. soc->intr_ctx[i].umac_reset_intr_mask = umac_reset_intr_mask;
  3193. soc->intr_ctx[i].soc = soc;
  3194. num_irq = 0;
  3195. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  3196. &num_irq);
  3197. if (rx_near_full_grp_1_mask | rx_near_full_grp_2_mask |
  3198. tx_ring_near_full_mask) {
  3199. dp_soc_near_full_interrupt_attach(soc, num_irq,
  3200. irq_id_map, i);
  3201. } else {
  3202. napi_scale = wlan_cfg_get_napi_scale_factor(
  3203. soc->wlan_cfg_ctx);
  3204. if (!napi_scale)
  3205. napi_scale = QCA_NAPI_DEF_SCALE_BIN_SHIFT;
  3206. ret = hif_register_ext_group(soc->hif_handle,
  3207. num_irq, irq_id_map, dp_service_srngs,
  3208. &soc->intr_ctx[i], "dp_intr",
  3209. HIF_EXEC_NAPI_TYPE, napi_scale);
  3210. }
  3211. dp_debug(" int ctx %u num_irq %u irq_id_map %u %u",
  3212. i, num_irq, irq_id_map[0], irq_id_map[1]);
  3213. if (ret) {
  3214. dp_init_err("%pK: failed, ret = %d", soc, ret);
  3215. dp_soc_interrupt_detach(txrx_soc);
  3216. return QDF_STATUS_E_FAILURE;
  3217. }
  3218. hif_event_history_init(soc->hif_handle, i);
  3219. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  3220. if (rx_err_ring_mask)
  3221. rx_err_ring_intr_ctxt_id = i;
  3222. if (dp_is_mon_mask_valid(soc, &soc->intr_ctx[i])) {
  3223. soc->mon_intr_id_lmac_map[lmac_id] = i;
  3224. lmac_id++;
  3225. }
  3226. }
  3227. hif_configure_ext_group_interrupts(soc->hif_handle);
  3228. if (rx_err_ring_intr_ctxt_id != HIF_MAX_GROUP)
  3229. hif_config_irq_clear_cpu_affinity(soc->hif_handle,
  3230. rx_err_ring_intr_ctxt_id, 0);
  3231. return QDF_STATUS_SUCCESS;
  3232. }
  3233. #define AVG_MAX_MPDUS_PER_TID 128
  3234. #define AVG_TIDS_PER_CLIENT 2
  3235. #define AVG_FLOWS_PER_TID 2
  3236. #define AVG_MSDUS_PER_FLOW 128
  3237. #define AVG_MSDUS_PER_MPDU 4
  3238. /*
  3239. * dp_hw_link_desc_pool_banks_free() - Free h/w link desc pool banks
  3240. * @soc: DP SOC handle
  3241. * @mac_id: mac id
  3242. *
  3243. * Return: none
  3244. */
  3245. void dp_hw_link_desc_pool_banks_free(struct dp_soc *soc, uint32_t mac_id)
  3246. {
  3247. struct qdf_mem_multi_page_t *pages;
  3248. if (mac_id != WLAN_INVALID_PDEV_ID) {
  3249. pages = dp_monitor_get_link_desc_pages(soc, mac_id);
  3250. } else {
  3251. pages = &soc->link_desc_pages;
  3252. }
  3253. if (!pages) {
  3254. dp_err("can not get link desc pages");
  3255. QDF_ASSERT(0);
  3256. return;
  3257. }
  3258. if (pages->dma_pages) {
  3259. wlan_minidump_remove((void *)
  3260. pages->dma_pages->page_v_addr_start,
  3261. pages->num_pages * pages->page_size,
  3262. soc->ctrl_psoc,
  3263. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  3264. "hw_link_desc_bank");
  3265. dp_desc_multi_pages_mem_free(soc, DP_HW_LINK_DESC_TYPE,
  3266. pages, 0, false);
  3267. }
  3268. }
  3269. qdf_export_symbol(dp_hw_link_desc_pool_banks_free);
  3270. /*
  3271. * dp_hw_link_desc_pool_banks_alloc() - Allocate h/w link desc pool banks
  3272. * @soc: DP SOC handle
  3273. * @mac_id: mac id
  3274. *
  3275. * Allocates memory pages for link descriptors, the page size is 4K for
  3276. * MCL and 2MB for WIN. if the mac_id is invalid link descriptor pages are
  3277. * allocated for regular RX/TX and if the there is a proper mac_id link
  3278. * descriptors are allocated for RX monitor mode.
  3279. *
  3280. * Return: QDF_STATUS_SUCCESS: Success
  3281. * QDF_STATUS_E_FAILURE: Failure
  3282. */
  3283. QDF_STATUS dp_hw_link_desc_pool_banks_alloc(struct dp_soc *soc, uint32_t mac_id)
  3284. {
  3285. hal_soc_handle_t hal_soc = soc->hal_soc;
  3286. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  3287. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  3288. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  3289. uint32_t num_mpdus_per_link_desc = hal_num_mpdus_per_link_desc(hal_soc);
  3290. uint32_t num_msdus_per_link_desc = hal_num_msdus_per_link_desc(hal_soc);
  3291. uint32_t num_mpdu_links_per_queue_desc =
  3292. hal_num_mpdu_links_per_queue_desc(hal_soc);
  3293. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  3294. uint32_t *total_link_descs, total_mem_size;
  3295. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  3296. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  3297. uint32_t num_entries;
  3298. struct qdf_mem_multi_page_t *pages;
  3299. struct dp_srng *dp_srng;
  3300. uint8_t minidump_str[MINIDUMP_STR_SIZE];
  3301. /* Only Tx queue descriptors are allocated from common link descriptor
  3302. * pool Rx queue descriptors are not included in this because (REO queue
  3303. * extension descriptors) they are expected to be allocated contiguously
  3304. * with REO queue descriptors
  3305. */
  3306. if (mac_id != WLAN_INVALID_PDEV_ID) {
  3307. pages = dp_monitor_get_link_desc_pages(soc, mac_id);
  3308. /* dp_monitor_get_link_desc_pages returns NULL only
  3309. * if monitor SOC is NULL
  3310. */
  3311. if (!pages) {
  3312. dp_err("can not get link desc pages");
  3313. QDF_ASSERT(0);
  3314. return QDF_STATUS_E_FAULT;
  3315. }
  3316. dp_srng = &soc->rxdma_mon_desc_ring[mac_id];
  3317. num_entries = dp_srng->alloc_size /
  3318. hal_srng_get_entrysize(soc->hal_soc,
  3319. RXDMA_MONITOR_DESC);
  3320. total_link_descs = dp_monitor_get_total_link_descs(soc, mac_id);
  3321. qdf_str_lcopy(minidump_str, "mon_link_desc_bank",
  3322. MINIDUMP_STR_SIZE);
  3323. } else {
  3324. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  3325. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  3326. num_mpdu_queue_descs = num_mpdu_link_descs /
  3327. num_mpdu_links_per_queue_desc;
  3328. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  3329. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  3330. num_msdus_per_link_desc;
  3331. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  3332. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  3333. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  3334. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  3335. pages = &soc->link_desc_pages;
  3336. total_link_descs = &soc->total_link_descs;
  3337. qdf_str_lcopy(minidump_str, "link_desc_bank",
  3338. MINIDUMP_STR_SIZE);
  3339. }
  3340. /* If link descriptor banks are allocated, return from here */
  3341. if (pages->num_pages)
  3342. return QDF_STATUS_SUCCESS;
  3343. /* Round up to power of 2 */
  3344. *total_link_descs = 1;
  3345. while (*total_link_descs < num_entries)
  3346. *total_link_descs <<= 1;
  3347. dp_init_info("%pK: total_link_descs: %u, link_desc_size: %d",
  3348. soc, *total_link_descs, link_desc_size);
  3349. total_mem_size = *total_link_descs * link_desc_size;
  3350. total_mem_size += link_desc_align;
  3351. dp_init_info("%pK: total_mem_size: %d",
  3352. soc, total_mem_size);
  3353. dp_set_max_page_size(pages, max_alloc_size);
  3354. dp_desc_multi_pages_mem_alloc(soc, DP_HW_LINK_DESC_TYPE,
  3355. pages,
  3356. link_desc_size,
  3357. *total_link_descs,
  3358. 0, false);
  3359. if (!pages->num_pages) {
  3360. dp_err("Multi page alloc fail for hw link desc pool");
  3361. return QDF_STATUS_E_FAULT;
  3362. }
  3363. wlan_minidump_log(pages->dma_pages->page_v_addr_start,
  3364. pages->num_pages * pages->page_size,
  3365. soc->ctrl_psoc,
  3366. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  3367. "hw_link_desc_bank");
  3368. return QDF_STATUS_SUCCESS;
  3369. }
  3370. /*
  3371. * dp_hw_link_desc_ring_free() - Free h/w link desc rings
  3372. * @soc: DP SOC handle
  3373. *
  3374. * Return: none
  3375. */
  3376. static void dp_hw_link_desc_ring_free(struct dp_soc *soc)
  3377. {
  3378. uint32_t i;
  3379. uint32_t size = soc->wbm_idle_scatter_buf_size;
  3380. void *vaddr = soc->wbm_idle_link_ring.base_vaddr_unaligned;
  3381. qdf_dma_addr_t paddr;
  3382. if (soc->wbm_idle_scatter_buf_base_vaddr[0]) {
  3383. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  3384. vaddr = soc->wbm_idle_scatter_buf_base_vaddr[i];
  3385. paddr = soc->wbm_idle_scatter_buf_base_paddr[i];
  3386. if (vaddr) {
  3387. qdf_mem_free_consistent(soc->osdev,
  3388. soc->osdev->dev,
  3389. size,
  3390. vaddr,
  3391. paddr,
  3392. 0);
  3393. vaddr = NULL;
  3394. }
  3395. }
  3396. } else {
  3397. wlan_minidump_remove(soc->wbm_idle_link_ring.base_vaddr_unaligned,
  3398. soc->wbm_idle_link_ring.alloc_size,
  3399. soc->ctrl_psoc,
  3400. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  3401. "wbm_idle_link_ring");
  3402. dp_srng_free(soc, &soc->wbm_idle_link_ring);
  3403. }
  3404. }
  3405. /*
  3406. * dp_hw_link_desc_ring_alloc() - Allocate hw link desc rings
  3407. * @soc: DP SOC handle
  3408. *
  3409. * Allocate memory for WBM_IDLE_LINK srng ring if the number of
  3410. * link descriptors is less then the max_allocated size. else
  3411. * allocate memory for wbm_idle_scatter_buffer.
  3412. *
  3413. * Return: QDF_STATUS_SUCCESS: success
  3414. * QDF_STATUS_E_NO_MEM: No memory (Failure)
  3415. */
  3416. static QDF_STATUS dp_hw_link_desc_ring_alloc(struct dp_soc *soc)
  3417. {
  3418. uint32_t entry_size, i;
  3419. uint32_t total_mem_size;
  3420. qdf_dma_addr_t *baseaddr = NULL;
  3421. struct dp_srng *dp_srng;
  3422. uint32_t ring_type;
  3423. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  3424. uint32_t tlds;
  3425. ring_type = WBM_IDLE_LINK;
  3426. dp_srng = &soc->wbm_idle_link_ring;
  3427. tlds = soc->total_link_descs;
  3428. entry_size = hal_srng_get_entrysize(soc->hal_soc, ring_type);
  3429. total_mem_size = entry_size * tlds;
  3430. if (total_mem_size <= max_alloc_size) {
  3431. if (dp_srng_alloc(soc, dp_srng, ring_type, tlds, 0)) {
  3432. dp_init_err("%pK: Link desc idle ring setup failed",
  3433. soc);
  3434. goto fail;
  3435. }
  3436. wlan_minidump_log(soc->wbm_idle_link_ring.base_vaddr_unaligned,
  3437. soc->wbm_idle_link_ring.alloc_size,
  3438. soc->ctrl_psoc,
  3439. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  3440. "wbm_idle_link_ring");
  3441. } else {
  3442. uint32_t num_scatter_bufs;
  3443. uint32_t num_entries_per_buf;
  3444. uint32_t buf_size = 0;
  3445. soc->wbm_idle_scatter_buf_size =
  3446. hal_idle_list_scatter_buf_size(soc->hal_soc);
  3447. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  3448. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  3449. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  3450. soc->hal_soc, total_mem_size,
  3451. soc->wbm_idle_scatter_buf_size);
  3452. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  3453. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3454. FL("scatter bufs size out of bounds"));
  3455. goto fail;
  3456. }
  3457. for (i = 0; i < num_scatter_bufs; i++) {
  3458. baseaddr = &soc->wbm_idle_scatter_buf_base_paddr[i];
  3459. buf_size = soc->wbm_idle_scatter_buf_size;
  3460. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  3461. qdf_mem_alloc_consistent(soc->osdev,
  3462. soc->osdev->dev,
  3463. buf_size,
  3464. baseaddr);
  3465. if (!soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  3466. QDF_TRACE(QDF_MODULE_ID_DP,
  3467. QDF_TRACE_LEVEL_ERROR,
  3468. FL("Scatter lst memory alloc fail"));
  3469. goto fail;
  3470. }
  3471. }
  3472. soc->num_scatter_bufs = num_scatter_bufs;
  3473. }
  3474. return QDF_STATUS_SUCCESS;
  3475. fail:
  3476. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  3477. void *vaddr = soc->wbm_idle_scatter_buf_base_vaddr[i];
  3478. qdf_dma_addr_t paddr = soc->wbm_idle_scatter_buf_base_paddr[i];
  3479. if (vaddr) {
  3480. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  3481. soc->wbm_idle_scatter_buf_size,
  3482. vaddr,
  3483. paddr, 0);
  3484. vaddr = NULL;
  3485. }
  3486. }
  3487. return QDF_STATUS_E_NOMEM;
  3488. }
  3489. qdf_export_symbol(dp_hw_link_desc_pool_banks_alloc);
  3490. /*
  3491. * dp_hw_link_desc_ring_init() - Initialize hw link desc rings
  3492. * @soc: DP SOC handle
  3493. *
  3494. * Return: QDF_STATUS_SUCCESS: success
  3495. * QDF_STATUS_E_FAILURE: failure
  3496. */
  3497. static QDF_STATUS dp_hw_link_desc_ring_init(struct dp_soc *soc)
  3498. {
  3499. struct dp_srng *dp_srng = &soc->wbm_idle_link_ring;
  3500. if (dp_srng->base_vaddr_unaligned) {
  3501. if (dp_srng_init(soc, dp_srng, WBM_IDLE_LINK, 0, 0))
  3502. return QDF_STATUS_E_FAILURE;
  3503. }
  3504. return QDF_STATUS_SUCCESS;
  3505. }
  3506. /*
  3507. * dp_hw_link_desc_ring_deinit() - Reset hw link desc rings
  3508. * @soc: DP SOC handle
  3509. *
  3510. * Return: None
  3511. */
  3512. static void dp_hw_link_desc_ring_deinit(struct dp_soc *soc)
  3513. {
  3514. dp_srng_deinit(soc, &soc->wbm_idle_link_ring, WBM_IDLE_LINK, 0);
  3515. }
  3516. /*
  3517. * dp_hw_link_desc_ring_replenish() - Replenish hw link desc rings
  3518. * @soc: DP SOC handle
  3519. * @mac_id: mac id
  3520. *
  3521. * Return: None
  3522. */
  3523. void dp_link_desc_ring_replenish(struct dp_soc *soc, uint32_t mac_id)
  3524. {
  3525. uint32_t cookie = 0;
  3526. uint32_t page_idx = 0;
  3527. struct qdf_mem_multi_page_t *pages;
  3528. struct qdf_mem_dma_page_t *dma_pages;
  3529. uint32_t offset = 0;
  3530. uint32_t count = 0;
  3531. uint32_t desc_id = 0;
  3532. void *desc_srng;
  3533. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  3534. uint32_t *total_link_descs_addr;
  3535. uint32_t total_link_descs;
  3536. uint32_t scatter_buf_num;
  3537. uint32_t num_entries_per_buf = 0;
  3538. uint32_t rem_entries;
  3539. uint32_t num_descs_per_page;
  3540. uint32_t num_scatter_bufs = 0;
  3541. uint8_t *scatter_buf_ptr;
  3542. void *desc;
  3543. num_scatter_bufs = soc->num_scatter_bufs;
  3544. if (mac_id == WLAN_INVALID_PDEV_ID) {
  3545. pages = &soc->link_desc_pages;
  3546. total_link_descs = soc->total_link_descs;
  3547. desc_srng = soc->wbm_idle_link_ring.hal_srng;
  3548. } else {
  3549. pages = dp_monitor_get_link_desc_pages(soc, mac_id);
  3550. /* dp_monitor_get_link_desc_pages returns NULL only
  3551. * if monitor SOC is NULL
  3552. */
  3553. if (!pages) {
  3554. dp_err("can not get link desc pages");
  3555. QDF_ASSERT(0);
  3556. return;
  3557. }
  3558. total_link_descs_addr =
  3559. dp_monitor_get_total_link_descs(soc, mac_id);
  3560. total_link_descs = *total_link_descs_addr;
  3561. desc_srng = soc->rxdma_mon_desc_ring[mac_id].hal_srng;
  3562. }
  3563. dma_pages = pages->dma_pages;
  3564. do {
  3565. qdf_mem_zero(dma_pages[page_idx].page_v_addr_start,
  3566. pages->page_size);
  3567. page_idx++;
  3568. } while (page_idx < pages->num_pages);
  3569. if (desc_srng) {
  3570. hal_srng_access_start_unlocked(soc->hal_soc, desc_srng);
  3571. page_idx = 0;
  3572. count = 0;
  3573. offset = 0;
  3574. pages = &soc->link_desc_pages;
  3575. while ((desc = hal_srng_src_get_next(soc->hal_soc,
  3576. desc_srng)) &&
  3577. (count < total_link_descs)) {
  3578. page_idx = count / pages->num_element_per_page;
  3579. if (desc_id == pages->num_element_per_page)
  3580. desc_id = 0;
  3581. offset = count % pages->num_element_per_page;
  3582. cookie = LINK_DESC_COOKIE(desc_id, page_idx,
  3583. soc->link_desc_id_start);
  3584. hal_set_link_desc_addr(soc->hal_soc, desc, cookie,
  3585. dma_pages[page_idx].page_p_addr
  3586. + (offset * link_desc_size),
  3587. soc->idle_link_bm_id);
  3588. count++;
  3589. desc_id++;
  3590. }
  3591. hal_srng_access_end_unlocked(soc->hal_soc, desc_srng);
  3592. } else {
  3593. /* Populate idle list scatter buffers with link descriptor
  3594. * pointers
  3595. */
  3596. scatter_buf_num = 0;
  3597. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  3598. soc->hal_soc,
  3599. soc->wbm_idle_scatter_buf_size);
  3600. scatter_buf_ptr = (uint8_t *)(
  3601. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  3602. rem_entries = num_entries_per_buf;
  3603. pages = &soc->link_desc_pages;
  3604. page_idx = 0; count = 0;
  3605. offset = 0;
  3606. num_descs_per_page = pages->num_element_per_page;
  3607. while (count < total_link_descs) {
  3608. page_idx = count / num_descs_per_page;
  3609. offset = count % num_descs_per_page;
  3610. if (desc_id == pages->num_element_per_page)
  3611. desc_id = 0;
  3612. cookie = LINK_DESC_COOKIE(desc_id, page_idx,
  3613. soc->link_desc_id_start);
  3614. hal_set_link_desc_addr(soc->hal_soc,
  3615. (void *)scatter_buf_ptr,
  3616. cookie,
  3617. dma_pages[page_idx].page_p_addr +
  3618. (offset * link_desc_size),
  3619. soc->idle_link_bm_id);
  3620. rem_entries--;
  3621. if (rem_entries) {
  3622. scatter_buf_ptr += link_desc_size;
  3623. } else {
  3624. rem_entries = num_entries_per_buf;
  3625. scatter_buf_num++;
  3626. if (scatter_buf_num >= num_scatter_bufs)
  3627. break;
  3628. scatter_buf_ptr = (uint8_t *)
  3629. (soc->wbm_idle_scatter_buf_base_vaddr[
  3630. scatter_buf_num]);
  3631. }
  3632. count++;
  3633. desc_id++;
  3634. }
  3635. /* Setup link descriptor idle list in HW */
  3636. hal_setup_link_idle_list(soc->hal_soc,
  3637. soc->wbm_idle_scatter_buf_base_paddr,
  3638. soc->wbm_idle_scatter_buf_base_vaddr,
  3639. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  3640. (uint32_t)(scatter_buf_ptr -
  3641. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  3642. scatter_buf_num-1])), total_link_descs);
  3643. }
  3644. }
  3645. qdf_export_symbol(dp_link_desc_ring_replenish);
  3646. #ifdef IPA_OFFLOAD
  3647. #define USE_1_IPA_RX_REO_RING 1
  3648. #define USE_2_IPA_RX_REO_RINGS 2
  3649. #define REO_DST_RING_SIZE_QCA6290 1023
  3650. #ifndef CONFIG_WIFI_EMULATION_WIFI_3_0
  3651. #define REO_DST_RING_SIZE_QCA8074 1023
  3652. #define REO_DST_RING_SIZE_QCN9000 2048
  3653. #else
  3654. #define REO_DST_RING_SIZE_QCA8074 8
  3655. #define REO_DST_RING_SIZE_QCN9000 8
  3656. #endif /* CONFIG_WIFI_EMULATION_WIFI_3_0 */
  3657. #ifdef IPA_WDI3_TX_TWO_PIPES
  3658. #ifdef DP_MEMORY_OPT
  3659. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  3660. {
  3661. return dp_init_tx_ring_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  3662. }
  3663. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  3664. {
  3665. dp_deinit_tx_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  3666. }
  3667. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  3668. {
  3669. return dp_alloc_tx_ring_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  3670. }
  3671. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  3672. {
  3673. dp_free_tx_ring_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  3674. }
  3675. #else /* !DP_MEMORY_OPT */
  3676. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  3677. {
  3678. return 0;
  3679. }
  3680. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  3681. {
  3682. }
  3683. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  3684. {
  3685. return 0
  3686. }
  3687. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  3688. {
  3689. }
  3690. #endif /* DP_MEMORY_OPT */
  3691. static void dp_ipa_hal_tx_init_alt_data_ring(struct dp_soc *soc)
  3692. {
  3693. hal_tx_init_data_ring(soc->hal_soc,
  3694. soc->tcl_data_ring[IPA_TX_ALT_RING_IDX].hal_srng);
  3695. }
  3696. #else /* !IPA_WDI3_TX_TWO_PIPES */
  3697. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  3698. {
  3699. return 0;
  3700. }
  3701. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  3702. {
  3703. }
  3704. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  3705. {
  3706. return 0;
  3707. }
  3708. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  3709. {
  3710. }
  3711. static void dp_ipa_hal_tx_init_alt_data_ring(struct dp_soc *soc)
  3712. {
  3713. }
  3714. #endif /* IPA_WDI3_TX_TWO_PIPES */
  3715. #else
  3716. #define REO_DST_RING_SIZE_QCA6290 1024
  3717. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  3718. {
  3719. return 0;
  3720. }
  3721. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  3722. {
  3723. }
  3724. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  3725. {
  3726. return 0;
  3727. }
  3728. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  3729. {
  3730. }
  3731. static void dp_ipa_hal_tx_init_alt_data_ring(struct dp_soc *soc)
  3732. {
  3733. }
  3734. #endif /* IPA_OFFLOAD */
  3735. /*
  3736. * dp_soc_reset_ring_map() - Reset cpu ring map
  3737. * @soc: Datapath soc handler
  3738. *
  3739. * This api resets the default cpu ring map
  3740. */
  3741. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  3742. {
  3743. uint8_t i;
  3744. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  3745. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  3746. switch (nss_config) {
  3747. case dp_nss_cfg_first_radio:
  3748. /*
  3749. * Setting Tx ring map for one nss offloaded radio
  3750. */
  3751. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  3752. break;
  3753. case dp_nss_cfg_second_radio:
  3754. /*
  3755. * Setting Tx ring for two nss offloaded radios
  3756. */
  3757. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  3758. break;
  3759. case dp_nss_cfg_dbdc:
  3760. /*
  3761. * Setting Tx ring map for 2 nss offloaded radios
  3762. */
  3763. soc->tx_ring_map[i] =
  3764. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  3765. break;
  3766. case dp_nss_cfg_dbtc:
  3767. /*
  3768. * Setting Tx ring map for 3 nss offloaded radios
  3769. */
  3770. soc->tx_ring_map[i] =
  3771. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  3772. break;
  3773. default:
  3774. dp_err("tx_ring_map failed due to invalid nss cfg");
  3775. break;
  3776. }
  3777. }
  3778. }
  3779. /*
  3780. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  3781. * @dp_soc - DP soc handle
  3782. * @ring_type - ring type
  3783. * @ring_num - ring_num
  3784. *
  3785. * return 0 or 1
  3786. */
  3787. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  3788. {
  3789. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  3790. uint8_t status = 0;
  3791. switch (ring_type) {
  3792. case WBM2SW_RELEASE:
  3793. case REO_DST:
  3794. case RXDMA_BUF:
  3795. case REO_EXCEPTION:
  3796. status = ((nss_config) & (1 << ring_num));
  3797. break;
  3798. default:
  3799. break;
  3800. }
  3801. return status;
  3802. }
  3803. /*
  3804. * dp_soc_disable_unused_mac_intr_mask() - reset interrupt mask for
  3805. * unused WMAC hw rings
  3806. * @dp_soc - DP Soc handle
  3807. * @mac_num - wmac num
  3808. *
  3809. * Return: Return void
  3810. */
  3811. static void dp_soc_disable_unused_mac_intr_mask(struct dp_soc *soc,
  3812. int mac_num)
  3813. {
  3814. uint8_t *grp_mask = NULL;
  3815. int group_number;
  3816. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  3817. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  3818. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  3819. group_number, 0x0);
  3820. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  3821. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  3822. wlan_cfg_set_rx_mon_ring_mask(soc->wlan_cfg_ctx,
  3823. group_number, 0x0);
  3824. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  3825. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  3826. wlan_cfg_set_rxdma2host_ring_mask(soc->wlan_cfg_ctx,
  3827. group_number, 0x0);
  3828. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_mon_ring_mask[0];
  3829. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  3830. wlan_cfg_set_host2rxdma_mon_ring_mask(soc->wlan_cfg_ctx,
  3831. group_number, 0x0);
  3832. }
  3833. #ifdef IPA_OFFLOAD
  3834. #ifdef IPA_WDI3_VLAN_SUPPORT
  3835. /*
  3836. * dp_soc_reset_ipa_vlan_intr_mask() - reset interrupt mask for IPA offloaded
  3837. * ring for vlan tagged traffic
  3838. * @dp_soc - DP Soc handle
  3839. *
  3840. * Return: Return void
  3841. */
  3842. static void dp_soc_reset_ipa_vlan_intr_mask(struct dp_soc *soc)
  3843. {
  3844. uint8_t *grp_mask = NULL;
  3845. int group_number, mask;
  3846. if (!wlan_ipa_is_vlan_enabled())
  3847. return;
  3848. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  3849. group_number = dp_srng_find_ring_in_mask(IPA_ALT_REO_DEST_RING_IDX, grp_mask);
  3850. if (group_number < 0) {
  3851. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3852. soc, REO_DST, IPA_ALT_REO_DEST_RING_IDX);
  3853. return;
  3854. }
  3855. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  3856. /* reset the interrupt mask for offloaded ring */
  3857. mask &= (~(1 << IPA_ALT_REO_DEST_RING_IDX));
  3858. /*
  3859. * set the interrupt mask to zero for rx offloaded radio.
  3860. */
  3861. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  3862. }
  3863. #else
  3864. static inline
  3865. void dp_soc_reset_ipa_vlan_intr_mask(struct dp_soc *soc)
  3866. { }
  3867. #endif /* IPA_WDI3_VLAN_SUPPORT */
  3868. #else
  3869. static inline
  3870. void dp_soc_reset_ipa_vlan_intr_mask(struct dp_soc *soc)
  3871. { }
  3872. #endif /* IPA_OFFLOAD */
  3873. /*
  3874. * dp_soc_reset_intr_mask() - reset interrupt mask
  3875. * @dp_soc - DP Soc handle
  3876. *
  3877. * Return: Return void
  3878. */
  3879. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  3880. {
  3881. uint8_t j;
  3882. uint8_t *grp_mask = NULL;
  3883. int group_number, mask, num_ring;
  3884. /* number of tx ring */
  3885. num_ring = soc->num_tcl_data_rings;
  3886. /*
  3887. * group mask for tx completion ring.
  3888. */
  3889. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  3890. /* loop and reset the mask for only offloaded ring */
  3891. for (j = 0; j < WLAN_CFG_NUM_TCL_DATA_RINGS; j++) {
  3892. /*
  3893. * Group number corresponding to tx offloaded ring.
  3894. */
  3895. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  3896. if (group_number < 0) {
  3897. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3898. soc, WBM2SW_RELEASE, j);
  3899. continue;
  3900. }
  3901. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  3902. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j) &&
  3903. (!mask)) {
  3904. continue;
  3905. }
  3906. /* reset the tx mask for offloaded ring */
  3907. mask &= (~(1 << j));
  3908. /*
  3909. * reset the interrupt mask for offloaded ring.
  3910. */
  3911. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  3912. }
  3913. /* number of rx rings */
  3914. num_ring = soc->num_reo_dest_rings;
  3915. /*
  3916. * group mask for reo destination ring.
  3917. */
  3918. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  3919. /* loop and reset the mask for only offloaded ring */
  3920. for (j = 0; j < WLAN_CFG_NUM_REO_DEST_RING; j++) {
  3921. /*
  3922. * Group number corresponding to rx offloaded ring.
  3923. */
  3924. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  3925. if (group_number < 0) {
  3926. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3927. soc, REO_DST, j);
  3928. continue;
  3929. }
  3930. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  3931. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j) &&
  3932. (!mask)) {
  3933. continue;
  3934. }
  3935. /* reset the interrupt mask for offloaded ring */
  3936. mask &= (~(1 << j));
  3937. /*
  3938. * set the interrupt mask to zero for rx offloaded radio.
  3939. */
  3940. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  3941. }
  3942. /*
  3943. * group mask for Rx buffer refill ring
  3944. */
  3945. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  3946. /* loop and reset the mask for only offloaded ring */
  3947. for (j = 0; j < MAX_PDEV_CNT; j++) {
  3948. int lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  3949. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  3950. continue;
  3951. }
  3952. /*
  3953. * Group number corresponding to rx offloaded ring.
  3954. */
  3955. group_number = dp_srng_find_ring_in_mask(lmac_id, grp_mask);
  3956. if (group_number < 0) {
  3957. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3958. soc, REO_DST, lmac_id);
  3959. continue;
  3960. }
  3961. /* set the interrupt mask for offloaded ring */
  3962. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  3963. group_number);
  3964. mask &= (~(1 << lmac_id));
  3965. /*
  3966. * set the interrupt mask to zero for rx offloaded radio.
  3967. */
  3968. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  3969. group_number, mask);
  3970. }
  3971. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  3972. for (j = 0; j < num_ring; j++) {
  3973. if (!dp_soc_ring_if_nss_offloaded(soc, REO_EXCEPTION, j)) {
  3974. continue;
  3975. }
  3976. /*
  3977. * Group number corresponding to rx err ring.
  3978. */
  3979. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  3980. if (group_number < 0) {
  3981. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3982. soc, REO_EXCEPTION, j);
  3983. continue;
  3984. }
  3985. wlan_cfg_set_rx_err_ring_mask(soc->wlan_cfg_ctx,
  3986. group_number, 0);
  3987. }
  3988. }
  3989. #ifdef IPA_OFFLOAD
  3990. bool dp_reo_remap_config(struct dp_soc *soc, uint32_t *remap0,
  3991. uint32_t *remap1, uint32_t *remap2)
  3992. {
  3993. uint32_t ring[WLAN_CFG_NUM_REO_DEST_RING_MAX] = {
  3994. REO_REMAP_SW1, REO_REMAP_SW2, REO_REMAP_SW3,
  3995. REO_REMAP_SW5, REO_REMAP_SW6, REO_REMAP_SW7};
  3996. switch (soc->arch_id) {
  3997. case CDP_ARCH_TYPE_BE:
  3998. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  3999. soc->num_reo_dest_rings -
  4000. USE_2_IPA_RX_REO_RINGS, remap1,
  4001. remap2);
  4002. break;
  4003. case CDP_ARCH_TYPE_LI:
  4004. if (wlan_ipa_is_vlan_enabled()) {
  4005. hal_compute_reo_remap_ix2_ix3(
  4006. soc->hal_soc, ring,
  4007. soc->num_reo_dest_rings -
  4008. USE_2_IPA_RX_REO_RINGS, remap1,
  4009. remap2);
  4010. } else {
  4011. hal_compute_reo_remap_ix2_ix3(
  4012. soc->hal_soc, ring,
  4013. soc->num_reo_dest_rings -
  4014. USE_1_IPA_RX_REO_RING, remap1,
  4015. remap2);
  4016. }
  4017. hal_compute_reo_remap_ix0(soc->hal_soc, remap0);
  4018. break;
  4019. default:
  4020. dp_err("unknown arch_id 0x%x", soc->arch_id);
  4021. QDF_BUG(0);
  4022. }
  4023. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  4024. return true;
  4025. }
  4026. #ifdef IPA_WDI3_TX_TWO_PIPES
  4027. static bool dp_ipa_is_alt_tx_ring(int index)
  4028. {
  4029. return index == IPA_TX_ALT_RING_IDX;
  4030. }
  4031. static bool dp_ipa_is_alt_tx_comp_ring(int index)
  4032. {
  4033. return index == IPA_TX_ALT_COMP_RING_IDX;
  4034. }
  4035. #else /* !IPA_WDI3_TX_TWO_PIPES */
  4036. static bool dp_ipa_is_alt_tx_ring(int index)
  4037. {
  4038. return false;
  4039. }
  4040. static bool dp_ipa_is_alt_tx_comp_ring(int index)
  4041. {
  4042. return false;
  4043. }
  4044. #endif /* IPA_WDI3_TX_TWO_PIPES */
  4045. /**
  4046. * dp_ipa_get_tx_ring_size() - Get Tx ring size for IPA
  4047. *
  4048. * @tx_ring_num: Tx ring number
  4049. * @tx_ipa_ring_sz: Return param only updated for IPA.
  4050. * @soc_cfg_ctx: dp soc cfg context
  4051. *
  4052. * Return: None
  4053. */
  4054. static void dp_ipa_get_tx_ring_size(int tx_ring_num, int *tx_ipa_ring_sz,
  4055. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  4056. {
  4057. if (!soc_cfg_ctx->ipa_enabled)
  4058. return;
  4059. if (tx_ring_num == IPA_TCL_DATA_RING_IDX)
  4060. *tx_ipa_ring_sz = wlan_cfg_ipa_tx_ring_size(soc_cfg_ctx);
  4061. else if (dp_ipa_is_alt_tx_ring(tx_ring_num))
  4062. *tx_ipa_ring_sz = wlan_cfg_ipa_tx_alt_ring_size(soc_cfg_ctx);
  4063. }
  4064. /**
  4065. * dp_ipa_get_tx_comp_ring_size() - Get Tx comp ring size for IPA
  4066. *
  4067. * @tx_comp_ring_num: Tx comp ring number
  4068. * @tx_comp_ipa_ring_sz: Return param only updated for IPA.
  4069. * @soc_cfg_ctx: dp soc cfg context
  4070. *
  4071. * Return: None
  4072. */
  4073. static void dp_ipa_get_tx_comp_ring_size(int tx_comp_ring_num,
  4074. int *tx_comp_ipa_ring_sz,
  4075. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  4076. {
  4077. if (!soc_cfg_ctx->ipa_enabled)
  4078. return;
  4079. if (tx_comp_ring_num == IPA_TCL_DATA_RING_IDX)
  4080. *tx_comp_ipa_ring_sz =
  4081. wlan_cfg_ipa_tx_comp_ring_size(soc_cfg_ctx);
  4082. else if (dp_ipa_is_alt_tx_comp_ring(tx_comp_ring_num))
  4083. *tx_comp_ipa_ring_sz =
  4084. wlan_cfg_ipa_tx_alt_comp_ring_size(soc_cfg_ctx);
  4085. }
  4086. #else
  4087. static uint8_t dp_reo_ring_selection(uint32_t value, uint32_t *ring)
  4088. {
  4089. uint8_t num = 0;
  4090. switch (value) {
  4091. /* should we have all the different possible ring configs */
  4092. case 0xFF:
  4093. num = 8;
  4094. ring[0] = REO_REMAP_SW1;
  4095. ring[1] = REO_REMAP_SW2;
  4096. ring[2] = REO_REMAP_SW3;
  4097. ring[3] = REO_REMAP_SW4;
  4098. ring[4] = REO_REMAP_SW5;
  4099. ring[5] = REO_REMAP_SW6;
  4100. ring[6] = REO_REMAP_SW7;
  4101. ring[7] = REO_REMAP_SW8;
  4102. break;
  4103. case 0x3F:
  4104. num = 6;
  4105. ring[0] = REO_REMAP_SW1;
  4106. ring[1] = REO_REMAP_SW2;
  4107. ring[2] = REO_REMAP_SW3;
  4108. ring[3] = REO_REMAP_SW4;
  4109. ring[4] = REO_REMAP_SW5;
  4110. ring[5] = REO_REMAP_SW6;
  4111. break;
  4112. case 0xF:
  4113. num = 4;
  4114. ring[0] = REO_REMAP_SW1;
  4115. ring[1] = REO_REMAP_SW2;
  4116. ring[2] = REO_REMAP_SW3;
  4117. ring[3] = REO_REMAP_SW4;
  4118. break;
  4119. case 0xE:
  4120. num = 3;
  4121. ring[0] = REO_REMAP_SW2;
  4122. ring[1] = REO_REMAP_SW3;
  4123. ring[2] = REO_REMAP_SW4;
  4124. break;
  4125. case 0xD:
  4126. num = 3;
  4127. ring[0] = REO_REMAP_SW1;
  4128. ring[1] = REO_REMAP_SW3;
  4129. ring[2] = REO_REMAP_SW4;
  4130. break;
  4131. case 0xC:
  4132. num = 2;
  4133. ring[0] = REO_REMAP_SW3;
  4134. ring[1] = REO_REMAP_SW4;
  4135. break;
  4136. case 0xB:
  4137. num = 3;
  4138. ring[0] = REO_REMAP_SW1;
  4139. ring[1] = REO_REMAP_SW2;
  4140. ring[2] = REO_REMAP_SW4;
  4141. break;
  4142. case 0xA:
  4143. num = 2;
  4144. ring[0] = REO_REMAP_SW2;
  4145. ring[1] = REO_REMAP_SW4;
  4146. break;
  4147. case 0x9:
  4148. num = 2;
  4149. ring[0] = REO_REMAP_SW1;
  4150. ring[1] = REO_REMAP_SW4;
  4151. break;
  4152. case 0x8:
  4153. num = 1;
  4154. ring[0] = REO_REMAP_SW4;
  4155. break;
  4156. case 0x7:
  4157. num = 3;
  4158. ring[0] = REO_REMAP_SW1;
  4159. ring[1] = REO_REMAP_SW2;
  4160. ring[2] = REO_REMAP_SW3;
  4161. break;
  4162. case 0x6:
  4163. num = 2;
  4164. ring[0] = REO_REMAP_SW2;
  4165. ring[1] = REO_REMAP_SW3;
  4166. break;
  4167. case 0x5:
  4168. num = 2;
  4169. ring[0] = REO_REMAP_SW1;
  4170. ring[1] = REO_REMAP_SW3;
  4171. break;
  4172. case 0x4:
  4173. num = 1;
  4174. ring[0] = REO_REMAP_SW3;
  4175. break;
  4176. case 0x3:
  4177. num = 2;
  4178. ring[0] = REO_REMAP_SW1;
  4179. ring[1] = REO_REMAP_SW2;
  4180. break;
  4181. case 0x2:
  4182. num = 1;
  4183. ring[0] = REO_REMAP_SW2;
  4184. break;
  4185. case 0x1:
  4186. num = 1;
  4187. ring[0] = REO_REMAP_SW1;
  4188. break;
  4189. default:
  4190. dp_err("unknown reo ring map 0x%x", value);
  4191. QDF_BUG(0);
  4192. }
  4193. return num;
  4194. }
  4195. bool dp_reo_remap_config(struct dp_soc *soc,
  4196. uint32_t *remap0,
  4197. uint32_t *remap1,
  4198. uint32_t *remap2)
  4199. {
  4200. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  4201. uint32_t reo_config = wlan_cfg_get_reo_rings_mapping(soc->wlan_cfg_ctx);
  4202. uint8_t num;
  4203. uint32_t ring[WLAN_CFG_NUM_REO_DEST_RING_MAX];
  4204. uint32_t value;
  4205. switch (offload_radio) {
  4206. case dp_nss_cfg_default:
  4207. value = reo_config & WLAN_CFG_NUM_REO_RINGS_MAP_MAX;
  4208. num = dp_reo_ring_selection(value, ring);
  4209. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  4210. num, remap1, remap2);
  4211. hal_compute_reo_remap_ix0(soc->hal_soc, remap0);
  4212. break;
  4213. case dp_nss_cfg_first_radio:
  4214. value = reo_config & 0xE;
  4215. num = dp_reo_ring_selection(value, ring);
  4216. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  4217. num, remap1, remap2);
  4218. break;
  4219. case dp_nss_cfg_second_radio:
  4220. value = reo_config & 0xD;
  4221. num = dp_reo_ring_selection(value, ring);
  4222. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  4223. num, remap1, remap2);
  4224. break;
  4225. case dp_nss_cfg_dbdc:
  4226. case dp_nss_cfg_dbtc:
  4227. /* return false if both or all are offloaded to NSS */
  4228. return false;
  4229. }
  4230. dp_debug("remap1 %x remap2 %x offload_radio %u",
  4231. *remap1, *remap2, offload_radio);
  4232. return true;
  4233. }
  4234. static void dp_ipa_get_tx_ring_size(int ring_num, int *tx_ipa_ring_sz,
  4235. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  4236. {
  4237. }
  4238. static void dp_ipa_get_tx_comp_ring_size(int tx_comp_ring_num,
  4239. int *tx_comp_ipa_ring_sz,
  4240. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  4241. {
  4242. }
  4243. #endif /* IPA_OFFLOAD */
  4244. /*
  4245. * dp_reo_frag_dst_set() - configure reo register to set the
  4246. * fragment destination ring
  4247. * @soc : Datapath soc
  4248. * @frag_dst_ring : output parameter to set fragment destination ring
  4249. *
  4250. * Based on offload_radio below fragment destination rings is selected
  4251. * 0 - TCL
  4252. * 1 - SW1
  4253. * 2 - SW2
  4254. * 3 - SW3
  4255. * 4 - SW4
  4256. * 5 - Release
  4257. * 6 - FW
  4258. * 7 - alternate select
  4259. *
  4260. * return: void
  4261. */
  4262. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  4263. {
  4264. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  4265. switch (offload_radio) {
  4266. case dp_nss_cfg_default:
  4267. *frag_dst_ring = REO_REMAP_TCL;
  4268. break;
  4269. case dp_nss_cfg_first_radio:
  4270. /*
  4271. * This configuration is valid for single band radio which
  4272. * is also NSS offload.
  4273. */
  4274. case dp_nss_cfg_dbdc:
  4275. case dp_nss_cfg_dbtc:
  4276. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  4277. break;
  4278. default:
  4279. dp_init_err("%pK: dp_reo_frag_dst_set invalid offload radio config", soc);
  4280. break;
  4281. }
  4282. }
  4283. #ifdef ENABLE_VERBOSE_DEBUG
  4284. static void dp_enable_verbose_debug(struct dp_soc *soc)
  4285. {
  4286. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  4287. soc_cfg_ctx = soc->wlan_cfg_ctx;
  4288. if (soc_cfg_ctx->per_pkt_trace & dp_verbose_debug_mask)
  4289. is_dp_verbose_debug_enabled = true;
  4290. if (soc_cfg_ctx->per_pkt_trace & hal_verbose_debug_mask)
  4291. hal_set_verbose_debug(true);
  4292. else
  4293. hal_set_verbose_debug(false);
  4294. }
  4295. #else
  4296. static void dp_enable_verbose_debug(struct dp_soc *soc)
  4297. {
  4298. }
  4299. #endif
  4300. #ifdef WLAN_FEATURE_STATS_EXT
  4301. static inline void dp_create_ext_stats_event(struct dp_soc *soc)
  4302. {
  4303. qdf_event_create(&soc->rx_hw_stats_event);
  4304. }
  4305. #else
  4306. static inline void dp_create_ext_stats_event(struct dp_soc *soc)
  4307. {
  4308. }
  4309. #endif
  4310. static void dp_deinit_tx_pair_by_index(struct dp_soc *soc, int index)
  4311. {
  4312. int tcl_ring_num, wbm_ring_num;
  4313. wlan_cfg_get_tcl_wbm_ring_num_for_index(soc->wlan_cfg_ctx,
  4314. index,
  4315. &tcl_ring_num,
  4316. &wbm_ring_num);
  4317. if (tcl_ring_num == -1) {
  4318. dp_err("incorrect tcl ring num for index %u", index);
  4319. return;
  4320. }
  4321. wlan_minidump_remove(soc->tcl_data_ring[index].base_vaddr_unaligned,
  4322. soc->tcl_data_ring[index].alloc_size,
  4323. soc->ctrl_psoc,
  4324. WLAN_MD_DP_SRNG_TCL_DATA,
  4325. "tcl_data_ring");
  4326. dp_info("index %u tcl %u wbm %u", index, tcl_ring_num, wbm_ring_num);
  4327. dp_srng_deinit(soc, &soc->tcl_data_ring[index], TCL_DATA,
  4328. tcl_ring_num);
  4329. if (wbm_ring_num == INVALID_WBM_RING_NUM)
  4330. return;
  4331. wlan_minidump_remove(soc->tx_comp_ring[index].base_vaddr_unaligned,
  4332. soc->tx_comp_ring[index].alloc_size,
  4333. soc->ctrl_psoc,
  4334. WLAN_MD_DP_SRNG_TX_COMP,
  4335. "tcl_comp_ring");
  4336. dp_srng_deinit(soc, &soc->tx_comp_ring[index], WBM2SW_RELEASE,
  4337. wbm_ring_num);
  4338. }
  4339. /**
  4340. * dp_init_tx_ring_pair_by_index() - The function inits tcl data/wbm completion
  4341. * ring pair
  4342. * @soc: DP soc pointer
  4343. * @index: index of soc->tcl_data or soc->tx_comp to initialize
  4344. *
  4345. * Return: QDF_STATUS_SUCCESS on success, error code otherwise.
  4346. */
  4347. static QDF_STATUS dp_init_tx_ring_pair_by_index(struct dp_soc *soc,
  4348. uint8_t index)
  4349. {
  4350. int tcl_ring_num, wbm_ring_num;
  4351. uint8_t bm_id;
  4352. if (index >= MAX_TCL_DATA_RINGS) {
  4353. dp_err("unexpected index!");
  4354. QDF_BUG(0);
  4355. goto fail1;
  4356. }
  4357. wlan_cfg_get_tcl_wbm_ring_num_for_index(soc->wlan_cfg_ctx,
  4358. index,
  4359. &tcl_ring_num,
  4360. &wbm_ring_num);
  4361. if (tcl_ring_num == -1) {
  4362. dp_err("incorrect tcl ring num for index %u", index);
  4363. goto fail1;
  4364. }
  4365. dp_info("index %u tcl %u wbm %u", index, tcl_ring_num, wbm_ring_num);
  4366. if (dp_srng_init(soc, &soc->tcl_data_ring[index], TCL_DATA,
  4367. tcl_ring_num, 0)) {
  4368. dp_err("dp_srng_init failed for tcl_data_ring");
  4369. goto fail1;
  4370. }
  4371. wlan_minidump_log(soc->tcl_data_ring[index].base_vaddr_unaligned,
  4372. soc->tcl_data_ring[index].alloc_size,
  4373. soc->ctrl_psoc,
  4374. WLAN_MD_DP_SRNG_TCL_DATA,
  4375. "tcl_data_ring");
  4376. if (wbm_ring_num == INVALID_WBM_RING_NUM)
  4377. goto set_rbm;
  4378. if (dp_srng_init(soc, &soc->tx_comp_ring[index], WBM2SW_RELEASE,
  4379. wbm_ring_num, 0)) {
  4380. dp_err("dp_srng_init failed for tx_comp_ring");
  4381. goto fail1;
  4382. }
  4383. wlan_minidump_log(soc->tx_comp_ring[index].base_vaddr_unaligned,
  4384. soc->tx_comp_ring[index].alloc_size,
  4385. soc->ctrl_psoc,
  4386. WLAN_MD_DP_SRNG_TX_COMP,
  4387. "tcl_comp_ring");
  4388. set_rbm:
  4389. bm_id = wlan_cfg_get_rbm_id_for_index(soc->wlan_cfg_ctx, tcl_ring_num);
  4390. soc->arch_ops.tx_implicit_rbm_set(soc, tcl_ring_num, bm_id);
  4391. return QDF_STATUS_SUCCESS;
  4392. fail1:
  4393. return QDF_STATUS_E_FAILURE;
  4394. }
  4395. static void dp_free_tx_ring_pair_by_index(struct dp_soc *soc, uint8_t index)
  4396. {
  4397. dp_debug("index %u", index);
  4398. dp_srng_free(soc, &soc->tcl_data_ring[index]);
  4399. dp_srng_free(soc, &soc->tx_comp_ring[index]);
  4400. }
  4401. /**
  4402. * dp_alloc_tx_ring_pair_by_index() - The function allocs tcl data/wbm2sw
  4403. * ring pair for the given "index"
  4404. * @soc: DP soc pointer
  4405. * @index: index of soc->tcl_data or soc->tx_comp to initialize
  4406. *
  4407. * Return: QDF_STATUS_SUCCESS on success, error code otherwise.
  4408. */
  4409. static QDF_STATUS dp_alloc_tx_ring_pair_by_index(struct dp_soc *soc,
  4410. uint8_t index)
  4411. {
  4412. int tx_ring_size;
  4413. int tx_comp_ring_size;
  4414. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx = soc->wlan_cfg_ctx;
  4415. int cached = 0;
  4416. if (index >= MAX_TCL_DATA_RINGS) {
  4417. dp_err("unexpected index!");
  4418. QDF_BUG(0);
  4419. goto fail1;
  4420. }
  4421. dp_debug("index %u", index);
  4422. tx_ring_size = wlan_cfg_tx_ring_size(soc_cfg_ctx);
  4423. dp_ipa_get_tx_ring_size(index, &tx_ring_size, soc_cfg_ctx);
  4424. if (dp_srng_alloc(soc, &soc->tcl_data_ring[index], TCL_DATA,
  4425. tx_ring_size, cached)) {
  4426. dp_err("dp_srng_alloc failed for tcl_data_ring");
  4427. goto fail1;
  4428. }
  4429. tx_comp_ring_size = wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  4430. dp_ipa_get_tx_comp_ring_size(index, &tx_comp_ring_size, soc_cfg_ctx);
  4431. /* Enable cached TCL desc if NSS offload is disabled */
  4432. if (!wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx))
  4433. cached = WLAN_CFG_DST_RING_CACHED_DESC;
  4434. if (wlan_cfg_get_wbm_ring_num_for_index(soc->wlan_cfg_ctx, index) ==
  4435. INVALID_WBM_RING_NUM)
  4436. return QDF_STATUS_SUCCESS;
  4437. if (dp_srng_alloc(soc, &soc->tx_comp_ring[index], WBM2SW_RELEASE,
  4438. tx_comp_ring_size, cached)) {
  4439. dp_err("dp_srng_alloc failed for tx_comp_ring");
  4440. goto fail1;
  4441. }
  4442. return QDF_STATUS_SUCCESS;
  4443. fail1:
  4444. return QDF_STATUS_E_FAILURE;
  4445. }
  4446. static QDF_STATUS dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  4447. {
  4448. struct cdp_lro_hash_config lro_hash;
  4449. QDF_STATUS status;
  4450. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  4451. !wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx) &&
  4452. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  4453. dp_err("LRO, GRO and RX hash disabled");
  4454. return QDF_STATUS_E_FAILURE;
  4455. }
  4456. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  4457. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) ||
  4458. wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx)) {
  4459. lro_hash.lro_enable = 1;
  4460. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  4461. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  4462. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  4463. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  4464. }
  4465. soc->arch_ops.get_rx_hash_key(soc, &lro_hash);
  4466. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  4467. if (!soc->cdp_soc.ol_ops->lro_hash_config) {
  4468. QDF_BUG(0);
  4469. dp_err("lro_hash_config not configured");
  4470. return QDF_STATUS_E_FAILURE;
  4471. }
  4472. status = soc->cdp_soc.ol_ops->lro_hash_config(soc->ctrl_psoc,
  4473. pdev->pdev_id,
  4474. &lro_hash);
  4475. if (!QDF_IS_STATUS_SUCCESS(status)) {
  4476. dp_err("failed to send lro_hash_config to FW %u", status);
  4477. return status;
  4478. }
  4479. dp_info("LRO CMD config: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  4480. lro_hash.lro_enable, lro_hash.tcp_flag,
  4481. lro_hash.tcp_flag_mask);
  4482. dp_info("toeplitz_hash_ipv4:");
  4483. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4484. lro_hash.toeplitz_hash_ipv4,
  4485. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  4486. LRO_IPV4_SEED_ARR_SZ));
  4487. dp_info("toeplitz_hash_ipv6:");
  4488. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4489. lro_hash.toeplitz_hash_ipv6,
  4490. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  4491. LRO_IPV6_SEED_ARR_SZ));
  4492. return status;
  4493. }
  4494. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  4495. /*
  4496. * dp_reap_timer_init() - initialize the reap timer
  4497. * @soc: data path SoC handle
  4498. *
  4499. * Return: void
  4500. */
  4501. static void dp_reap_timer_init(struct dp_soc *soc)
  4502. {
  4503. /*
  4504. * Timer to reap rxdma status rings.
  4505. * Needed until we enable ppdu end interrupts
  4506. */
  4507. dp_monitor_reap_timer_init(soc);
  4508. dp_monitor_vdev_timer_init(soc);
  4509. }
  4510. /*
  4511. * dp_reap_timer_deinit() - de-initialize the reap timer
  4512. * @soc: data path SoC handle
  4513. *
  4514. * Return: void
  4515. */
  4516. static void dp_reap_timer_deinit(struct dp_soc *soc)
  4517. {
  4518. dp_monitor_reap_timer_deinit(soc);
  4519. }
  4520. #else
  4521. /* WIN use case */
  4522. static void dp_reap_timer_init(struct dp_soc *soc)
  4523. {
  4524. /* Configure LMAC rings in Polled mode */
  4525. if (soc->lmac_polled_mode) {
  4526. /*
  4527. * Timer to reap lmac rings.
  4528. */
  4529. qdf_timer_init(soc->osdev, &soc->lmac_reap_timer,
  4530. dp_service_lmac_rings, (void *)soc,
  4531. QDF_TIMER_TYPE_WAKE_APPS);
  4532. soc->lmac_timer_init = 1;
  4533. qdf_timer_mod(&soc->lmac_reap_timer, DP_INTR_POLL_TIMER_MS);
  4534. }
  4535. }
  4536. static void dp_reap_timer_deinit(struct dp_soc *soc)
  4537. {
  4538. if (soc->lmac_timer_init) {
  4539. qdf_timer_stop(&soc->lmac_reap_timer);
  4540. qdf_timer_free(&soc->lmac_reap_timer);
  4541. soc->lmac_timer_init = 0;
  4542. }
  4543. }
  4544. #endif
  4545. #ifdef QCA_HOST2FW_RXBUF_RING
  4546. /*
  4547. * dp_rxdma_ring_alloc() - allocate the RXDMA rings
  4548. * @soc: data path SoC handle
  4549. * @pdev: Physical device handle
  4550. *
  4551. * Return: 0 - success, > 0 - failure
  4552. */
  4553. static int dp_rxdma_ring_alloc(struct dp_soc *soc, struct dp_pdev *pdev)
  4554. {
  4555. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  4556. int max_mac_rings;
  4557. int i;
  4558. int ring_size;
  4559. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  4560. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  4561. ring_size = wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx);
  4562. for (i = 0; i < max_mac_rings; i++) {
  4563. dp_verbose_debug("pdev_id %d mac_id %d", pdev->pdev_id, i);
  4564. if (dp_srng_alloc(soc, &pdev->rx_mac_buf_ring[i],
  4565. RXDMA_BUF, ring_size, 0)) {
  4566. dp_init_err("%pK: failed rx mac ring setup", soc);
  4567. return QDF_STATUS_E_FAILURE;
  4568. }
  4569. }
  4570. return QDF_STATUS_SUCCESS;
  4571. }
  4572. /*
  4573. * dp_rxdma_ring_setup() - configure the RXDMA rings
  4574. * @soc: data path SoC handle
  4575. * @pdev: Physical device handle
  4576. *
  4577. * Return: 0 - success, > 0 - failure
  4578. */
  4579. static int dp_rxdma_ring_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  4580. {
  4581. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  4582. int max_mac_rings;
  4583. int i;
  4584. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  4585. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  4586. for (i = 0; i < max_mac_rings; i++) {
  4587. dp_verbose_debug("pdev_id %d mac_id %d", pdev->pdev_id, i);
  4588. if (dp_srng_init(soc, &pdev->rx_mac_buf_ring[i],
  4589. RXDMA_BUF, 1, i)) {
  4590. dp_init_err("%pK: failed rx mac ring setup", soc);
  4591. return QDF_STATUS_E_FAILURE;
  4592. }
  4593. }
  4594. return QDF_STATUS_SUCCESS;
  4595. }
  4596. /*
  4597. * dp_rxdma_ring_cleanup() - Deinit the RXDMA rings and reap timer
  4598. * @soc: data path SoC handle
  4599. * @pdev: Physical device handle
  4600. *
  4601. * Return: void
  4602. */
  4603. static void dp_rxdma_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev)
  4604. {
  4605. int i;
  4606. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  4607. dp_srng_deinit(soc, &pdev->rx_mac_buf_ring[i], RXDMA_BUF, 1);
  4608. dp_reap_timer_deinit(soc);
  4609. }
  4610. /*
  4611. * dp_rxdma_ring_free() - Free the RXDMA rings
  4612. * @pdev: Physical device handle
  4613. *
  4614. * Return: void
  4615. */
  4616. static void dp_rxdma_ring_free(struct dp_pdev *pdev)
  4617. {
  4618. int i;
  4619. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  4620. dp_srng_free(pdev->soc, &pdev->rx_mac_buf_ring[i]);
  4621. }
  4622. #else
  4623. static int dp_rxdma_ring_alloc(struct dp_soc *soc, struct dp_pdev *pdev)
  4624. {
  4625. return QDF_STATUS_SUCCESS;
  4626. }
  4627. static int dp_rxdma_ring_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  4628. {
  4629. return QDF_STATUS_SUCCESS;
  4630. }
  4631. static void dp_rxdma_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev)
  4632. {
  4633. dp_reap_timer_deinit(soc);
  4634. }
  4635. static void dp_rxdma_ring_free(struct dp_pdev *pdev)
  4636. {
  4637. }
  4638. #endif
  4639. /**
  4640. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  4641. * @pdev - DP_PDEV handle
  4642. *
  4643. * Return: void
  4644. */
  4645. static inline void
  4646. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  4647. {
  4648. uint8_t map_id;
  4649. struct dp_soc *soc = pdev->soc;
  4650. if (!soc)
  4651. return;
  4652. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  4653. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  4654. default_dscp_tid_map,
  4655. sizeof(default_dscp_tid_map));
  4656. }
  4657. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  4658. hal_tx_set_dscp_tid_map(soc->hal_soc,
  4659. default_dscp_tid_map,
  4660. map_id);
  4661. }
  4662. }
  4663. /**
  4664. * dp_pcp_tid_map_setup(): Initialize the pcp-tid maps
  4665. * @pdev - DP_PDEV handle
  4666. *
  4667. * Return: void
  4668. */
  4669. static inline void
  4670. dp_pcp_tid_map_setup(struct dp_pdev *pdev)
  4671. {
  4672. struct dp_soc *soc = pdev->soc;
  4673. if (!soc)
  4674. return;
  4675. qdf_mem_copy(soc->pcp_tid_map, default_pcp_tid_map,
  4676. sizeof(default_pcp_tid_map));
  4677. hal_tx_set_pcp_tid_map_default(soc->hal_soc, default_pcp_tid_map);
  4678. }
  4679. #ifdef IPA_OFFLOAD
  4680. /**
  4681. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  4682. * @soc: data path instance
  4683. * @pdev: core txrx pdev context
  4684. *
  4685. * Return: QDF_STATUS_SUCCESS: success
  4686. * QDF_STATUS_E_RESOURCES: Error return
  4687. */
  4688. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4689. struct dp_pdev *pdev)
  4690. {
  4691. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  4692. int entries;
  4693. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4694. soc_cfg_ctx = soc->wlan_cfg_ctx;
  4695. entries =
  4696. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  4697. /* Setup second Rx refill buffer ring */
  4698. if (dp_srng_alloc(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  4699. entries, 0)) {
  4700. dp_init_err("%pK: dp_srng_alloc failed second"
  4701. "rx refill ring", soc);
  4702. return QDF_STATUS_E_FAILURE;
  4703. }
  4704. }
  4705. return QDF_STATUS_SUCCESS;
  4706. }
  4707. #ifdef IPA_WDI3_VLAN_SUPPORT
  4708. static int dp_setup_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4709. struct dp_pdev *pdev)
  4710. {
  4711. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  4712. int entries;
  4713. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx) &&
  4714. wlan_ipa_is_vlan_enabled()) {
  4715. soc_cfg_ctx = soc->wlan_cfg_ctx;
  4716. entries =
  4717. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  4718. /* Setup second Rx refill buffer ring */
  4719. if (dp_srng_alloc(soc, &pdev->rx_refill_buf_ring3, RXDMA_BUF,
  4720. entries, 0)) {
  4721. dp_init_err("%pK: alloc failed for 3rd rx refill ring",
  4722. soc);
  4723. return QDF_STATUS_E_FAILURE;
  4724. }
  4725. }
  4726. return QDF_STATUS_SUCCESS;
  4727. }
  4728. static int dp_init_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4729. struct dp_pdev *pdev)
  4730. {
  4731. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx) &&
  4732. wlan_ipa_is_vlan_enabled()) {
  4733. if (dp_srng_init(soc, &pdev->rx_refill_buf_ring3, RXDMA_BUF,
  4734. IPA_RX_ALT_REFILL_BUF_RING_IDX,
  4735. pdev->pdev_id)) {
  4736. dp_init_err("%pK: init failed for 3rd rx refill ring",
  4737. soc);
  4738. return QDF_STATUS_E_FAILURE;
  4739. }
  4740. }
  4741. return QDF_STATUS_SUCCESS;
  4742. }
  4743. static void dp_deinit_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4744. struct dp_pdev *pdev)
  4745. {
  4746. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx) &&
  4747. wlan_ipa_is_vlan_enabled())
  4748. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring3, RXDMA_BUF, 0);
  4749. }
  4750. static void dp_free_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4751. struct dp_pdev *pdev)
  4752. {
  4753. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx) &&
  4754. wlan_ipa_is_vlan_enabled())
  4755. dp_srng_free(soc, &pdev->rx_refill_buf_ring3);
  4756. }
  4757. #else
  4758. static int dp_setup_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4759. struct dp_pdev *pdev)
  4760. {
  4761. return QDF_STATUS_SUCCESS;
  4762. }
  4763. static int dp_init_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4764. struct dp_pdev *pdev)
  4765. {
  4766. return QDF_STATUS_SUCCESS;
  4767. }
  4768. static void dp_deinit_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4769. struct dp_pdev *pdev)
  4770. {
  4771. }
  4772. static void dp_free_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4773. struct dp_pdev *pdev)
  4774. {
  4775. }
  4776. #endif
  4777. /**
  4778. * dp_deinit_ipa_rx_refill_buf_ring - deinit second Rx refill buffer ring
  4779. * @soc: data path instance
  4780. * @pdev: core txrx pdev context
  4781. *
  4782. * Return: void
  4783. */
  4784. static void dp_deinit_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4785. struct dp_pdev *pdev)
  4786. {
  4787. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx))
  4788. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF, 0);
  4789. }
  4790. /**
  4791. * dp_init_ipa_rx_refill_buf_ring - Init second Rx refill buffer ring
  4792. * @soc: data path instance
  4793. * @pdev: core txrx pdev context
  4794. *
  4795. * Return: QDF_STATUS_SUCCESS: success
  4796. * QDF_STATUS_E_RESOURCES: Error return
  4797. */
  4798. static int dp_init_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4799. struct dp_pdev *pdev)
  4800. {
  4801. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4802. if (dp_srng_init(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  4803. IPA_RX_REFILL_BUF_RING_IDX, pdev->pdev_id)) {
  4804. dp_init_err("%pK: dp_srng_init failed second"
  4805. "rx refill ring", soc);
  4806. return QDF_STATUS_E_FAILURE;
  4807. }
  4808. }
  4809. if (dp_init_ipa_rx_alt_refill_buf_ring(soc, pdev)) {
  4810. dp_deinit_ipa_rx_refill_buf_ring(soc, pdev);
  4811. return QDF_STATUS_E_FAILURE;
  4812. }
  4813. return QDF_STATUS_SUCCESS;
  4814. }
  4815. /**
  4816. * dp_free_ipa_rx_refill_buf_ring - free second Rx refill buffer ring
  4817. * @soc: data path instance
  4818. * @pdev: core txrx pdev context
  4819. *
  4820. * Return: void
  4821. */
  4822. static void dp_free_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4823. struct dp_pdev *pdev)
  4824. {
  4825. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx))
  4826. dp_srng_free(soc, &pdev->rx_refill_buf_ring2);
  4827. }
  4828. #else
  4829. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4830. struct dp_pdev *pdev)
  4831. {
  4832. return QDF_STATUS_SUCCESS;
  4833. }
  4834. static int dp_init_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4835. struct dp_pdev *pdev)
  4836. {
  4837. return QDF_STATUS_SUCCESS;
  4838. }
  4839. static void dp_deinit_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4840. struct dp_pdev *pdev)
  4841. {
  4842. }
  4843. static void dp_free_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4844. struct dp_pdev *pdev)
  4845. {
  4846. }
  4847. static int dp_setup_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4848. struct dp_pdev *pdev)
  4849. {
  4850. return QDF_STATUS_SUCCESS;
  4851. }
  4852. static void dp_deinit_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4853. struct dp_pdev *pdev)
  4854. {
  4855. }
  4856. static void dp_free_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4857. struct dp_pdev *pdev)
  4858. {
  4859. }
  4860. #endif
  4861. #ifdef DP_TX_HW_DESC_HISTORY
  4862. /**
  4863. * dp_soc_tx_hw_desc_history_attach - Attach TX HW descriptor history
  4864. *
  4865. * @soc: DP soc handle
  4866. *
  4867. * Return: None
  4868. */
  4869. static void dp_soc_tx_hw_desc_history_attach(struct dp_soc *soc)
  4870. {
  4871. dp_soc_frag_history_attach(soc, &soc->tx_hw_desc_history,
  4872. DP_TX_HW_DESC_HIST_MAX_SLOTS,
  4873. DP_TX_HW_DESC_HIST_PER_SLOT_MAX,
  4874. sizeof(struct dp_tx_hw_desc_evt),
  4875. true, DP_TX_HW_DESC_HIST_TYPE);
  4876. }
  4877. static void dp_soc_tx_hw_desc_history_detach(struct dp_soc *soc)
  4878. {
  4879. dp_soc_frag_history_detach(soc, &soc->tx_hw_desc_history,
  4880. DP_TX_HW_DESC_HIST_MAX_SLOTS,
  4881. true, DP_TX_HW_DESC_HIST_TYPE);
  4882. }
  4883. #else /* DP_TX_HW_DESC_HISTORY */
  4884. static inline void
  4885. dp_soc_tx_hw_desc_history_attach(struct dp_soc *soc)
  4886. {
  4887. }
  4888. static inline void
  4889. dp_soc_tx_hw_desc_history_detach(struct dp_soc *soc)
  4890. {
  4891. }
  4892. #endif /* DP_TX_HW_DESC_HISTORY */
  4893. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  4894. #ifndef RX_DEFRAG_DO_NOT_REINJECT
  4895. /**
  4896. * dp_soc_rx_reinject_ring_history_attach - Attach the reo reinject ring
  4897. * history.
  4898. * @soc: DP soc handle
  4899. *
  4900. * Return: None
  4901. */
  4902. static void dp_soc_rx_reinject_ring_history_attach(struct dp_soc *soc)
  4903. {
  4904. soc->rx_reinject_ring_history =
  4905. dp_context_alloc_mem(soc, DP_RX_REINJECT_RING_HIST_TYPE,
  4906. sizeof(struct dp_rx_reinject_history));
  4907. if (soc->rx_reinject_ring_history)
  4908. qdf_atomic_init(&soc->rx_reinject_ring_history->index);
  4909. }
  4910. #else /* RX_DEFRAG_DO_NOT_REINJECT */
  4911. static inline void
  4912. dp_soc_rx_reinject_ring_history_attach(struct dp_soc *soc)
  4913. {
  4914. }
  4915. #endif /* RX_DEFRAG_DO_NOT_REINJECT */
  4916. /**
  4917. * dp_soc_rx_history_attach() - Attach the ring history record buffers
  4918. * @soc: DP soc structure
  4919. *
  4920. * This function allocates the memory for recording the rx ring, rx error
  4921. * ring and the reinject ring entries. There is no error returned in case
  4922. * of allocation failure since the record function checks if the history is
  4923. * initialized or not. We do not want to fail the driver load in case of
  4924. * failure to allocate memory for debug history.
  4925. *
  4926. * Returns: None
  4927. */
  4928. static void dp_soc_rx_history_attach(struct dp_soc *soc)
  4929. {
  4930. int i;
  4931. uint32_t rx_ring_hist_size;
  4932. uint32_t rx_refill_ring_hist_size;
  4933. rx_ring_hist_size = sizeof(*soc->rx_ring_history[0]);
  4934. rx_refill_ring_hist_size = sizeof(*soc->rx_refill_ring_history[0]);
  4935. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  4936. soc->rx_ring_history[i] = dp_context_alloc_mem(
  4937. soc, DP_RX_RING_HIST_TYPE, rx_ring_hist_size);
  4938. if (soc->rx_ring_history[i])
  4939. qdf_atomic_init(&soc->rx_ring_history[i]->index);
  4940. }
  4941. soc->rx_err_ring_history = dp_context_alloc_mem(
  4942. soc, DP_RX_ERR_RING_HIST_TYPE, rx_ring_hist_size);
  4943. if (soc->rx_err_ring_history)
  4944. qdf_atomic_init(&soc->rx_err_ring_history->index);
  4945. dp_soc_rx_reinject_ring_history_attach(soc);
  4946. for (i = 0; i < MAX_PDEV_CNT; i++) {
  4947. soc->rx_refill_ring_history[i] = dp_context_alloc_mem(
  4948. soc,
  4949. DP_RX_REFILL_RING_HIST_TYPE,
  4950. rx_refill_ring_hist_size);
  4951. if (soc->rx_refill_ring_history[i])
  4952. qdf_atomic_init(&soc->rx_refill_ring_history[i]->index);
  4953. }
  4954. }
  4955. static void dp_soc_rx_history_detach(struct dp_soc *soc)
  4956. {
  4957. int i;
  4958. for (i = 0; i < MAX_REO_DEST_RINGS; i++)
  4959. dp_context_free_mem(soc, DP_RX_RING_HIST_TYPE,
  4960. soc->rx_ring_history[i]);
  4961. dp_context_free_mem(soc, DP_RX_ERR_RING_HIST_TYPE,
  4962. soc->rx_err_ring_history);
  4963. /*
  4964. * No need for a featurized detach since qdf_mem_free takes
  4965. * care of NULL pointer.
  4966. */
  4967. dp_context_free_mem(soc, DP_RX_REINJECT_RING_HIST_TYPE,
  4968. soc->rx_reinject_ring_history);
  4969. for (i = 0; i < MAX_PDEV_CNT; i++)
  4970. dp_context_free_mem(soc, DP_RX_REFILL_RING_HIST_TYPE,
  4971. soc->rx_refill_ring_history[i]);
  4972. }
  4973. #else
  4974. static inline void dp_soc_rx_history_attach(struct dp_soc *soc)
  4975. {
  4976. }
  4977. static inline void dp_soc_rx_history_detach(struct dp_soc *soc)
  4978. {
  4979. }
  4980. #endif
  4981. #ifdef WLAN_FEATURE_DP_MON_STATUS_RING_HISTORY
  4982. /**
  4983. * dp_soc_mon_status_ring_history_attach() - Attach the monitor status
  4984. * buffer record history.
  4985. * @soc: DP soc handle
  4986. *
  4987. * This function allocates memory to track the event for a monitor
  4988. * status buffer, before its parsed and freed.
  4989. *
  4990. * Return: None
  4991. */
  4992. static void dp_soc_mon_status_ring_history_attach(struct dp_soc *soc)
  4993. {
  4994. soc->mon_status_ring_history = dp_context_alloc_mem(soc,
  4995. DP_MON_STATUS_BUF_HIST_TYPE,
  4996. sizeof(struct dp_mon_status_ring_history));
  4997. if (!soc->mon_status_ring_history) {
  4998. dp_err("Failed to alloc memory for mon status ring history");
  4999. return;
  5000. }
  5001. }
  5002. /**
  5003. * dp_soc_mon_status_ring_history_detach() - Detach the monitor status buffer
  5004. * record history.
  5005. * @soc: DP soc handle
  5006. *
  5007. * Return: None
  5008. */
  5009. static void dp_soc_mon_status_ring_history_detach(struct dp_soc *soc)
  5010. {
  5011. dp_context_free_mem(soc, DP_MON_STATUS_BUF_HIST_TYPE,
  5012. soc->mon_status_ring_history);
  5013. }
  5014. #else
  5015. static void dp_soc_mon_status_ring_history_attach(struct dp_soc *soc)
  5016. {
  5017. }
  5018. static void dp_soc_mon_status_ring_history_detach(struct dp_soc *soc)
  5019. {
  5020. }
  5021. #endif
  5022. #ifdef WLAN_FEATURE_DP_TX_DESC_HISTORY
  5023. /**
  5024. * dp_soc_tx_history_attach() - Attach the ring history record buffers
  5025. * @soc: DP soc structure
  5026. *
  5027. * This function allocates the memory for recording the tx tcl ring and
  5028. * the tx comp ring entries. There is no error returned in case
  5029. * of allocation failure since the record function checks if the history is
  5030. * initialized or not. We do not want to fail the driver load in case of
  5031. * failure to allocate memory for debug history.
  5032. *
  5033. * Returns: None
  5034. */
  5035. static void dp_soc_tx_history_attach(struct dp_soc *soc)
  5036. {
  5037. dp_soc_frag_history_attach(soc, &soc->tx_tcl_history,
  5038. DP_TX_TCL_HIST_MAX_SLOTS,
  5039. DP_TX_TCL_HIST_PER_SLOT_MAX,
  5040. sizeof(struct dp_tx_desc_event),
  5041. true, DP_TX_TCL_HIST_TYPE);
  5042. dp_soc_frag_history_attach(soc, &soc->tx_comp_history,
  5043. DP_TX_COMP_HIST_MAX_SLOTS,
  5044. DP_TX_COMP_HIST_PER_SLOT_MAX,
  5045. sizeof(struct dp_tx_desc_event),
  5046. true, DP_TX_COMP_HIST_TYPE);
  5047. }
  5048. /**
  5049. * dp_soc_tx_history_detach() - Detach the ring history record buffers
  5050. * @soc: DP soc structure
  5051. *
  5052. * This function frees the memory for recording the tx tcl ring and
  5053. * the tx comp ring entries.
  5054. *
  5055. * Returns: None
  5056. */
  5057. static void dp_soc_tx_history_detach(struct dp_soc *soc)
  5058. {
  5059. dp_soc_frag_history_detach(soc, &soc->tx_tcl_history,
  5060. DP_TX_TCL_HIST_MAX_SLOTS,
  5061. true, DP_TX_TCL_HIST_TYPE);
  5062. dp_soc_frag_history_detach(soc, &soc->tx_comp_history,
  5063. DP_TX_COMP_HIST_MAX_SLOTS,
  5064. true, DP_TX_COMP_HIST_TYPE);
  5065. }
  5066. #else
  5067. static inline void dp_soc_tx_history_attach(struct dp_soc *soc)
  5068. {
  5069. }
  5070. static inline void dp_soc_tx_history_detach(struct dp_soc *soc)
  5071. {
  5072. }
  5073. #endif /* WLAN_FEATURE_DP_TX_DESC_HISTORY */
  5074. /*
  5075. * dp_pdev_attach_wifi3() - attach txrx pdev
  5076. * @txrx_soc: Datapath SOC handle
  5077. * @params: Params for PDEV attach
  5078. *
  5079. * Return: QDF_STATUS
  5080. */
  5081. static inline
  5082. QDF_STATUS dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  5083. struct cdp_pdev_attach_params *params)
  5084. {
  5085. qdf_size_t pdev_context_size;
  5086. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  5087. struct dp_pdev *pdev = NULL;
  5088. uint8_t pdev_id = params->pdev_id;
  5089. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  5090. int nss_cfg;
  5091. pdev_context_size =
  5092. soc->arch_ops.txrx_get_context_size(DP_CONTEXT_TYPE_PDEV);
  5093. if (pdev_context_size)
  5094. pdev = dp_context_alloc_mem(soc, DP_PDEV_TYPE, pdev_context_size);
  5095. if (!pdev) {
  5096. dp_init_err("%pK: DP PDEV memory allocation failed",
  5097. soc);
  5098. goto fail0;
  5099. }
  5100. wlan_minidump_log(pdev, sizeof(*pdev), soc->ctrl_psoc,
  5101. WLAN_MD_DP_PDEV, "dp_pdev");
  5102. soc_cfg_ctx = soc->wlan_cfg_ctx;
  5103. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  5104. if (!pdev->wlan_cfg_ctx) {
  5105. dp_init_err("%pK: pdev cfg_attach failed", soc);
  5106. goto fail1;
  5107. }
  5108. /*
  5109. * set nss pdev config based on soc config
  5110. */
  5111. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  5112. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  5113. (nss_cfg & (1 << pdev_id)));
  5114. pdev->soc = soc;
  5115. pdev->pdev_id = pdev_id;
  5116. soc->pdev_list[pdev_id] = pdev;
  5117. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  5118. soc->pdev_count++;
  5119. /* Allocate memory for pdev srng rings */
  5120. if (dp_pdev_srng_alloc(pdev)) {
  5121. dp_init_err("%pK: dp_pdev_srng_alloc failed", soc);
  5122. goto fail2;
  5123. }
  5124. /* Setup second Rx refill buffer ring */
  5125. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev)) {
  5126. dp_init_err("%pK: dp_srng_alloc failed rxrefill2 ring",
  5127. soc);
  5128. goto fail3;
  5129. }
  5130. /* Allocate memory for pdev rxdma rings */
  5131. if (dp_rxdma_ring_alloc(soc, pdev)) {
  5132. dp_init_err("%pK: dp_rxdma_ring_alloc failed", soc);
  5133. goto fail4;
  5134. }
  5135. /* Rx specific init */
  5136. if (dp_rx_pdev_desc_pool_alloc(pdev)) {
  5137. dp_init_err("%pK: dp_rx_pdev_attach failed", soc);
  5138. goto fail4;
  5139. }
  5140. if (dp_monitor_pdev_attach(pdev)) {
  5141. dp_init_err("%pK: dp_monitor_pdev_attach failed", soc);
  5142. goto fail5;
  5143. }
  5144. soc->arch_ops.txrx_pdev_attach(pdev, params);
  5145. /* Setup third Rx refill buffer ring */
  5146. if (dp_setup_ipa_rx_alt_refill_buf_ring(soc, pdev)) {
  5147. dp_init_err("%pK: dp_srng_alloc failed rxrefill3 ring",
  5148. soc);
  5149. goto fail6;
  5150. }
  5151. return QDF_STATUS_SUCCESS;
  5152. fail6:
  5153. dp_monitor_pdev_detach(pdev);
  5154. fail5:
  5155. dp_rx_pdev_desc_pool_free(pdev);
  5156. fail4:
  5157. dp_rxdma_ring_free(pdev);
  5158. dp_free_ipa_rx_refill_buf_ring(soc, pdev);
  5159. fail3:
  5160. dp_pdev_srng_free(pdev);
  5161. fail2:
  5162. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  5163. fail1:
  5164. soc->pdev_list[pdev_id] = NULL;
  5165. qdf_mem_free(pdev);
  5166. fail0:
  5167. return QDF_STATUS_E_FAILURE;
  5168. }
  5169. /**
  5170. * dp_pdev_flush_pending_vdevs() - Flush all delete pending vdevs in pdev
  5171. * @pdev: Datapath PDEV handle
  5172. *
  5173. * This is the last chance to flush all pending dp vdevs/peers,
  5174. * some peer/vdev leak case like Non-SSR + peer unmap missing
  5175. * will be covered here.
  5176. *
  5177. * Return: None
  5178. */
  5179. static void dp_pdev_flush_pending_vdevs(struct dp_pdev *pdev)
  5180. {
  5181. struct dp_soc *soc = pdev->soc;
  5182. struct dp_vdev *vdev_arr[MAX_VDEV_CNT] = {0};
  5183. uint32_t i = 0;
  5184. uint32_t num_vdevs = 0;
  5185. struct dp_vdev *vdev = NULL;
  5186. if (TAILQ_EMPTY(&soc->inactive_vdev_list))
  5187. return;
  5188. qdf_spin_lock_bh(&soc->inactive_vdev_list_lock);
  5189. TAILQ_FOREACH(vdev, &soc->inactive_vdev_list,
  5190. inactive_list_elem) {
  5191. if (vdev->pdev != pdev)
  5192. continue;
  5193. vdev_arr[num_vdevs] = vdev;
  5194. num_vdevs++;
  5195. /* take reference to free */
  5196. dp_vdev_get_ref(soc, vdev, DP_MOD_ID_CDP);
  5197. }
  5198. qdf_spin_unlock_bh(&soc->inactive_vdev_list_lock);
  5199. for (i = 0; i < num_vdevs; i++) {
  5200. dp_vdev_flush_peers((struct cdp_vdev *)vdev_arr[i], 0, 0);
  5201. dp_vdev_unref_delete(soc, vdev_arr[i], DP_MOD_ID_CDP);
  5202. }
  5203. }
  5204. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  5205. /**
  5206. * dp_vdev_stats_hw_offload_target_config() - Send HTT command to FW
  5207. * for enable/disable of HW vdev stats
  5208. * @soc: Datapath soc handle
  5209. * @pdev_id: INVALID_PDEV_ID for all pdevs or 0,1,2 for individual pdev
  5210. * @enable: flag to represent enable/disable of hw vdev stats
  5211. *
  5212. * Return: none
  5213. */
  5214. static void dp_vdev_stats_hw_offload_target_config(struct dp_soc *soc,
  5215. uint8_t pdev_id,
  5216. bool enable)
  5217. {
  5218. /* Check SOC level config for HW offload vdev stats support */
  5219. if (!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) {
  5220. dp_debug("%pK: HW vdev offload stats is disabled", soc);
  5221. return;
  5222. }
  5223. /* Send HTT command to FW for enable of stats */
  5224. dp_h2t_hw_vdev_stats_config_send(soc, pdev_id, enable, false, 0);
  5225. }
  5226. /**
  5227. * dp_vdev_stats_hw_offload_target_clear() - Clear HW vdev stats on target
  5228. * @soc: Datapath soc handle
  5229. * @pdev_id: pdev_id (0,1,2)
  5230. * @bitmask: bitmask with vdev_id(s) for which stats are to be cleared on HW
  5231. *
  5232. * Return: none
  5233. */
  5234. static
  5235. void dp_vdev_stats_hw_offload_target_clear(struct dp_soc *soc, uint8_t pdev_id,
  5236. uint64_t vdev_id_bitmask)
  5237. {
  5238. /* Check SOC level config for HW offload vdev stats support */
  5239. if (!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) {
  5240. dp_debug("%pK: HW vdev offload stats is disabled", soc);
  5241. return;
  5242. }
  5243. /* Send HTT command to FW for reset of stats */
  5244. dp_h2t_hw_vdev_stats_config_send(soc, pdev_id, true, true,
  5245. vdev_id_bitmask);
  5246. }
  5247. #else
  5248. static void
  5249. dp_vdev_stats_hw_offload_target_config(struct dp_soc *soc, uint8_t pdev_id,
  5250. bool enable)
  5251. {
  5252. }
  5253. static
  5254. void dp_vdev_stats_hw_offload_target_clear(struct dp_soc *soc, uint8_t pdev_id,
  5255. uint64_t vdev_id_bitmask)
  5256. {
  5257. }
  5258. #endif /*QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT */
  5259. /**
  5260. * dp_pdev_deinit() - Deinit txrx pdev
  5261. * @txrx_pdev: Datapath PDEV handle
  5262. * @force: Force deinit
  5263. *
  5264. * Return: None
  5265. */
  5266. static void dp_pdev_deinit(struct cdp_pdev *txrx_pdev, int force)
  5267. {
  5268. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  5269. qdf_nbuf_t curr_nbuf, next_nbuf;
  5270. if (pdev->pdev_deinit)
  5271. return;
  5272. dp_tx_me_exit(pdev);
  5273. dp_rx_fst_detach(pdev->soc, pdev);
  5274. dp_rx_pdev_buffers_free(pdev);
  5275. dp_rx_pdev_desc_pool_deinit(pdev);
  5276. dp_pdev_bkp_stats_detach(pdev);
  5277. qdf_event_destroy(&pdev->fw_peer_stats_event);
  5278. qdf_event_destroy(&pdev->fw_stats_event);
  5279. qdf_event_destroy(&pdev->fw_obss_stats_event);
  5280. if (pdev->sojourn_buf)
  5281. qdf_nbuf_free(pdev->sojourn_buf);
  5282. dp_pdev_flush_pending_vdevs(pdev);
  5283. dp_tx_desc_flush(pdev, NULL, true);
  5284. qdf_spinlock_destroy(&pdev->tx_mutex);
  5285. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  5286. dp_monitor_pdev_deinit(pdev);
  5287. dp_pdev_srng_deinit(pdev);
  5288. dp_ipa_uc_detach(pdev->soc, pdev);
  5289. dp_deinit_ipa_rx_alt_refill_buf_ring(pdev->soc, pdev);
  5290. dp_deinit_ipa_rx_refill_buf_ring(pdev->soc, pdev);
  5291. dp_rxdma_ring_cleanup(pdev->soc, pdev);
  5292. curr_nbuf = pdev->invalid_peer_head_msdu;
  5293. while (curr_nbuf) {
  5294. next_nbuf = qdf_nbuf_next(curr_nbuf);
  5295. dp_rx_nbuf_free(curr_nbuf);
  5296. curr_nbuf = next_nbuf;
  5297. }
  5298. pdev->invalid_peer_head_msdu = NULL;
  5299. pdev->invalid_peer_tail_msdu = NULL;
  5300. dp_wdi_event_detach(pdev);
  5301. pdev->pdev_deinit = 1;
  5302. }
  5303. /**
  5304. * dp_pdev_deinit_wifi3() - Deinit txrx pdev
  5305. * @psoc: Datapath psoc handle
  5306. * @pdev_id: Id of datapath PDEV handle
  5307. * @force: Force deinit
  5308. *
  5309. * Return: QDF_STATUS
  5310. */
  5311. static QDF_STATUS
  5312. dp_pdev_deinit_wifi3(struct cdp_soc_t *psoc, uint8_t pdev_id,
  5313. int force)
  5314. {
  5315. struct dp_pdev *txrx_pdev;
  5316. txrx_pdev = dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)psoc,
  5317. pdev_id);
  5318. if (!txrx_pdev)
  5319. return QDF_STATUS_E_FAILURE;
  5320. dp_pdev_deinit((struct cdp_pdev *)txrx_pdev, force);
  5321. return QDF_STATUS_SUCCESS;
  5322. }
  5323. /*
  5324. * dp_pdev_post_attach() - Do post pdev attach after dev_alloc_name
  5325. * @txrx_pdev: Datapath PDEV handle
  5326. *
  5327. * Return: None
  5328. */
  5329. static void dp_pdev_post_attach(struct cdp_pdev *txrx_pdev)
  5330. {
  5331. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  5332. dp_monitor_tx_capture_debugfs_init(pdev);
  5333. if (dp_pdev_htt_stats_dbgfs_init(pdev)) {
  5334. dp_init_err("%pK: Failed to initialize pdev HTT stats debugfs", pdev->soc);
  5335. }
  5336. }
  5337. /*
  5338. * dp_pdev_post_attach_wifi3() - attach txrx pdev post
  5339. * @psoc: Datapath soc handle
  5340. * @pdev_id: pdev id of pdev
  5341. *
  5342. * Return: QDF_STATUS
  5343. */
  5344. static int dp_pdev_post_attach_wifi3(struct cdp_soc_t *soc,
  5345. uint8_t pdev_id)
  5346. {
  5347. struct dp_pdev *pdev;
  5348. pdev = dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  5349. pdev_id);
  5350. if (!pdev) {
  5351. dp_init_err("%pK: DP PDEV is Null for pdev id %d",
  5352. (struct dp_soc *)soc, pdev_id);
  5353. return QDF_STATUS_E_FAILURE;
  5354. }
  5355. dp_pdev_post_attach((struct cdp_pdev *)pdev);
  5356. return QDF_STATUS_SUCCESS;
  5357. }
  5358. /*
  5359. * dp_pdev_detach() - Complete rest of pdev detach
  5360. * @txrx_pdev: Datapath PDEV handle
  5361. * @force: Force deinit
  5362. *
  5363. * Return: None
  5364. */
  5365. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force)
  5366. {
  5367. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  5368. struct dp_soc *soc = pdev->soc;
  5369. dp_pdev_htt_stats_dbgfs_deinit(pdev);
  5370. dp_rx_pdev_desc_pool_free(pdev);
  5371. dp_monitor_pdev_detach(pdev);
  5372. dp_rxdma_ring_free(pdev);
  5373. dp_free_ipa_rx_refill_buf_ring(soc, pdev);
  5374. dp_free_ipa_rx_alt_refill_buf_ring(soc, pdev);
  5375. dp_pdev_srng_free(pdev);
  5376. soc->pdev_count--;
  5377. soc->pdev_list[pdev->pdev_id] = NULL;
  5378. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  5379. wlan_minidump_remove(pdev, sizeof(*pdev), soc->ctrl_psoc,
  5380. WLAN_MD_DP_PDEV, "dp_pdev");
  5381. dp_context_free_mem(soc, DP_PDEV_TYPE, pdev);
  5382. }
  5383. /*
  5384. * dp_pdev_detach_wifi3() - detach txrx pdev
  5385. * @psoc: Datapath soc handle
  5386. * @pdev_id: pdev id of pdev
  5387. * @force: Force detach
  5388. *
  5389. * Return: QDF_STATUS
  5390. */
  5391. static QDF_STATUS dp_pdev_detach_wifi3(struct cdp_soc_t *psoc, uint8_t pdev_id,
  5392. int force)
  5393. {
  5394. struct dp_pdev *pdev;
  5395. struct dp_soc *soc = (struct dp_soc *)psoc;
  5396. pdev = dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)psoc,
  5397. pdev_id);
  5398. if (!pdev) {
  5399. dp_init_err("%pK: DP PDEV is Null for pdev id %d",
  5400. (struct dp_soc *)psoc, pdev_id);
  5401. return QDF_STATUS_E_FAILURE;
  5402. }
  5403. soc->arch_ops.txrx_pdev_detach(pdev);
  5404. dp_pdev_detach((struct cdp_pdev *)pdev, force);
  5405. return QDF_STATUS_SUCCESS;
  5406. }
  5407. /*
  5408. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  5409. * @soc: DP SOC handle
  5410. */
  5411. #ifndef DP_UMAC_HW_RESET_SUPPORT
  5412. static inline
  5413. #endif
  5414. void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  5415. {
  5416. struct reo_desc_list_node *desc;
  5417. struct dp_rx_tid *rx_tid;
  5418. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  5419. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  5420. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  5421. rx_tid = &desc->rx_tid;
  5422. qdf_mem_unmap_nbytes_single(soc->osdev,
  5423. rx_tid->hw_qdesc_paddr,
  5424. QDF_DMA_BIDIRECTIONAL,
  5425. rx_tid->hw_qdesc_alloc_size);
  5426. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  5427. qdf_mem_free(desc);
  5428. }
  5429. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  5430. qdf_list_destroy(&soc->reo_desc_freelist);
  5431. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  5432. }
  5433. #ifdef WLAN_DP_FEATURE_DEFERRED_REO_QDESC_DESTROY
  5434. /*
  5435. * dp_reo_desc_deferred_freelist_create() - Initialize the resources used
  5436. * for deferred reo desc list
  5437. * @psoc: Datapath soc handle
  5438. *
  5439. * Return: void
  5440. */
  5441. static void dp_reo_desc_deferred_freelist_create(struct dp_soc *soc)
  5442. {
  5443. qdf_spinlock_create(&soc->reo_desc_deferred_freelist_lock);
  5444. qdf_list_create(&soc->reo_desc_deferred_freelist,
  5445. REO_DESC_DEFERRED_FREELIST_SIZE);
  5446. soc->reo_desc_deferred_freelist_init = true;
  5447. }
  5448. /*
  5449. * dp_reo_desc_deferred_freelist_destroy() - loop the deferred free list &
  5450. * free the leftover REO QDESCs
  5451. * @psoc: Datapath soc handle
  5452. *
  5453. * Return: void
  5454. */
  5455. static void dp_reo_desc_deferred_freelist_destroy(struct dp_soc *soc)
  5456. {
  5457. struct reo_desc_deferred_freelist_node *desc;
  5458. qdf_spin_lock_bh(&soc->reo_desc_deferred_freelist_lock);
  5459. soc->reo_desc_deferred_freelist_init = false;
  5460. while (qdf_list_remove_front(&soc->reo_desc_deferred_freelist,
  5461. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  5462. qdf_mem_unmap_nbytes_single(soc->osdev,
  5463. desc->hw_qdesc_paddr,
  5464. QDF_DMA_BIDIRECTIONAL,
  5465. desc->hw_qdesc_alloc_size);
  5466. qdf_mem_free(desc->hw_qdesc_vaddr_unaligned);
  5467. qdf_mem_free(desc);
  5468. }
  5469. qdf_spin_unlock_bh(&soc->reo_desc_deferred_freelist_lock);
  5470. qdf_list_destroy(&soc->reo_desc_deferred_freelist);
  5471. qdf_spinlock_destroy(&soc->reo_desc_deferred_freelist_lock);
  5472. }
  5473. #else
  5474. static inline void dp_reo_desc_deferred_freelist_create(struct dp_soc *soc)
  5475. {
  5476. }
  5477. static inline void dp_reo_desc_deferred_freelist_destroy(struct dp_soc *soc)
  5478. {
  5479. }
  5480. #endif /* !WLAN_DP_FEATURE_DEFERRED_REO_QDESC_DESTROY */
  5481. /*
  5482. * dp_soc_reset_txrx_ring_map() - reset tx ring map
  5483. * @soc: DP SOC handle
  5484. *
  5485. */
  5486. static void dp_soc_reset_txrx_ring_map(struct dp_soc *soc)
  5487. {
  5488. uint32_t i;
  5489. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++)
  5490. soc->tx_ring_map[i] = 0;
  5491. }
  5492. /*
  5493. * dp_soc_print_inactive_objects() - prints inactive peer and vdev list
  5494. * @soc: DP SOC handle
  5495. *
  5496. */
  5497. static void dp_soc_print_inactive_objects(struct dp_soc *soc)
  5498. {
  5499. struct dp_peer *peer = NULL;
  5500. struct dp_peer *tmp_peer = NULL;
  5501. struct dp_vdev *vdev = NULL;
  5502. struct dp_vdev *tmp_vdev = NULL;
  5503. int i = 0;
  5504. uint32_t count;
  5505. if (TAILQ_EMPTY(&soc->inactive_peer_list) &&
  5506. TAILQ_EMPTY(&soc->inactive_vdev_list))
  5507. return;
  5508. TAILQ_FOREACH_SAFE(peer, &soc->inactive_peer_list,
  5509. inactive_list_elem, tmp_peer) {
  5510. for (i = 0; i < DP_MOD_ID_MAX; i++) {
  5511. count = qdf_atomic_read(&peer->mod_refs[i]);
  5512. if (count)
  5513. DP_PRINT_STATS("peer %pK Module id %u ==> %u",
  5514. peer, i, count);
  5515. }
  5516. }
  5517. TAILQ_FOREACH_SAFE(vdev, &soc->inactive_vdev_list,
  5518. inactive_list_elem, tmp_vdev) {
  5519. for (i = 0; i < DP_MOD_ID_MAX; i++) {
  5520. count = qdf_atomic_read(&vdev->mod_refs[i]);
  5521. if (count)
  5522. DP_PRINT_STATS("vdev %pK Module id %u ==> %u",
  5523. vdev, i, count);
  5524. }
  5525. }
  5526. QDF_BUG(0);
  5527. }
  5528. /**
  5529. * dp_soc_deinit() - Deinitialize txrx SOC
  5530. * @txrx_soc: Opaque DP SOC handle
  5531. *
  5532. * Return: None
  5533. */
  5534. static void dp_soc_deinit(void *txrx_soc)
  5535. {
  5536. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  5537. struct htt_soc *htt_soc = soc->htt_handle;
  5538. qdf_atomic_set(&soc->cmn_init_done, 0);
  5539. if (soc->arch_ops.txrx_soc_ppeds_stop)
  5540. soc->arch_ops.txrx_soc_ppeds_stop(soc);
  5541. soc->arch_ops.txrx_soc_deinit(soc);
  5542. dp_monitor_soc_deinit(soc);
  5543. /* free peer tables & AST tables allocated during peer_map_attach */
  5544. if (soc->peer_map_attach_success) {
  5545. dp_peer_find_detach(soc);
  5546. soc->arch_ops.txrx_peer_map_detach(soc);
  5547. soc->peer_map_attach_success = FALSE;
  5548. }
  5549. qdf_flush_work(&soc->htt_stats.work);
  5550. qdf_disable_work(&soc->htt_stats.work);
  5551. qdf_spinlock_destroy(&soc->htt_stats.lock);
  5552. dp_soc_reset_txrx_ring_map(soc);
  5553. dp_reo_desc_freelist_destroy(soc);
  5554. dp_reo_desc_deferred_freelist_destroy(soc);
  5555. DEINIT_RX_HW_STATS_LOCK(soc);
  5556. qdf_spinlock_destroy(&soc->ast_lock);
  5557. dp_peer_mec_spinlock_destroy(soc);
  5558. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  5559. qdf_nbuf_queue_free(&soc->invalid_buf_queue);
  5560. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  5561. qdf_spinlock_destroy(&soc->vdev_map_lock);
  5562. dp_reo_cmdlist_destroy(soc);
  5563. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  5564. dp_soc_tx_desc_sw_pools_deinit(soc);
  5565. dp_soc_srng_deinit(soc);
  5566. dp_hw_link_desc_ring_deinit(soc);
  5567. dp_soc_print_inactive_objects(soc);
  5568. qdf_spinlock_destroy(&soc->inactive_peer_list_lock);
  5569. qdf_spinlock_destroy(&soc->inactive_vdev_list_lock);
  5570. htt_soc_htc_dealloc(soc->htt_handle);
  5571. htt_soc_detach(htt_soc);
  5572. /* Free wbm sg list and reset flags in down path */
  5573. dp_rx_wbm_sg_list_deinit(soc);
  5574. wlan_minidump_remove(soc, sizeof(*soc), soc->ctrl_psoc,
  5575. WLAN_MD_DP_SOC, "dp_soc");
  5576. }
  5577. /**
  5578. * dp_soc_deinit_wifi3() - Deinitialize txrx SOC
  5579. * @txrx_soc: Opaque DP SOC handle
  5580. *
  5581. * Return: None
  5582. */
  5583. static void dp_soc_deinit_wifi3(struct cdp_soc_t *txrx_soc)
  5584. {
  5585. dp_soc_deinit(txrx_soc);
  5586. }
  5587. /*
  5588. * dp_soc_detach() - Detach rest of txrx SOC
  5589. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  5590. *
  5591. * Return: None
  5592. */
  5593. static void dp_soc_detach(struct cdp_soc_t *txrx_soc)
  5594. {
  5595. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  5596. soc->arch_ops.txrx_soc_detach(soc);
  5597. dp_runtime_deinit();
  5598. dp_sysfs_deinitialize_stats(soc);
  5599. dp_soc_swlm_detach(soc);
  5600. dp_soc_tx_desc_sw_pools_free(soc);
  5601. dp_soc_srng_free(soc);
  5602. dp_hw_link_desc_ring_free(soc);
  5603. dp_hw_link_desc_pool_banks_free(soc, WLAN_INVALID_PDEV_ID);
  5604. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  5605. dp_soc_tx_hw_desc_history_detach(soc);
  5606. dp_soc_tx_history_detach(soc);
  5607. dp_soc_mon_status_ring_history_detach(soc);
  5608. dp_soc_rx_history_detach(soc);
  5609. if (!dp_monitor_modularized_enable()) {
  5610. dp_mon_soc_detach_wrapper(soc);
  5611. }
  5612. qdf_mem_free(soc->cdp_soc.ops);
  5613. qdf_mem_free(soc);
  5614. }
  5615. /*
  5616. * dp_soc_detach_wifi3() - Detach txrx SOC
  5617. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  5618. *
  5619. * Return: None
  5620. */
  5621. static void dp_soc_detach_wifi3(struct cdp_soc_t *txrx_soc)
  5622. {
  5623. dp_soc_detach(txrx_soc);
  5624. }
  5625. /*
  5626. * dp_rxdma_ring_config() - configure the RX DMA rings
  5627. *
  5628. * This function is used to configure the MAC rings.
  5629. * On MCL host provides buffers in Host2FW ring
  5630. * FW refills (copies) buffers to the ring and updates
  5631. * ring_idx in register
  5632. *
  5633. * @soc: data path SoC handle
  5634. *
  5635. * Return: zero on success, non-zero on failure
  5636. */
  5637. #ifdef QCA_HOST2FW_RXBUF_RING
  5638. static inline void
  5639. dp_htt_setup_rxdma_err_dst_ring(struct dp_soc *soc, int mac_id,
  5640. int lmac_id)
  5641. {
  5642. if (soc->rxdma_err_dst_ring[lmac_id].hal_srng)
  5643. htt_srng_setup(soc->htt_handle, mac_id,
  5644. soc->rxdma_err_dst_ring[lmac_id].hal_srng,
  5645. RXDMA_DST);
  5646. }
  5647. #ifdef IPA_WDI3_VLAN_SUPPORT
  5648. static inline
  5649. void dp_rxdma_setup_refill_ring3(struct dp_soc *soc,
  5650. struct dp_pdev *pdev,
  5651. uint8_t idx)
  5652. {
  5653. if (pdev->rx_refill_buf_ring3.hal_srng)
  5654. htt_srng_setup(soc->htt_handle, idx,
  5655. pdev->rx_refill_buf_ring3.hal_srng,
  5656. RXDMA_BUF);
  5657. }
  5658. #else
  5659. static inline
  5660. void dp_rxdma_setup_refill_ring3(struct dp_soc *soc,
  5661. struct dp_pdev *pdev,
  5662. uint8_t idx)
  5663. { }
  5664. #endif
  5665. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  5666. {
  5667. int i;
  5668. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5669. for (i = 0; i < MAX_PDEV_CNT; i++) {
  5670. struct dp_pdev *pdev = soc->pdev_list[i];
  5671. if (pdev) {
  5672. int mac_id;
  5673. int max_mac_rings =
  5674. wlan_cfg_get_num_mac_rings
  5675. (pdev->wlan_cfg_ctx);
  5676. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, 0, i);
  5677. htt_srng_setup(soc->htt_handle, i,
  5678. soc->rx_refill_buf_ring[lmac_id]
  5679. .hal_srng,
  5680. RXDMA_BUF);
  5681. if (pdev->rx_refill_buf_ring2.hal_srng)
  5682. htt_srng_setup(soc->htt_handle, i,
  5683. pdev->rx_refill_buf_ring2
  5684. .hal_srng,
  5685. RXDMA_BUF);
  5686. dp_rxdma_setup_refill_ring3(soc, pdev, i);
  5687. dp_update_num_mac_rings_for_dbs(soc, &max_mac_rings);
  5688. dp_err("pdev_id %d max_mac_rings %d",
  5689. pdev->pdev_id, max_mac_rings);
  5690. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  5691. int mac_for_pdev =
  5692. dp_get_mac_id_for_pdev(mac_id,
  5693. pdev->pdev_id);
  5694. /*
  5695. * Obtain lmac id from pdev to access the LMAC
  5696. * ring in soc context
  5697. */
  5698. lmac_id =
  5699. dp_get_lmac_id_for_pdev_id(soc,
  5700. mac_id,
  5701. pdev->pdev_id);
  5702. QDF_TRACE(QDF_MODULE_ID_TXRX,
  5703. QDF_TRACE_LEVEL_ERROR,
  5704. FL("mac_id %d"), mac_for_pdev);
  5705. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  5706. pdev->rx_mac_buf_ring[mac_id]
  5707. .hal_srng,
  5708. RXDMA_BUF);
  5709. if (!soc->rxdma2sw_rings_not_supported)
  5710. dp_htt_setup_rxdma_err_dst_ring(soc,
  5711. mac_for_pdev, lmac_id);
  5712. /* Configure monitor mode rings */
  5713. status = dp_monitor_htt_srng_setup(soc, pdev,
  5714. lmac_id,
  5715. mac_for_pdev);
  5716. if (status != QDF_STATUS_SUCCESS) {
  5717. dp_err("Failed to send htt monitor messages to target");
  5718. return status;
  5719. }
  5720. }
  5721. }
  5722. }
  5723. dp_reap_timer_init(soc);
  5724. return status;
  5725. }
  5726. #else
  5727. /* This is only for WIN */
  5728. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  5729. {
  5730. int i;
  5731. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5732. int mac_for_pdev;
  5733. int lmac_id;
  5734. /* Configure monitor mode rings */
  5735. dp_monitor_soc_htt_srng_setup(soc);
  5736. for (i = 0; i < MAX_PDEV_CNT; i++) {
  5737. struct dp_pdev *pdev = soc->pdev_list[i];
  5738. if (!pdev)
  5739. continue;
  5740. mac_for_pdev = i;
  5741. lmac_id = dp_get_lmac_id_for_pdev_id(soc, 0, i);
  5742. if (soc->rx_refill_buf_ring[lmac_id].hal_srng)
  5743. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  5744. soc->rx_refill_buf_ring[lmac_id].
  5745. hal_srng, RXDMA_BUF);
  5746. /* Configure monitor mode rings */
  5747. dp_monitor_htt_srng_setup(soc, pdev,
  5748. lmac_id,
  5749. mac_for_pdev);
  5750. if (!soc->rxdma2sw_rings_not_supported)
  5751. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  5752. soc->rxdma_err_dst_ring[lmac_id].hal_srng,
  5753. RXDMA_DST);
  5754. }
  5755. dp_reap_timer_init(soc);
  5756. return status;
  5757. }
  5758. #endif
  5759. /*
  5760. * dp_rx_target_fst_config() - configure the RXOLE Flow Search Engine
  5761. *
  5762. * This function is used to configure the FSE HW block in RX OLE on a
  5763. * per pdev basis. Here, we will be programming parameters related to
  5764. * the Flow Search Table.
  5765. *
  5766. * @soc: data path SoC handle
  5767. *
  5768. * Return: zero on success, non-zero on failure
  5769. */
  5770. #ifdef WLAN_SUPPORT_RX_FLOW_TAG
  5771. static QDF_STATUS
  5772. dp_rx_target_fst_config(struct dp_soc *soc)
  5773. {
  5774. int i;
  5775. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5776. for (i = 0; i < MAX_PDEV_CNT; i++) {
  5777. struct dp_pdev *pdev = soc->pdev_list[i];
  5778. /* Flow search is not enabled if NSS offload is enabled */
  5779. if (pdev &&
  5780. !wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx)) {
  5781. status = dp_rx_flow_send_fst_fw_setup(pdev->soc, pdev);
  5782. if (status != QDF_STATUS_SUCCESS)
  5783. break;
  5784. }
  5785. }
  5786. return status;
  5787. }
  5788. #elif defined(WLAN_SUPPORT_RX_FISA)
  5789. /**
  5790. * dp_rx_target_fst_config() - Configure RX OLE FSE engine in HW
  5791. * @soc: SoC handle
  5792. *
  5793. * Return: Success
  5794. */
  5795. static inline QDF_STATUS dp_rx_target_fst_config(struct dp_soc *soc)
  5796. {
  5797. QDF_STATUS status;
  5798. struct dp_rx_fst *fst = soc->rx_fst;
  5799. /* Check if it is enabled in the INI */
  5800. if (!soc->fisa_enable) {
  5801. dp_err("RX FISA feature is disabled");
  5802. return QDF_STATUS_E_NOSUPPORT;
  5803. }
  5804. status = dp_rx_flow_send_fst_fw_setup(soc, soc->pdev_list[0]);
  5805. if (QDF_IS_STATUS_ERROR(status)) {
  5806. dp_err("dp_rx_flow_send_fst_fw_setup failed %d",
  5807. status);
  5808. return status;
  5809. }
  5810. if (soc->fst_cmem_base) {
  5811. soc->fst_in_cmem = true;
  5812. dp_rx_fst_update_cmem_params(soc, fst->max_entries,
  5813. soc->fst_cmem_base & 0xffffffff,
  5814. soc->fst_cmem_base >> 32);
  5815. }
  5816. return status;
  5817. }
  5818. #define FISA_MAX_TIMEOUT 0xffffffff
  5819. #define FISA_DISABLE_TIMEOUT 0
  5820. static QDF_STATUS dp_rx_fisa_config(struct dp_soc *soc)
  5821. {
  5822. struct dp_htt_rx_fisa_cfg fisa_config;
  5823. fisa_config.pdev_id = 0;
  5824. fisa_config.fisa_timeout = FISA_MAX_TIMEOUT;
  5825. return dp_htt_rx_fisa_config(soc->pdev_list[0], &fisa_config);
  5826. }
  5827. #else /* !WLAN_SUPPORT_RX_FISA */
  5828. static inline QDF_STATUS dp_rx_target_fst_config(struct dp_soc *soc)
  5829. {
  5830. return QDF_STATUS_SUCCESS;
  5831. }
  5832. #endif /* !WLAN_SUPPORT_RX_FISA */
  5833. #ifndef WLAN_SUPPORT_RX_FISA
  5834. static QDF_STATUS dp_rx_fisa_config(struct dp_soc *soc)
  5835. {
  5836. return QDF_STATUS_SUCCESS;
  5837. }
  5838. static QDF_STATUS dp_rx_dump_fisa_stats(struct dp_soc *soc)
  5839. {
  5840. return QDF_STATUS_SUCCESS;
  5841. }
  5842. static void dp_rx_dump_fisa_table(struct dp_soc *soc)
  5843. {
  5844. }
  5845. static void dp_suspend_fse_cache_flush(struct dp_soc *soc)
  5846. {
  5847. }
  5848. static void dp_resume_fse_cache_flush(struct dp_soc *soc)
  5849. {
  5850. }
  5851. #endif /* !WLAN_SUPPORT_RX_FISA */
  5852. #ifndef WLAN_DP_FEATURE_SW_LATENCY_MGR
  5853. static inline QDF_STATUS dp_print_swlm_stats(struct dp_soc *soc)
  5854. {
  5855. return QDF_STATUS_SUCCESS;
  5856. }
  5857. #endif /* !WLAN_DP_FEATURE_SW_LATENCY_MGR */
  5858. #ifdef WLAN_SUPPORT_PPEDS
  5859. /*
  5860. * dp_soc_target_ppe_rxole_rxdma_cfg() - Configure the RxOLe and RxDMA for PPE
  5861. * @soc: DP Tx/Rx handle
  5862. *
  5863. * Return: QDF_STATUS
  5864. */
  5865. static
  5866. QDF_STATUS dp_soc_target_ppe_rxole_rxdma_cfg(struct dp_soc *soc)
  5867. {
  5868. struct dp_htt_rxdma_rxole_ppe_config htt_cfg = {0};
  5869. QDF_STATUS status;
  5870. /*
  5871. * Program RxDMA to override the reo destination indication
  5872. * with REO2PPE_DST_IND, when use_ppe is set to 1 in RX_MSDU_END,
  5873. * thereby driving the packet to REO2PPE ring.
  5874. * If the MSDU is spanning more than 1 buffer, then this
  5875. * override is not done.
  5876. */
  5877. htt_cfg.override = 1;
  5878. htt_cfg.reo_destination_indication = REO2PPE_DST_IND;
  5879. htt_cfg.multi_buffer_msdu_override_en = 0;
  5880. /*
  5881. * Override use_ppe to 0 in RxOLE for the following
  5882. * cases.
  5883. */
  5884. htt_cfg.intra_bss_override = 1;
  5885. htt_cfg.decap_raw_override = 1;
  5886. htt_cfg.decap_nwifi_override = 1;
  5887. htt_cfg.ip_frag_override = 1;
  5888. status = dp_htt_rxdma_rxole_ppe_cfg_set(soc, &htt_cfg);
  5889. if (status != QDF_STATUS_SUCCESS)
  5890. dp_err("RxOLE and RxDMA PPE config failed %d", status);
  5891. return status;
  5892. }
  5893. static inline
  5894. void dp_soc_txrx_peer_setup(enum wlan_op_mode vdev_opmode, struct dp_soc *soc,
  5895. struct dp_peer *peer)
  5896. {
  5897. if (((vdev_opmode == wlan_op_mode_ap) ||
  5898. (vdev_opmode == wlan_op_mode_sta)) &&
  5899. (soc->arch_ops.txrx_peer_setup)) {
  5900. if (soc->arch_ops.txrx_peer_setup(soc, peer)
  5901. != QDF_STATUS_SUCCESS) {
  5902. dp_err("unable to setup target peer features");
  5903. qdf_assert_always(0);
  5904. }
  5905. }
  5906. }
  5907. #else
  5908. static inline
  5909. QDF_STATUS dp_soc_target_ppe_rxole_rxdma_cfg(struct dp_soc *soc)
  5910. {
  5911. return QDF_STATUS_SUCCESS;
  5912. }
  5913. static inline
  5914. void dp_soc_txrx_peer_setup(enum wlan_op_mode vdev_opmode, struct dp_soc *soc,
  5915. struct dp_peer *peer)
  5916. {
  5917. }
  5918. #endif /* WLAN_SUPPORT_PPEDS */
  5919. #ifdef DP_UMAC_HW_RESET_SUPPORT
  5920. static void dp_register_umac_reset_handlers(struct dp_soc *soc)
  5921. {
  5922. dp_umac_reset_register_rx_action_callback(soc,
  5923. dp_umac_reset_handle_pre_reset, UMAC_RESET_ACTION_DO_PRE_RESET);
  5924. dp_umac_reset_register_rx_action_callback(soc,
  5925. dp_umac_reset_handle_post_reset,
  5926. UMAC_RESET_ACTION_DO_POST_RESET_START);
  5927. dp_umac_reset_register_rx_action_callback(soc,
  5928. dp_umac_reset_handle_post_reset_complete,
  5929. UMAC_RESET_ACTION_DO_POST_RESET_COMPLETE);
  5930. }
  5931. #else
  5932. static void dp_register_umac_reset_handlers(struct dp_soc *soc)
  5933. {
  5934. }
  5935. #endif
  5936. /*
  5937. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  5938. * @cdp_soc: Opaque Datapath SOC handle
  5939. *
  5940. * Return: zero on success, non-zero on failure
  5941. */
  5942. static QDF_STATUS
  5943. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  5944. {
  5945. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  5946. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5947. struct hal_reo_params reo_params;
  5948. htt_soc_attach_target(soc->htt_handle);
  5949. status = dp_soc_target_ppe_rxole_rxdma_cfg(soc);
  5950. if (status != QDF_STATUS_SUCCESS) {
  5951. dp_err("Failed to send htt RxOLE and RxDMA messages to target");
  5952. return status;
  5953. }
  5954. status = dp_rxdma_ring_config(soc);
  5955. if (status != QDF_STATUS_SUCCESS) {
  5956. dp_err("Failed to send htt srng setup messages to target");
  5957. return status;
  5958. }
  5959. status = soc->arch_ops.dp_rxdma_ring_sel_cfg(soc);
  5960. if (status != QDF_STATUS_SUCCESS) {
  5961. dp_err("Failed to send htt ring config message to target");
  5962. return status;
  5963. }
  5964. status = dp_soc_umac_reset_init(soc);
  5965. if (status != QDF_STATUS_SUCCESS &&
  5966. status != QDF_STATUS_E_NOSUPPORT) {
  5967. dp_err("Failed to initialize UMAC reset");
  5968. return status;
  5969. }
  5970. dp_register_umac_reset_handlers(soc);
  5971. status = dp_rx_target_fst_config(soc);
  5972. if (status != QDF_STATUS_SUCCESS &&
  5973. status != QDF_STATUS_E_NOSUPPORT) {
  5974. dp_err("Failed to send htt fst setup config message to target");
  5975. return status;
  5976. }
  5977. if (status == QDF_STATUS_SUCCESS) {
  5978. status = dp_rx_fisa_config(soc);
  5979. if (status != QDF_STATUS_SUCCESS) {
  5980. dp_err("Failed to send htt FISA config message to target");
  5981. return status;
  5982. }
  5983. }
  5984. DP_STATS_INIT(soc);
  5985. dp_runtime_init(soc);
  5986. /* Enable HW vdev offload stats if feature is supported */
  5987. dp_vdev_stats_hw_offload_target_config(soc, INVALID_PDEV_ID, true);
  5988. /* initialize work queue for stats processing */
  5989. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  5990. wlan_cfg_soc_update_tgt_params(soc->wlan_cfg_ctx,
  5991. soc->ctrl_psoc);
  5992. /* Setup HW REO */
  5993. qdf_mem_zero(&reo_params, sizeof(reo_params));
  5994. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  5995. /*
  5996. * Reo ring remap is not required if both radios
  5997. * are offloaded to NSS
  5998. */
  5999. if (soc->arch_ops.reo_remap_config(soc, &reo_params.remap0,
  6000. &reo_params.remap1,
  6001. &reo_params.remap2))
  6002. reo_params.rx_hash_enabled = true;
  6003. else
  6004. reo_params.rx_hash_enabled = false;
  6005. }
  6006. /*
  6007. * set the fragment destination ring
  6008. */
  6009. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  6010. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx))
  6011. reo_params.alt_dst_ind_0 = REO_REMAP_RELEASE;
  6012. hal_reo_setup(soc->hal_soc, &reo_params, 1);
  6013. hal_reo_set_err_dst_remap(soc->hal_soc);
  6014. soc->features.pn_in_reo_dest = hal_reo_enable_pn_in_dest(soc->hal_soc);
  6015. return QDF_STATUS_SUCCESS;
  6016. }
  6017. /*
  6018. * dp_vdev_id_map_tbl_add() - Add vdev into vdev_id table
  6019. * @soc: SoC handle
  6020. * @vdev: vdev handle
  6021. * @vdev_id: vdev_id
  6022. *
  6023. * Return: None
  6024. */
  6025. static void dp_vdev_id_map_tbl_add(struct dp_soc *soc,
  6026. struct dp_vdev *vdev,
  6027. uint8_t vdev_id)
  6028. {
  6029. QDF_ASSERT(vdev_id <= MAX_VDEV_CNT);
  6030. qdf_spin_lock_bh(&soc->vdev_map_lock);
  6031. if (dp_vdev_get_ref(soc, vdev, DP_MOD_ID_CONFIG) !=
  6032. QDF_STATUS_SUCCESS) {
  6033. dp_vdev_info("%pK: unable to get vdev reference at MAP vdev %pK vdev_id %u",
  6034. soc, vdev, vdev_id);
  6035. qdf_spin_unlock_bh(&soc->vdev_map_lock);
  6036. return;
  6037. }
  6038. if (!soc->vdev_id_map[vdev_id])
  6039. soc->vdev_id_map[vdev_id] = vdev;
  6040. else
  6041. QDF_ASSERT(0);
  6042. qdf_spin_unlock_bh(&soc->vdev_map_lock);
  6043. }
  6044. /*
  6045. * dp_vdev_id_map_tbl_remove() - remove vdev from vdev_id table
  6046. * @soc: SoC handle
  6047. * @vdev: vdev handle
  6048. *
  6049. * Return: None
  6050. */
  6051. static void dp_vdev_id_map_tbl_remove(struct dp_soc *soc,
  6052. struct dp_vdev *vdev)
  6053. {
  6054. qdf_spin_lock_bh(&soc->vdev_map_lock);
  6055. QDF_ASSERT(soc->vdev_id_map[vdev->vdev_id] == vdev);
  6056. soc->vdev_id_map[vdev->vdev_id] = NULL;
  6057. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CONFIG);
  6058. qdf_spin_unlock_bh(&soc->vdev_map_lock);
  6059. }
  6060. /*
  6061. * dp_vdev_pdev_list_add() - add vdev into pdev's list
  6062. * @soc: soc handle
  6063. * @pdev: pdev handle
  6064. * @vdev: vdev handle
  6065. *
  6066. * return: none
  6067. */
  6068. static void dp_vdev_pdev_list_add(struct dp_soc *soc,
  6069. struct dp_pdev *pdev,
  6070. struct dp_vdev *vdev)
  6071. {
  6072. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  6073. if (dp_vdev_get_ref(soc, vdev, DP_MOD_ID_CONFIG) !=
  6074. QDF_STATUS_SUCCESS) {
  6075. dp_vdev_info("%pK: unable to get vdev reference at MAP vdev %pK",
  6076. soc, vdev);
  6077. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  6078. return;
  6079. }
  6080. /* add this vdev into the pdev's list */
  6081. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  6082. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  6083. }
  6084. /*
  6085. * dp_vdev_pdev_list_remove() - remove vdev from pdev's list
  6086. * @soc: SoC handle
  6087. * @pdev: pdev handle
  6088. * @vdev: VDEV handle
  6089. *
  6090. * Return: none
  6091. */
  6092. static void dp_vdev_pdev_list_remove(struct dp_soc *soc,
  6093. struct dp_pdev *pdev,
  6094. struct dp_vdev *vdev)
  6095. {
  6096. uint8_t found = 0;
  6097. struct dp_vdev *tmpvdev = NULL;
  6098. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  6099. TAILQ_FOREACH(tmpvdev, &pdev->vdev_list, vdev_list_elem) {
  6100. if (tmpvdev == vdev) {
  6101. found = 1;
  6102. break;
  6103. }
  6104. }
  6105. if (found) {
  6106. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  6107. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CONFIG);
  6108. } else {
  6109. dp_vdev_debug("%pK: vdev:%pK not found in pdev:%pK vdevlist:%pK",
  6110. soc, vdev, pdev, &pdev->vdev_list);
  6111. QDF_ASSERT(0);
  6112. }
  6113. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  6114. }
  6115. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  6116. /*
  6117. * dp_vdev_init_rx_eapol() - initializing osif_rx_eapol
  6118. * @vdev: Datapath VDEV handle
  6119. *
  6120. * Return: None
  6121. */
  6122. static inline void dp_vdev_init_rx_eapol(struct dp_vdev *vdev)
  6123. {
  6124. vdev->osif_rx_eapol = NULL;
  6125. }
  6126. /*
  6127. * dp_vdev_register_rx_eapol() - Register VDEV operations for rx_eapol
  6128. * @vdev: DP vdev handle
  6129. * @txrx_ops: Tx and Rx operations
  6130. *
  6131. * Return: None
  6132. */
  6133. static inline void dp_vdev_register_rx_eapol(struct dp_vdev *vdev,
  6134. struct ol_txrx_ops *txrx_ops)
  6135. {
  6136. vdev->osif_rx_eapol = txrx_ops->rx.rx_eapol;
  6137. }
  6138. #else
  6139. static inline void dp_vdev_init_rx_eapol(struct dp_vdev *vdev)
  6140. {
  6141. }
  6142. static inline void dp_vdev_register_rx_eapol(struct dp_vdev *vdev,
  6143. struct ol_txrx_ops *txrx_ops)
  6144. {
  6145. }
  6146. #endif
  6147. #ifdef WLAN_FEATURE_11BE_MLO
  6148. static inline void dp_vdev_save_mld_addr(struct dp_vdev *vdev,
  6149. struct cdp_vdev_info *vdev_info)
  6150. {
  6151. if (vdev_info->mld_mac_addr)
  6152. qdf_mem_copy(&vdev->mld_mac_addr.raw[0],
  6153. vdev_info->mld_mac_addr, QDF_MAC_ADDR_SIZE);
  6154. }
  6155. #else
  6156. static inline void dp_vdev_save_mld_addr(struct dp_vdev *vdev,
  6157. struct cdp_vdev_info *vdev_info)
  6158. {
  6159. }
  6160. #endif
  6161. #ifdef DP_TRAFFIC_END_INDICATION
  6162. /*
  6163. * dp_tx_traffic_end_indication_attach() - Initialize data end indication
  6164. * related members in VDEV
  6165. * @vdev: DP vdev handle
  6166. *
  6167. * Return: None
  6168. */
  6169. static inline void
  6170. dp_tx_vdev_traffic_end_indication_attach(struct dp_vdev *vdev)
  6171. {
  6172. qdf_nbuf_queue_init(&vdev->end_ind_pkt_q);
  6173. }
  6174. /*
  6175. * dp_tx_vdev_traffic_end_indication_detach() - De-init data end indication
  6176. * related members in VDEV
  6177. * @vdev: DP vdev handle
  6178. *
  6179. * Return: None
  6180. */
  6181. static inline void
  6182. dp_tx_vdev_traffic_end_indication_detach(struct dp_vdev *vdev)
  6183. {
  6184. qdf_nbuf_t nbuf;
  6185. while ((nbuf = qdf_nbuf_queue_remove(&vdev->end_ind_pkt_q)) != NULL)
  6186. qdf_nbuf_free(nbuf);
  6187. }
  6188. #else
  6189. static inline void
  6190. dp_tx_vdev_traffic_end_indication_attach(struct dp_vdev *vdev)
  6191. {}
  6192. static inline void
  6193. dp_tx_vdev_traffic_end_indication_detach(struct dp_vdev *vdev)
  6194. {}
  6195. #endif
  6196. /*
  6197. * dp_vdev_attach_wifi3() - attach txrx vdev
  6198. * @txrx_pdev: Datapath PDEV handle
  6199. * @pdev_id: PDEV ID for vdev creation
  6200. * @vdev_info: parameters used for vdev creation
  6201. *
  6202. * Return: status
  6203. */
  6204. static QDF_STATUS dp_vdev_attach_wifi3(struct cdp_soc_t *cdp_soc,
  6205. uint8_t pdev_id,
  6206. struct cdp_vdev_info *vdev_info)
  6207. {
  6208. int i = 0;
  6209. qdf_size_t vdev_context_size;
  6210. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  6211. struct dp_pdev *pdev =
  6212. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  6213. pdev_id);
  6214. struct dp_vdev *vdev;
  6215. uint8_t *vdev_mac_addr = vdev_info->vdev_mac_addr;
  6216. uint8_t vdev_id = vdev_info->vdev_id;
  6217. enum wlan_op_mode op_mode = vdev_info->op_mode;
  6218. enum wlan_op_subtype subtype = vdev_info->subtype;
  6219. uint8_t vdev_stats_id = vdev_info->vdev_stats_id;
  6220. vdev_context_size =
  6221. soc->arch_ops.txrx_get_context_size(DP_CONTEXT_TYPE_VDEV);
  6222. vdev = qdf_mem_malloc(vdev_context_size);
  6223. if (!pdev) {
  6224. dp_init_err("%pK: DP PDEV is Null for pdev id %d",
  6225. cdp_soc, pdev_id);
  6226. qdf_mem_free(vdev);
  6227. goto fail0;
  6228. }
  6229. if (!vdev) {
  6230. dp_init_err("%pK: DP VDEV memory allocation failed",
  6231. cdp_soc);
  6232. goto fail0;
  6233. }
  6234. wlan_minidump_log(vdev, sizeof(*vdev), soc->ctrl_psoc,
  6235. WLAN_MD_DP_VDEV, "dp_vdev");
  6236. vdev->pdev = pdev;
  6237. vdev->vdev_id = vdev_id;
  6238. vdev->vdev_stats_id = vdev_stats_id;
  6239. vdev->opmode = op_mode;
  6240. vdev->subtype = subtype;
  6241. vdev->osdev = soc->osdev;
  6242. vdev->osif_rx = NULL;
  6243. vdev->osif_rsim_rx_decap = NULL;
  6244. vdev->osif_get_key = NULL;
  6245. vdev->osif_tx_free_ext = NULL;
  6246. vdev->osif_vdev = NULL;
  6247. vdev->delete.pending = 0;
  6248. vdev->safemode = 0;
  6249. vdev->drop_unenc = 1;
  6250. vdev->sec_type = cdp_sec_type_none;
  6251. vdev->multipass_en = false;
  6252. vdev->wrap_vdev = false;
  6253. dp_vdev_init_rx_eapol(vdev);
  6254. qdf_atomic_init(&vdev->ref_cnt);
  6255. for (i = 0; i < DP_MOD_ID_MAX; i++)
  6256. qdf_atomic_init(&vdev->mod_refs[i]);
  6257. /* Take one reference for create*/
  6258. qdf_atomic_inc(&vdev->ref_cnt);
  6259. qdf_atomic_inc(&vdev->mod_refs[DP_MOD_ID_CONFIG]);
  6260. vdev->num_peers = 0;
  6261. #ifdef notyet
  6262. vdev->filters_num = 0;
  6263. #endif
  6264. vdev->lmac_id = pdev->lmac_id;
  6265. qdf_mem_copy(&vdev->mac_addr.raw[0], vdev_mac_addr, QDF_MAC_ADDR_SIZE);
  6266. dp_vdev_save_mld_addr(vdev, vdev_info);
  6267. /* TODO: Initialize default HTT meta data that will be used in
  6268. * TCL descriptors for packets transmitted from this VDEV
  6269. */
  6270. qdf_spinlock_create(&vdev->peer_list_lock);
  6271. TAILQ_INIT(&vdev->peer_list);
  6272. dp_peer_multipass_list_init(vdev);
  6273. if ((soc->intr_mode == DP_INTR_POLL) &&
  6274. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  6275. if ((pdev->vdev_count == 0) ||
  6276. (wlan_op_mode_monitor == vdev->opmode))
  6277. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6278. } else if (dp_soc_get_con_mode(soc) == QDF_GLOBAL_MISSION_MODE &&
  6279. soc->intr_mode == DP_INTR_MSI &&
  6280. wlan_op_mode_monitor == vdev->opmode) {
  6281. /* Timer to reap status ring in mission mode */
  6282. dp_monitor_vdev_timer_start(soc);
  6283. }
  6284. dp_vdev_id_map_tbl_add(soc, vdev, vdev_id);
  6285. if (wlan_op_mode_monitor == vdev->opmode) {
  6286. if (dp_monitor_vdev_attach(vdev) == QDF_STATUS_SUCCESS) {
  6287. dp_monitor_pdev_set_mon_vdev(vdev);
  6288. return dp_monitor_vdev_set_monitor_mode_buf_rings(pdev);
  6289. }
  6290. return QDF_STATUS_E_FAILURE;
  6291. }
  6292. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  6293. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  6294. vdev->dscp_tid_map_id = 0;
  6295. vdev->mcast_enhancement_en = 0;
  6296. vdev->igmp_mcast_enhanc_en = 0;
  6297. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  6298. vdev->prev_tx_enq_tstamp = 0;
  6299. vdev->prev_rx_deliver_tstamp = 0;
  6300. vdev->skip_sw_tid_classification = DP_TX_HW_DSCP_TID_MAP_VALID;
  6301. dp_tx_vdev_traffic_end_indication_attach(vdev);
  6302. dp_vdev_pdev_list_add(soc, pdev, vdev);
  6303. pdev->vdev_count++;
  6304. if (wlan_op_mode_sta != vdev->opmode &&
  6305. wlan_op_mode_ndi != vdev->opmode)
  6306. vdev->ap_bridge_enabled = true;
  6307. else
  6308. vdev->ap_bridge_enabled = false;
  6309. dp_init_info("%pK: wlan_cfg_ap_bridge_enabled %d",
  6310. cdp_soc, vdev->ap_bridge_enabled);
  6311. dp_tx_vdev_attach(vdev);
  6312. dp_monitor_vdev_attach(vdev);
  6313. if (!pdev->is_lro_hash_configured) {
  6314. if (QDF_IS_STATUS_SUCCESS(dp_lro_hash_setup(soc, pdev)))
  6315. pdev->is_lro_hash_configured = true;
  6316. else
  6317. dp_err("LRO hash setup failure!");
  6318. }
  6319. dp_info("Created vdev %pK ("QDF_MAC_ADDR_FMT") vdev_id %d", vdev,
  6320. QDF_MAC_ADDR_REF(vdev->mac_addr.raw), vdev->vdev_id);
  6321. DP_STATS_INIT(vdev);
  6322. if (QDF_IS_STATUS_ERROR(soc->arch_ops.txrx_vdev_attach(soc, vdev)))
  6323. goto fail0;
  6324. if (wlan_op_mode_sta == vdev->opmode)
  6325. dp_peer_create_wifi3((struct cdp_soc_t *)soc, vdev_id,
  6326. vdev->mac_addr.raw, CDP_LINK_PEER_TYPE);
  6327. dp_pdev_update_fast_rx_flag(soc, pdev);
  6328. return QDF_STATUS_SUCCESS;
  6329. fail0:
  6330. return QDF_STATUS_E_FAILURE;
  6331. }
  6332. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  6333. /**
  6334. * dp_vdev_fetch_tx_handlers() - Fetch Tx handlers
  6335. * @vdev: struct dp_vdev *
  6336. * @soc: struct dp_soc *
  6337. * @ctx: struct ol_txrx_hardtart_ctxt *
  6338. */
  6339. static inline void dp_vdev_fetch_tx_handler(struct dp_vdev *vdev,
  6340. struct dp_soc *soc,
  6341. struct ol_txrx_hardtart_ctxt *ctx)
  6342. {
  6343. /* Enable vdev_id check only for ap, if flag is enabled */
  6344. if (vdev->mesh_vdev)
  6345. ctx->tx = dp_tx_send_mesh;
  6346. else if ((wlan_cfg_is_tx_per_pkt_vdev_id_check_enabled(soc->wlan_cfg_ctx)) &&
  6347. (vdev->opmode == wlan_op_mode_ap)) {
  6348. ctx->tx = dp_tx_send_vdev_id_check;
  6349. ctx->tx_fast = dp_tx_send_vdev_id_check;
  6350. } else {
  6351. ctx->tx = dp_tx_send;
  6352. ctx->tx_fast = soc->arch_ops.dp_tx_send_fast;
  6353. }
  6354. /* Avoid check in regular exception Path */
  6355. if ((wlan_cfg_is_tx_per_pkt_vdev_id_check_enabled(soc->wlan_cfg_ctx)) &&
  6356. (vdev->opmode == wlan_op_mode_ap))
  6357. ctx->tx_exception = dp_tx_send_exception_vdev_id_check;
  6358. else
  6359. ctx->tx_exception = dp_tx_send_exception;
  6360. }
  6361. /**
  6362. * dp_vdev_register_tx_handler() - Register Tx handler
  6363. * @vdev: struct dp_vdev *
  6364. * @soc: struct dp_soc *
  6365. * @txrx_ops: struct ol_txrx_ops *
  6366. */
  6367. static inline void dp_vdev_register_tx_handler(struct dp_vdev *vdev,
  6368. struct dp_soc *soc,
  6369. struct ol_txrx_ops *txrx_ops)
  6370. {
  6371. struct ol_txrx_hardtart_ctxt ctx = {0};
  6372. dp_vdev_fetch_tx_handler(vdev, soc, &ctx);
  6373. txrx_ops->tx.tx = ctx.tx;
  6374. txrx_ops->tx.tx_fast = ctx.tx_fast;
  6375. txrx_ops->tx.tx_exception = ctx.tx_exception;
  6376. dp_info("Configure tx_vdev_id_chk_handler Feature Flag: %d and mode:%d for vdev_id:%d",
  6377. wlan_cfg_is_tx_per_pkt_vdev_id_check_enabled(soc->wlan_cfg_ctx),
  6378. vdev->opmode, vdev->vdev_id);
  6379. }
  6380. #else /* QCA_HOST_MODE_WIFI_DISABLED */
  6381. static inline void dp_vdev_register_tx_handler(struct dp_vdev *vdev,
  6382. struct dp_soc *soc,
  6383. struct ol_txrx_ops *txrx_ops)
  6384. {
  6385. }
  6386. static inline void dp_vdev_fetch_tx_handler(struct dp_vdev *vdev,
  6387. struct dp_soc *soc,
  6388. struct ol_txrx_hardtart_ctxt *ctx)
  6389. {
  6390. }
  6391. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  6392. /**
  6393. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  6394. * @soc: Datapath soc handle
  6395. * @vdev_id: id of Datapath VDEV handle
  6396. * @osif_vdev: OSIF vdev handle
  6397. * @txrx_ops: Tx and Rx operations
  6398. *
  6399. * Return: DP VDEV handle on success, NULL on failure
  6400. */
  6401. static QDF_STATUS dp_vdev_register_wifi3(struct cdp_soc_t *soc_hdl,
  6402. uint8_t vdev_id,
  6403. ol_osif_vdev_handle osif_vdev,
  6404. struct ol_txrx_ops *txrx_ops)
  6405. {
  6406. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  6407. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  6408. DP_MOD_ID_CDP);
  6409. if (!vdev)
  6410. return QDF_STATUS_E_FAILURE;
  6411. vdev->osif_vdev = osif_vdev;
  6412. vdev->osif_rx = txrx_ops->rx.rx;
  6413. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  6414. vdev->osif_rx_flush = txrx_ops->rx.rx_flush;
  6415. vdev->osif_gro_flush = txrx_ops->rx.rx_gro_flush;
  6416. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  6417. vdev->osif_fisa_rx = txrx_ops->rx.osif_fisa_rx;
  6418. vdev->osif_fisa_flush = txrx_ops->rx.osif_fisa_flush;
  6419. vdev->osif_get_key = txrx_ops->get_key;
  6420. dp_monitor_vdev_register_osif(vdev, txrx_ops);
  6421. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  6422. vdev->tx_comp = txrx_ops->tx.tx_comp;
  6423. vdev->stats_cb = txrx_ops->rx.stats_rx;
  6424. vdev->tx_classify_critical_pkt_cb =
  6425. txrx_ops->tx.tx_classify_critical_pkt_cb;
  6426. #ifdef notyet
  6427. #if ATH_SUPPORT_WAPI
  6428. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  6429. #endif
  6430. #endif
  6431. #ifdef UMAC_SUPPORT_PROXY_ARP
  6432. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  6433. #endif
  6434. vdev->me_convert = txrx_ops->me_convert;
  6435. vdev->get_tsf_time = txrx_ops->get_tsf_time;
  6436. dp_vdev_register_rx_eapol(vdev, txrx_ops);
  6437. dp_vdev_register_tx_handler(vdev, soc, txrx_ops);
  6438. dp_init_info("%pK: DP Vdev Register success", soc);
  6439. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  6440. return QDF_STATUS_SUCCESS;
  6441. }
  6442. #ifdef WLAN_FEATURE_11BE_MLO
  6443. void dp_peer_delete(struct dp_soc *soc,
  6444. struct dp_peer *peer,
  6445. void *arg)
  6446. {
  6447. if (!peer->valid)
  6448. return;
  6449. dp_peer_delete_wifi3((struct cdp_soc_t *)soc,
  6450. peer->vdev->vdev_id,
  6451. peer->mac_addr.raw, 0,
  6452. peer->peer_type);
  6453. }
  6454. #else
  6455. void dp_peer_delete(struct dp_soc *soc,
  6456. struct dp_peer *peer,
  6457. void *arg)
  6458. {
  6459. if (!peer->valid)
  6460. return;
  6461. dp_peer_delete_wifi3((struct cdp_soc_t *)soc,
  6462. peer->vdev->vdev_id,
  6463. peer->mac_addr.raw, 0,
  6464. CDP_LINK_PEER_TYPE);
  6465. }
  6466. #endif
  6467. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  6468. void dp_mlo_peer_delete(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  6469. {
  6470. if (!peer->valid)
  6471. return;
  6472. if (IS_MLO_DP_LINK_PEER(peer))
  6473. dp_peer_delete_wifi3((struct cdp_soc_t *)soc,
  6474. peer->vdev->vdev_id,
  6475. peer->mac_addr.raw, 0,
  6476. CDP_LINK_PEER_TYPE);
  6477. }
  6478. #else
  6479. void dp_mlo_peer_delete(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  6480. {
  6481. }
  6482. #endif
  6483. /**
  6484. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  6485. * @vdev: Datapath VDEV handle
  6486. * @unmap_only: Flag to indicate "only unmap"
  6487. *
  6488. * Return: void
  6489. */
  6490. static void dp_vdev_flush_peers(struct cdp_vdev *vdev_handle,
  6491. bool unmap_only,
  6492. bool mlo_peers_only)
  6493. {
  6494. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6495. struct dp_pdev *pdev = vdev->pdev;
  6496. struct dp_soc *soc = pdev->soc;
  6497. struct dp_peer *peer;
  6498. uint32_t i = 0;
  6499. if (!unmap_only) {
  6500. if (!mlo_peers_only)
  6501. dp_vdev_iterate_peer_lock_safe(vdev,
  6502. dp_peer_delete,
  6503. NULL,
  6504. DP_MOD_ID_CDP);
  6505. else
  6506. dp_vdev_iterate_peer_lock_safe(vdev,
  6507. dp_mlo_peer_delete,
  6508. NULL,
  6509. DP_MOD_ID_CDP);
  6510. }
  6511. for (i = 0; i < soc->max_peer_id ; i++) {
  6512. peer = __dp_peer_get_ref_by_id(soc, i, DP_MOD_ID_CDP);
  6513. if (!peer)
  6514. continue;
  6515. if (peer->vdev != vdev) {
  6516. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  6517. continue;
  6518. }
  6519. if (!mlo_peers_only) {
  6520. dp_info("peer: " QDF_MAC_ADDR_FMT " is getting unmap",
  6521. QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  6522. dp_rx_peer_unmap_handler(soc, i,
  6523. vdev->vdev_id,
  6524. peer->mac_addr.raw, 0,
  6525. DP_PEER_WDS_COUNT_INVALID);
  6526. SET_PEER_REF_CNT_ONE(peer);
  6527. } else if (IS_MLO_DP_LINK_PEER(peer) ||
  6528. IS_MLO_DP_MLD_PEER(peer)) {
  6529. dp_info("peer: " QDF_MAC_ADDR_FMT " is getting unmap",
  6530. QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  6531. dp_rx_peer_unmap_handler(soc, i,
  6532. vdev->vdev_id,
  6533. peer->mac_addr.raw, 0,
  6534. DP_PEER_WDS_COUNT_INVALID);
  6535. SET_PEER_REF_CNT_ONE(peer);
  6536. }
  6537. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  6538. }
  6539. }
  6540. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  6541. /*
  6542. * dp_txrx_alloc_vdev_stats_id()- Allocate vdev_stats_id
  6543. * @soc_hdl: Datapath soc handle
  6544. * @vdev_stats_id: Address of vdev_stats_id
  6545. *
  6546. * Return: QDF_STATUS
  6547. */
  6548. static QDF_STATUS dp_txrx_alloc_vdev_stats_id(struct cdp_soc_t *soc_hdl,
  6549. uint8_t *vdev_stats_id)
  6550. {
  6551. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  6552. uint8_t id = 0;
  6553. if (!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) {
  6554. *vdev_stats_id = CDP_INVALID_VDEV_STATS_ID;
  6555. return QDF_STATUS_E_FAILURE;
  6556. }
  6557. while (id < CDP_MAX_VDEV_STATS_ID) {
  6558. if (!qdf_atomic_test_and_set_bit(id, &soc->vdev_stats_id_map)) {
  6559. *vdev_stats_id = id;
  6560. return QDF_STATUS_SUCCESS;
  6561. }
  6562. id++;
  6563. }
  6564. *vdev_stats_id = CDP_INVALID_VDEV_STATS_ID;
  6565. return QDF_STATUS_E_FAILURE;
  6566. }
  6567. /*
  6568. * dp_txrx_reset_vdev_stats_id() - Reset vdev_stats_id in dp_soc
  6569. * @soc_hdl: Datapath soc handle
  6570. * @vdev_stats_id: vdev_stats_id to reset in dp_soc
  6571. *
  6572. * Return: none
  6573. */
  6574. static void dp_txrx_reset_vdev_stats_id(struct cdp_soc_t *soc_hdl,
  6575. uint8_t vdev_stats_id)
  6576. {
  6577. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  6578. if ((!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) ||
  6579. (vdev_stats_id >= CDP_MAX_VDEV_STATS_ID))
  6580. return;
  6581. qdf_atomic_clear_bit(vdev_stats_id, &soc->vdev_stats_id_map);
  6582. }
  6583. #else
  6584. static void dp_txrx_reset_vdev_stats_id(struct cdp_soc_t *soc,
  6585. uint8_t vdev_stats_id)
  6586. {}
  6587. #endif
  6588. /*
  6589. * dp_vdev_detach_wifi3() - Detach txrx vdev
  6590. * @cdp_soc: Datapath soc handle
  6591. * @vdev_id: VDEV Id
  6592. * @callback: Callback OL_IF on completion of detach
  6593. * @cb_context: Callback context
  6594. *
  6595. */
  6596. static QDF_STATUS dp_vdev_detach_wifi3(struct cdp_soc_t *cdp_soc,
  6597. uint8_t vdev_id,
  6598. ol_txrx_vdev_delete_cb callback,
  6599. void *cb_context)
  6600. {
  6601. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  6602. struct dp_pdev *pdev;
  6603. struct dp_neighbour_peer *peer = NULL;
  6604. struct dp_peer *vap_self_peer = NULL;
  6605. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  6606. DP_MOD_ID_CDP);
  6607. if (!vdev)
  6608. return QDF_STATUS_E_FAILURE;
  6609. soc->arch_ops.txrx_vdev_detach(soc, vdev);
  6610. pdev = vdev->pdev;
  6611. vap_self_peer = dp_sta_vdev_self_peer_ref_n_get(soc, vdev,
  6612. DP_MOD_ID_CONFIG);
  6613. if (vap_self_peer) {
  6614. qdf_spin_lock_bh(&soc->ast_lock);
  6615. if (vap_self_peer->self_ast_entry) {
  6616. dp_peer_del_ast(soc, vap_self_peer->self_ast_entry);
  6617. vap_self_peer->self_ast_entry = NULL;
  6618. }
  6619. qdf_spin_unlock_bh(&soc->ast_lock);
  6620. dp_peer_delete_wifi3((struct cdp_soc_t *)soc, vdev->vdev_id,
  6621. vap_self_peer->mac_addr.raw, 0,
  6622. CDP_LINK_PEER_TYPE);
  6623. dp_peer_unref_delete(vap_self_peer, DP_MOD_ID_CONFIG);
  6624. }
  6625. /*
  6626. * If Target is hung, flush all peers before detaching vdev
  6627. * this will free all references held due to missing
  6628. * unmap commands from Target
  6629. */
  6630. if (!hif_is_target_ready(HIF_GET_SOFTC(soc->hif_handle)))
  6631. dp_vdev_flush_peers((struct cdp_vdev *)vdev, false, false);
  6632. else if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  6633. dp_vdev_flush_peers((struct cdp_vdev *)vdev, true, false);
  6634. /* indicate that the vdev needs to be deleted */
  6635. vdev->delete.pending = 1;
  6636. dp_rx_vdev_detach(vdev);
  6637. /*
  6638. * move it after dp_rx_vdev_detach(),
  6639. * as the call back done in dp_rx_vdev_detach()
  6640. * still need to get vdev pointer by vdev_id.
  6641. */
  6642. dp_vdev_id_map_tbl_remove(soc, vdev);
  6643. dp_monitor_neighbour_peer_list_remove(pdev, vdev, peer);
  6644. dp_txrx_reset_vdev_stats_id(cdp_soc, vdev->vdev_stats_id);
  6645. dp_tx_vdev_multipass_deinit(vdev);
  6646. dp_tx_vdev_traffic_end_indication_detach(vdev);
  6647. if (vdev->vdev_dp_ext_handle) {
  6648. qdf_mem_free(vdev->vdev_dp_ext_handle);
  6649. vdev->vdev_dp_ext_handle = NULL;
  6650. }
  6651. vdev->delete.callback = callback;
  6652. vdev->delete.context = cb_context;
  6653. if (vdev->opmode != wlan_op_mode_monitor)
  6654. dp_vdev_pdev_list_remove(soc, pdev, vdev);
  6655. pdev->vdev_count--;
  6656. /* release reference taken above for find */
  6657. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  6658. qdf_spin_lock_bh(&soc->inactive_vdev_list_lock);
  6659. TAILQ_INSERT_TAIL(&soc->inactive_vdev_list, vdev, inactive_list_elem);
  6660. qdf_spin_unlock_bh(&soc->inactive_vdev_list_lock);
  6661. dp_info("detach vdev %pK id %d pending refs %d",
  6662. vdev, vdev->vdev_id, qdf_atomic_read(&vdev->ref_cnt));
  6663. /* release reference taken at dp_vdev_create */
  6664. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CONFIG);
  6665. return QDF_STATUS_SUCCESS;
  6666. }
  6667. #ifdef WLAN_FEATURE_11BE_MLO
  6668. /**
  6669. * is_dp_peer_can_reuse() - check if the dp_peer match condition to be reused
  6670. * @vdev: Target DP vdev handle
  6671. * @peer: DP peer handle to be checked
  6672. * @peer_mac_addr: Target peer mac address
  6673. * @peer_type: Target peer type
  6674. *
  6675. * Return: true - if match, false - not match
  6676. */
  6677. static inline
  6678. bool is_dp_peer_can_reuse(struct dp_vdev *vdev,
  6679. struct dp_peer *peer,
  6680. uint8_t *peer_mac_addr,
  6681. enum cdp_peer_type peer_type)
  6682. {
  6683. if (peer->bss_peer && (peer->vdev == vdev) &&
  6684. (peer->peer_type == peer_type) &&
  6685. (qdf_mem_cmp(peer_mac_addr, peer->mac_addr.raw,
  6686. QDF_MAC_ADDR_SIZE) == 0))
  6687. return true;
  6688. return false;
  6689. }
  6690. #else
  6691. static inline
  6692. bool is_dp_peer_can_reuse(struct dp_vdev *vdev,
  6693. struct dp_peer *peer,
  6694. uint8_t *peer_mac_addr,
  6695. enum cdp_peer_type peer_type)
  6696. {
  6697. if (peer->bss_peer && (peer->vdev == vdev) &&
  6698. (qdf_mem_cmp(peer_mac_addr, peer->mac_addr.raw,
  6699. QDF_MAC_ADDR_SIZE) == 0))
  6700. return true;
  6701. return false;
  6702. }
  6703. #endif
  6704. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  6705. uint8_t *peer_mac_addr,
  6706. enum cdp_peer_type peer_type)
  6707. {
  6708. struct dp_peer *peer;
  6709. struct dp_soc *soc = vdev->pdev->soc;
  6710. qdf_spin_lock_bh(&soc->inactive_peer_list_lock);
  6711. TAILQ_FOREACH(peer, &soc->inactive_peer_list,
  6712. inactive_list_elem) {
  6713. /* reuse bss peer only when vdev matches*/
  6714. if (is_dp_peer_can_reuse(vdev, peer,
  6715. peer_mac_addr, peer_type)) {
  6716. /* increment ref count for cdp_peer_create*/
  6717. if (dp_peer_get_ref(soc, peer, DP_MOD_ID_CONFIG) ==
  6718. QDF_STATUS_SUCCESS) {
  6719. TAILQ_REMOVE(&soc->inactive_peer_list, peer,
  6720. inactive_list_elem);
  6721. qdf_spin_unlock_bh
  6722. (&soc->inactive_peer_list_lock);
  6723. return peer;
  6724. }
  6725. }
  6726. }
  6727. qdf_spin_unlock_bh(&soc->inactive_peer_list_lock);
  6728. return NULL;
  6729. }
  6730. #ifdef FEATURE_AST
  6731. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  6732. struct dp_pdev *pdev,
  6733. uint8_t *peer_mac_addr)
  6734. {
  6735. struct dp_ast_entry *ast_entry;
  6736. if (soc->ast_offload_support)
  6737. return;
  6738. qdf_spin_lock_bh(&soc->ast_lock);
  6739. if (soc->ast_override_support)
  6740. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, peer_mac_addr,
  6741. pdev->pdev_id);
  6742. else
  6743. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  6744. if (ast_entry && ast_entry->next_hop && !ast_entry->delete_in_progress)
  6745. dp_peer_del_ast(soc, ast_entry);
  6746. qdf_spin_unlock_bh(&soc->ast_lock);
  6747. }
  6748. #else
  6749. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  6750. struct dp_pdev *pdev,
  6751. uint8_t *peer_mac_addr)
  6752. {
  6753. }
  6754. #endif
  6755. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  6756. /*
  6757. * dp_peer_hw_txrx_stats_init() - Initialize hw_txrx_stats_en in dp_peer
  6758. * @soc: Datapath soc handle
  6759. * @peer: Datapath peer handle
  6760. *
  6761. * Return: none
  6762. */
  6763. static inline
  6764. void dp_peer_hw_txrx_stats_init(struct dp_soc *soc,
  6765. struct dp_txrx_peer *txrx_peer)
  6766. {
  6767. txrx_peer->hw_txrx_stats_en =
  6768. wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx);
  6769. }
  6770. #else
  6771. static inline
  6772. void dp_peer_hw_txrx_stats_init(struct dp_soc *soc,
  6773. struct dp_txrx_peer *txrx_peer)
  6774. {
  6775. txrx_peer->hw_txrx_stats_en = 0;
  6776. }
  6777. #endif
  6778. static QDF_STATUS dp_txrx_peer_detach(struct dp_soc *soc, struct dp_peer *peer)
  6779. {
  6780. struct dp_txrx_peer *txrx_peer;
  6781. struct dp_pdev *pdev;
  6782. /* dp_txrx_peer exists for mld peer and legacy peer */
  6783. if (peer->txrx_peer) {
  6784. txrx_peer = peer->txrx_peer;
  6785. peer->txrx_peer = NULL;
  6786. pdev = txrx_peer->vdev->pdev;
  6787. dp_peer_defrag_rx_tids_deinit(txrx_peer);
  6788. /*
  6789. * Deallocate the extended stats contenxt
  6790. */
  6791. dp_peer_delay_stats_ctx_dealloc(soc, txrx_peer);
  6792. dp_peer_rx_bufq_resources_deinit(txrx_peer);
  6793. dp_peer_jitter_stats_ctx_dealloc(pdev, txrx_peer);
  6794. dp_peer_sawf_stats_ctx_free(soc, txrx_peer);
  6795. qdf_mem_free(txrx_peer);
  6796. }
  6797. return QDF_STATUS_SUCCESS;
  6798. }
  6799. static QDF_STATUS dp_txrx_peer_attach(struct dp_soc *soc, struct dp_peer *peer)
  6800. {
  6801. struct dp_txrx_peer *txrx_peer;
  6802. struct dp_pdev *pdev;
  6803. txrx_peer = (struct dp_txrx_peer *)qdf_mem_malloc(sizeof(*txrx_peer));
  6804. if (!txrx_peer)
  6805. return QDF_STATUS_E_NOMEM; /* failure */
  6806. txrx_peer->peer_id = HTT_INVALID_PEER;
  6807. /* initialize the peer_id */
  6808. txrx_peer->vdev = peer->vdev;
  6809. pdev = peer->vdev->pdev;
  6810. DP_STATS_INIT(txrx_peer);
  6811. dp_wds_ext_peer_init(txrx_peer);
  6812. dp_peer_rx_bufq_resources_init(txrx_peer);
  6813. dp_peer_hw_txrx_stats_init(soc, txrx_peer);
  6814. /*
  6815. * Allocate peer extended stats context. Fall through in
  6816. * case of failure as its not an implicit requirement to have
  6817. * this object for regular statistics updates.
  6818. */
  6819. if (dp_peer_delay_stats_ctx_alloc(soc, txrx_peer) !=
  6820. QDF_STATUS_SUCCESS)
  6821. dp_warn("peer delay_stats ctx alloc failed");
  6822. /*
  6823. * Alloctate memory for jitter stats. Fall through in
  6824. * case of failure as its not an implicit requirement to have
  6825. * this object for regular statistics updates.
  6826. */
  6827. if (dp_peer_jitter_stats_ctx_alloc(pdev, txrx_peer) !=
  6828. QDF_STATUS_SUCCESS)
  6829. dp_warn("peer jitter_stats ctx alloc failed");
  6830. dp_set_peer_isolation(txrx_peer, false);
  6831. dp_peer_defrag_rx_tids_init(txrx_peer);
  6832. if (dp_peer_sawf_stats_ctx_alloc(soc, txrx_peer) != QDF_STATUS_SUCCESS)
  6833. dp_warn("peer sawf stats alloc failed");
  6834. dp_txrx_peer_attach_add(soc, peer, txrx_peer);
  6835. return QDF_STATUS_SUCCESS;
  6836. }
  6837. static inline
  6838. void dp_txrx_peer_stats_clr(struct dp_txrx_peer *txrx_peer)
  6839. {
  6840. if (!txrx_peer)
  6841. return;
  6842. txrx_peer->tx_failed = 0;
  6843. txrx_peer->comp_pkt.num = 0;
  6844. txrx_peer->comp_pkt.bytes = 0;
  6845. txrx_peer->to_stack.num = 0;
  6846. txrx_peer->to_stack.bytes = 0;
  6847. DP_STATS_CLR(txrx_peer);
  6848. dp_peer_delay_stats_ctx_clr(txrx_peer);
  6849. dp_peer_jitter_stats_ctx_clr(txrx_peer);
  6850. }
  6851. /*
  6852. * dp_peer_create_wifi3() - attach txrx peer
  6853. * @soc_hdl: Datapath soc handle
  6854. * @vdev_id: id of vdev
  6855. * @peer_mac_addr: Peer MAC address
  6856. * @peer_type: link or MLD peer type
  6857. *
  6858. * Return: 0 on success, -1 on failure
  6859. */
  6860. static QDF_STATUS
  6861. dp_peer_create_wifi3(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  6862. uint8_t *peer_mac_addr, enum cdp_peer_type peer_type)
  6863. {
  6864. struct dp_peer *peer;
  6865. int i;
  6866. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  6867. struct dp_pdev *pdev;
  6868. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  6869. struct dp_vdev *vdev = NULL;
  6870. if (!peer_mac_addr)
  6871. return QDF_STATUS_E_FAILURE;
  6872. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  6873. if (!vdev)
  6874. return QDF_STATUS_E_FAILURE;
  6875. pdev = vdev->pdev;
  6876. soc = pdev->soc;
  6877. /*
  6878. * If a peer entry with given MAC address already exists,
  6879. * reuse the peer and reset the state of peer.
  6880. */
  6881. peer = dp_peer_can_reuse(vdev, peer_mac_addr, peer_type);
  6882. if (peer) {
  6883. qdf_atomic_init(&peer->is_default_route_set);
  6884. dp_peer_cleanup(vdev, peer);
  6885. dp_peer_vdev_list_add(soc, vdev, peer);
  6886. dp_peer_find_hash_add(soc, peer);
  6887. dp_peer_rx_tids_create(peer);
  6888. if (IS_MLO_DP_MLD_PEER(peer))
  6889. dp_mld_peer_init_link_peers_info(peer);
  6890. qdf_spin_lock_bh(&soc->ast_lock);
  6891. dp_peer_delete_ast_entries(soc, peer);
  6892. qdf_spin_unlock_bh(&soc->ast_lock);
  6893. if ((vdev->opmode == wlan_op_mode_sta) &&
  6894. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  6895. QDF_MAC_ADDR_SIZE)) {
  6896. ast_type = CDP_TXRX_AST_TYPE_SELF;
  6897. }
  6898. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  6899. peer->valid = 1;
  6900. peer->is_tdls_peer = false;
  6901. dp_local_peer_id_alloc(pdev, peer);
  6902. qdf_spinlock_create(&peer->peer_info_lock);
  6903. DP_STATS_INIT(peer);
  6904. /*
  6905. * In tx_monitor mode, filter may be set for unassociated peer
  6906. * when unassociated peer get associated peer need to
  6907. * update tx_cap_enabled flag to support peer filter.
  6908. */
  6909. if (!IS_MLO_DP_MLD_PEER(peer)) {
  6910. dp_monitor_peer_tx_capture_filter_check(pdev, peer);
  6911. dp_monitor_peer_reset_stats(soc, peer);
  6912. }
  6913. if (peer->txrx_peer) {
  6914. dp_peer_rx_bufq_resources_init(peer->txrx_peer);
  6915. dp_txrx_peer_stats_clr(peer->txrx_peer);
  6916. dp_set_peer_isolation(peer->txrx_peer, false);
  6917. dp_wds_ext_peer_init(peer->txrx_peer);
  6918. dp_peer_hw_txrx_stats_init(soc, peer->txrx_peer);
  6919. }
  6920. dp_info("vdev %pK Reused peer %pK ("QDF_MAC_ADDR_FMT
  6921. ") vdev_ref_cnt "
  6922. "%d peer_ref_cnt: %d",
  6923. vdev, peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  6924. qdf_atomic_read(&vdev->ref_cnt),
  6925. qdf_atomic_read(&peer->ref_cnt));
  6926. dp_peer_update_state(soc, peer, DP_PEER_STATE_INIT);
  6927. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  6928. return QDF_STATUS_SUCCESS;
  6929. } else {
  6930. /*
  6931. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  6932. * need to remove the AST entry which was earlier added as a WDS
  6933. * entry.
  6934. * If an AST entry exists, but no peer entry exists with a given
  6935. * MAC addresses, we could deduce it as a WDS entry
  6936. */
  6937. dp_peer_ast_handle_roam_del(soc, pdev, peer_mac_addr);
  6938. }
  6939. #ifdef notyet
  6940. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  6941. soc->mempool_ol_ath_peer);
  6942. #else
  6943. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  6944. #endif
  6945. wlan_minidump_log(peer,
  6946. sizeof(*peer),
  6947. soc->ctrl_psoc,
  6948. WLAN_MD_DP_PEER, "dp_peer");
  6949. if (!peer) {
  6950. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  6951. return QDF_STATUS_E_FAILURE; /* failure */
  6952. }
  6953. qdf_mem_zero(peer, sizeof(struct dp_peer));
  6954. /* store provided params */
  6955. peer->vdev = vdev;
  6956. /* initialize the peer_id */
  6957. peer->peer_id = HTT_INVALID_PEER;
  6958. qdf_mem_copy(
  6959. &peer->mac_addr.raw[0], peer_mac_addr, QDF_MAC_ADDR_SIZE);
  6960. DP_PEER_SET_TYPE(peer, peer_type);
  6961. if (IS_MLO_DP_MLD_PEER(peer)) {
  6962. if (dp_txrx_peer_attach(soc, peer) !=
  6963. QDF_STATUS_SUCCESS)
  6964. goto fail; /* failure */
  6965. dp_mld_peer_init_link_peers_info(peer);
  6966. } else if (dp_monitor_peer_attach(soc, peer) !=
  6967. QDF_STATUS_SUCCESS)
  6968. dp_warn("peer monitor ctx alloc failed");
  6969. TAILQ_INIT(&peer->ast_entry_list);
  6970. /* get the vdev reference for new peer */
  6971. dp_vdev_get_ref(soc, vdev, DP_MOD_ID_CHILD);
  6972. if ((vdev->opmode == wlan_op_mode_sta) &&
  6973. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  6974. QDF_MAC_ADDR_SIZE)) {
  6975. ast_type = CDP_TXRX_AST_TYPE_SELF;
  6976. }
  6977. qdf_spinlock_create(&peer->peer_state_lock);
  6978. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  6979. qdf_spinlock_create(&peer->peer_info_lock);
  6980. /* reset the ast index to flowid table */
  6981. dp_peer_reset_flowq_map(peer);
  6982. qdf_atomic_init(&peer->ref_cnt);
  6983. for (i = 0; i < DP_MOD_ID_MAX; i++)
  6984. qdf_atomic_init(&peer->mod_refs[i]);
  6985. /* keep one reference for attach */
  6986. qdf_atomic_inc(&peer->ref_cnt);
  6987. qdf_atomic_inc(&peer->mod_refs[DP_MOD_ID_CONFIG]);
  6988. dp_peer_vdev_list_add(soc, vdev, peer);
  6989. /* TODO: See if hash based search is required */
  6990. dp_peer_find_hash_add(soc, peer);
  6991. /* Initialize the peer state */
  6992. peer->state = OL_TXRX_PEER_STATE_DISC;
  6993. dp_info("vdev %pK created peer %pK ("QDF_MAC_ADDR_FMT") vdev_ref_cnt "
  6994. "%d peer_ref_cnt: %d",
  6995. vdev, peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  6996. qdf_atomic_read(&vdev->ref_cnt),
  6997. qdf_atomic_read(&peer->ref_cnt));
  6998. /*
  6999. * For every peer MAp message search and set if bss_peer
  7000. */
  7001. if (qdf_mem_cmp(peer->mac_addr.raw, vdev->mac_addr.raw,
  7002. QDF_MAC_ADDR_SIZE) == 0 &&
  7003. (wlan_op_mode_sta != vdev->opmode)) {
  7004. dp_info("vdev bss_peer!!");
  7005. peer->bss_peer = 1;
  7006. if (peer->txrx_peer)
  7007. peer->txrx_peer->bss_peer = 1;
  7008. }
  7009. if (wlan_op_mode_sta == vdev->opmode &&
  7010. qdf_mem_cmp(peer->mac_addr.raw, vdev->mac_addr.raw,
  7011. QDF_MAC_ADDR_SIZE) == 0) {
  7012. peer->sta_self_peer = 1;
  7013. }
  7014. dp_peer_rx_tids_create(peer);
  7015. peer->valid = 1;
  7016. dp_local_peer_id_alloc(pdev, peer);
  7017. DP_STATS_INIT(peer);
  7018. if (dp_peer_sawf_ctx_alloc(soc, peer) != QDF_STATUS_SUCCESS)
  7019. dp_warn("peer sawf context alloc failed");
  7020. dp_peer_update_state(soc, peer, DP_PEER_STATE_INIT);
  7021. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7022. return QDF_STATUS_SUCCESS;
  7023. fail:
  7024. qdf_mem_free(peer);
  7025. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7026. return QDF_STATUS_E_FAILURE;
  7027. }
  7028. static QDF_STATUS dp_peer_legacy_setup(struct dp_soc *soc, struct dp_peer *peer)
  7029. {
  7030. /* txrx_peer might exist already in peer reuse case */
  7031. if (peer->txrx_peer)
  7032. return QDF_STATUS_SUCCESS;
  7033. if (dp_txrx_peer_attach(soc, peer) !=
  7034. QDF_STATUS_SUCCESS) {
  7035. dp_err("peer txrx ctx alloc failed");
  7036. return QDF_STATUS_E_FAILURE;
  7037. }
  7038. return QDF_STATUS_SUCCESS;
  7039. }
  7040. #ifdef WLAN_FEATURE_11BE_MLO
  7041. QDF_STATUS dp_peer_mlo_setup(
  7042. struct dp_soc *soc,
  7043. struct dp_peer *peer,
  7044. uint8_t vdev_id,
  7045. struct cdp_peer_setup_info *setup_info)
  7046. {
  7047. struct dp_peer *mld_peer = NULL;
  7048. /* Non-MLO connection, do nothing */
  7049. if (!setup_info || !setup_info->mld_peer_mac)
  7050. return QDF_STATUS_SUCCESS;
  7051. dp_info("link peer:" QDF_MAC_ADDR_FMT "mld peer:" QDF_MAC_ADDR_FMT
  7052. "assoc_link %d, primary_link %d",
  7053. QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  7054. QDF_MAC_ADDR_REF(setup_info->mld_peer_mac),
  7055. setup_info->is_first_link,
  7056. setup_info->is_primary_link);
  7057. /* if this is the first link peer */
  7058. if (setup_info->is_first_link)
  7059. /* create MLD peer */
  7060. dp_peer_create_wifi3((struct cdp_soc_t *)soc,
  7061. vdev_id,
  7062. setup_info->mld_peer_mac,
  7063. CDP_MLD_PEER_TYPE);
  7064. peer->first_link = setup_info->is_first_link;
  7065. peer->primary_link = setup_info->is_primary_link;
  7066. mld_peer = dp_mld_peer_find_hash_find(soc,
  7067. setup_info->mld_peer_mac,
  7068. 0, vdev_id, DP_MOD_ID_CDP);
  7069. if (mld_peer) {
  7070. if (setup_info->is_first_link) {
  7071. /* assign rx_tid to mld peer */
  7072. mld_peer->rx_tid = peer->rx_tid;
  7073. /* no cdp_peer_setup for MLD peer,
  7074. * set it for addba processing
  7075. */
  7076. qdf_atomic_set(&mld_peer->is_default_route_set, 1);
  7077. } else {
  7078. /* free link peer original rx_tids mem */
  7079. dp_peer_rx_tids_destroy(peer);
  7080. /* assign mld peer rx_tid to link peer */
  7081. peer->rx_tid = mld_peer->rx_tid;
  7082. }
  7083. if (setup_info->is_primary_link &&
  7084. !setup_info->is_first_link) {
  7085. /*
  7086. * if first link is not the primary link,
  7087. * then need to change mld_peer->vdev as
  7088. * primary link dp_vdev is not same one
  7089. * during mld peer creation.
  7090. */
  7091. dp_info("Primary link is not the first link. vdev: %pK,"
  7092. "vdev_id %d vdev_ref_cnt %d",
  7093. mld_peer->vdev, vdev_id,
  7094. qdf_atomic_read(&mld_peer->vdev->ref_cnt));
  7095. /* release the ref to original dp_vdev */
  7096. dp_vdev_unref_delete(soc, mld_peer->vdev,
  7097. DP_MOD_ID_CHILD);
  7098. /*
  7099. * get the ref to new dp_vdev,
  7100. * increase dp_vdev ref_cnt
  7101. */
  7102. mld_peer->vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  7103. DP_MOD_ID_CHILD);
  7104. mld_peer->txrx_peer->vdev = mld_peer->vdev;
  7105. }
  7106. /* associate mld and link peer */
  7107. dp_link_peer_add_mld_peer(peer, mld_peer);
  7108. dp_mld_peer_add_link_peer(mld_peer, peer);
  7109. mld_peer->txrx_peer->mld_peer = 1;
  7110. dp_peer_unref_delete(mld_peer, DP_MOD_ID_CDP);
  7111. } else {
  7112. peer->mld_peer = NULL;
  7113. dp_err("mld peer" QDF_MAC_ADDR_FMT "not found!",
  7114. QDF_MAC_ADDR_REF(setup_info->mld_peer_mac));
  7115. return QDF_STATUS_E_FAILURE;
  7116. }
  7117. return QDF_STATUS_SUCCESS;
  7118. }
  7119. /*
  7120. * dp_mlo_peer_authorize() - authorize MLO peer
  7121. * @soc: soc handle
  7122. * @peer: pointer to link peer
  7123. *
  7124. * return void
  7125. */
  7126. static void dp_mlo_peer_authorize(struct dp_soc *soc,
  7127. struct dp_peer *peer)
  7128. {
  7129. int i;
  7130. struct dp_peer *link_peer = NULL;
  7131. struct dp_peer *mld_peer = peer->mld_peer;
  7132. struct dp_mld_link_peers link_peers_info;
  7133. if (!mld_peer)
  7134. return;
  7135. /* get link peers with reference */
  7136. dp_get_link_peers_ref_from_mld_peer(soc, mld_peer,
  7137. &link_peers_info,
  7138. DP_MOD_ID_CDP);
  7139. for (i = 0; i < link_peers_info.num_links; i++) {
  7140. link_peer = link_peers_info.link_peers[i];
  7141. if (!link_peer->authorize) {
  7142. dp_release_link_peers_ref(&link_peers_info,
  7143. DP_MOD_ID_CDP);
  7144. mld_peer->authorize = false;
  7145. return;
  7146. }
  7147. }
  7148. /* if we are here all link peers are authorized,
  7149. * authorize ml_peer also
  7150. */
  7151. mld_peer->authorize = true;
  7152. /* release link peers reference */
  7153. dp_release_link_peers_ref(&link_peers_info, DP_MOD_ID_CDP);
  7154. }
  7155. #endif
  7156. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  7157. enum cdp_host_reo_dest_ring *reo_dest,
  7158. bool *hash_based)
  7159. {
  7160. struct dp_soc *soc;
  7161. struct dp_pdev *pdev;
  7162. pdev = vdev->pdev;
  7163. soc = pdev->soc;
  7164. /*
  7165. * hash based steering is disabled for Radios which are offloaded
  7166. * to NSS
  7167. */
  7168. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  7169. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  7170. /*
  7171. * Below line of code will ensure the proper reo_dest ring is chosen
  7172. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  7173. */
  7174. *reo_dest = pdev->reo_dest;
  7175. }
  7176. #ifdef IPA_OFFLOAD
  7177. /**
  7178. * dp_is_vdev_subtype_p2p() - Check if the subtype for vdev is P2P
  7179. * @vdev: Virtual device
  7180. *
  7181. * Return: true if the vdev is of subtype P2P
  7182. * false if the vdev is of any other subtype
  7183. */
  7184. static inline bool dp_is_vdev_subtype_p2p(struct dp_vdev *vdev)
  7185. {
  7186. if (vdev->subtype == wlan_op_subtype_p2p_device ||
  7187. vdev->subtype == wlan_op_subtype_p2p_cli ||
  7188. vdev->subtype == wlan_op_subtype_p2p_go)
  7189. return true;
  7190. return false;
  7191. }
  7192. /*
  7193. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  7194. * @vdev: Datapath VDEV handle
  7195. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  7196. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  7197. *
  7198. * If IPA is enabled in ini, for SAP mode, disable hash based
  7199. * steering, use default reo_dst ring for RX. Use config values for other modes.
  7200. * Return: None
  7201. */
  7202. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  7203. struct cdp_peer_setup_info *setup_info,
  7204. enum cdp_host_reo_dest_ring *reo_dest,
  7205. bool *hash_based,
  7206. uint8_t *lmac_peer_id_msb)
  7207. {
  7208. struct dp_soc *soc;
  7209. struct dp_pdev *pdev;
  7210. pdev = vdev->pdev;
  7211. soc = pdev->soc;
  7212. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  7213. /* For P2P-GO interfaces we do not need to change the REO
  7214. * configuration even if IPA config is enabled
  7215. */
  7216. if (dp_is_vdev_subtype_p2p(vdev))
  7217. return;
  7218. /*
  7219. * If IPA is enabled, disable hash-based flow steering and set
  7220. * reo_dest_ring_4 as the REO ring to receive packets on.
  7221. * IPA is configured to reap reo_dest_ring_4.
  7222. *
  7223. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  7224. * value enum value is from 1 - 4.
  7225. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  7226. */
  7227. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  7228. if (vdev->opmode == wlan_op_mode_ap) {
  7229. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  7230. *hash_based = 0;
  7231. } else if (vdev->opmode == wlan_op_mode_sta &&
  7232. dp_ipa_is_mdm_platform()) {
  7233. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  7234. }
  7235. }
  7236. }
  7237. #else
  7238. /*
  7239. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  7240. * @vdev: Datapath VDEV handle
  7241. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  7242. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  7243. *
  7244. * Use system config values for hash based steering.
  7245. * Return: None
  7246. */
  7247. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  7248. struct cdp_peer_setup_info *setup_info,
  7249. enum cdp_host_reo_dest_ring *reo_dest,
  7250. bool *hash_based,
  7251. uint8_t *lmac_peer_id_msb)
  7252. {
  7253. struct dp_soc *soc = vdev->pdev->soc;
  7254. soc->arch_ops.peer_get_reo_hash(vdev, setup_info, reo_dest, hash_based,
  7255. lmac_peer_id_msb);
  7256. }
  7257. #endif /* IPA_OFFLOAD */
  7258. /*
  7259. * dp_peer_setup_wifi3() - initialize the peer
  7260. * @soc_hdl: soc handle object
  7261. * @vdev_id : vdev_id of vdev object
  7262. * @peer_mac: Peer's mac address
  7263. * @peer_setup_info: peer setup info for MLO
  7264. *
  7265. * Return: QDF_STATUS
  7266. */
  7267. static QDF_STATUS
  7268. dp_peer_setup_wifi3(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  7269. uint8_t *peer_mac,
  7270. struct cdp_peer_setup_info *setup_info)
  7271. {
  7272. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7273. struct dp_pdev *pdev;
  7274. bool hash_based = 0;
  7275. enum cdp_host_reo_dest_ring reo_dest;
  7276. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7277. struct dp_vdev *vdev = NULL;
  7278. struct dp_peer *peer =
  7279. dp_peer_find_hash_find(soc, peer_mac, 0, vdev_id,
  7280. DP_MOD_ID_CDP);
  7281. struct dp_peer *mld_peer = NULL;
  7282. enum wlan_op_mode vdev_opmode;
  7283. uint8_t lmac_peer_id_msb = 0;
  7284. if (!peer)
  7285. return QDF_STATUS_E_FAILURE;
  7286. vdev = peer->vdev;
  7287. if (!vdev) {
  7288. status = QDF_STATUS_E_FAILURE;
  7289. goto fail;
  7290. }
  7291. /* save vdev related member in case vdev freed */
  7292. vdev_opmode = vdev->opmode;
  7293. pdev = vdev->pdev;
  7294. dp_peer_setup_get_reo_hash(vdev, setup_info,
  7295. &reo_dest, &hash_based,
  7296. &lmac_peer_id_msb);
  7297. dp_info("pdev: %d vdev :%d opmode:%u hash-based-steering:%d default-reo_dest:%u",
  7298. pdev->pdev_id, vdev->vdev_id,
  7299. vdev->opmode, hash_based, reo_dest);
  7300. /*
  7301. * There are corner cases where the AD1 = AD2 = "VAPs address"
  7302. * i.e both the devices have same MAC address. In these
  7303. * cases we want such pkts to be processed in NULL Q handler
  7304. * which is REO2TCL ring. for this reason we should
  7305. * not setup reo_queues and default route for bss_peer.
  7306. */
  7307. if (!IS_MLO_DP_MLD_PEER(peer))
  7308. dp_monitor_peer_tx_init(pdev, peer);
  7309. if (!setup_info)
  7310. if (dp_peer_legacy_setup(soc, peer) !=
  7311. QDF_STATUS_SUCCESS) {
  7312. status = QDF_STATUS_E_RESOURCES;
  7313. goto fail;
  7314. }
  7315. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap) {
  7316. status = QDF_STATUS_E_FAILURE;
  7317. goto fail;
  7318. }
  7319. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  7320. /* TODO: Check the destination ring number to be passed to FW */
  7321. soc->cdp_soc.ol_ops->peer_set_default_routing(
  7322. soc->ctrl_psoc,
  7323. peer->vdev->pdev->pdev_id,
  7324. peer->mac_addr.raw,
  7325. peer->vdev->vdev_id, hash_based, reo_dest,
  7326. lmac_peer_id_msb);
  7327. }
  7328. qdf_atomic_set(&peer->is_default_route_set, 1);
  7329. status = dp_peer_mlo_setup(soc, peer, vdev->vdev_id, setup_info);
  7330. if (QDF_IS_STATUS_ERROR(status)) {
  7331. dp_peer_err("peer mlo setup failed");
  7332. qdf_assert_always(0);
  7333. }
  7334. if (vdev_opmode != wlan_op_mode_monitor) {
  7335. /* In case of MLD peer, switch peer to mld peer and
  7336. * do peer_rx_init.
  7337. */
  7338. if (hal_reo_shared_qaddr_is_enable(soc->hal_soc) &&
  7339. IS_MLO_DP_LINK_PEER(peer)) {
  7340. if (setup_info && setup_info->is_first_link) {
  7341. mld_peer = DP_GET_MLD_PEER_FROM_PEER(peer);
  7342. if (mld_peer)
  7343. dp_peer_rx_init(pdev, mld_peer);
  7344. else
  7345. dp_peer_err("MLD peer null. Primary link peer:%pK", peer);
  7346. }
  7347. } else {
  7348. dp_peer_rx_init(pdev, peer);
  7349. }
  7350. }
  7351. dp_soc_txrx_peer_setup(vdev_opmode, soc, peer);
  7352. if (!IS_MLO_DP_MLD_PEER(peer))
  7353. dp_peer_ppdu_delayed_ba_init(peer);
  7354. fail:
  7355. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7356. return status;
  7357. }
  7358. /*
  7359. * dp_cp_peer_del_resp_handler - Handle the peer delete response
  7360. * @soc_hdl: Datapath SOC handle
  7361. * @vdev_id: id of virtual device object
  7362. * @mac_addr: Mac address of the peer
  7363. *
  7364. * Return: QDF_STATUS
  7365. */
  7366. static QDF_STATUS dp_cp_peer_del_resp_handler(struct cdp_soc_t *soc_hdl,
  7367. uint8_t vdev_id,
  7368. uint8_t *mac_addr)
  7369. {
  7370. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7371. struct dp_ast_entry *ast_entry = NULL;
  7372. txrx_ast_free_cb cb = NULL;
  7373. void *cookie;
  7374. if (soc->ast_offload_support)
  7375. return QDF_STATUS_E_INVAL;
  7376. qdf_spin_lock_bh(&soc->ast_lock);
  7377. ast_entry =
  7378. dp_peer_ast_hash_find_by_vdevid(soc, mac_addr,
  7379. vdev_id);
  7380. /* in case of qwrap we have multiple BSS peers
  7381. * with same mac address
  7382. *
  7383. * AST entry for this mac address will be created
  7384. * only for one peer hence it will be NULL here
  7385. */
  7386. if ((!ast_entry || !ast_entry->delete_in_progress) ||
  7387. (ast_entry->peer_id != HTT_INVALID_PEER)) {
  7388. qdf_spin_unlock_bh(&soc->ast_lock);
  7389. return QDF_STATUS_E_FAILURE;
  7390. }
  7391. if (ast_entry->is_mapped)
  7392. soc->ast_table[ast_entry->ast_idx] = NULL;
  7393. DP_STATS_INC(soc, ast.deleted, 1);
  7394. dp_peer_ast_hash_remove(soc, ast_entry);
  7395. cb = ast_entry->callback;
  7396. cookie = ast_entry->cookie;
  7397. ast_entry->callback = NULL;
  7398. ast_entry->cookie = NULL;
  7399. soc->num_ast_entries--;
  7400. qdf_spin_unlock_bh(&soc->ast_lock);
  7401. if (cb) {
  7402. cb(soc->ctrl_psoc,
  7403. dp_soc_to_cdp_soc(soc),
  7404. cookie,
  7405. CDP_TXRX_AST_DELETED);
  7406. }
  7407. qdf_mem_free(ast_entry);
  7408. return QDF_STATUS_SUCCESS;
  7409. }
  7410. /*
  7411. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  7412. * @txrx_soc: cdp soc handle
  7413. * @ac: Access category
  7414. * @value: timeout value in millisec
  7415. *
  7416. * Return: void
  7417. */
  7418. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  7419. uint8_t ac, uint32_t value)
  7420. {
  7421. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  7422. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  7423. }
  7424. /*
  7425. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  7426. * @txrx_soc: cdp soc handle
  7427. * @ac: access category
  7428. * @value: timeout value in millisec
  7429. *
  7430. * Return: void
  7431. */
  7432. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  7433. uint8_t ac, uint32_t *value)
  7434. {
  7435. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  7436. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  7437. }
  7438. /*
  7439. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  7440. * @txrx_soc: cdp soc handle
  7441. * @pdev_id: id of physical device object
  7442. * @val: reo destination ring index (1 - 4)
  7443. *
  7444. * Return: QDF_STATUS
  7445. */
  7446. static QDF_STATUS
  7447. dp_set_pdev_reo_dest(struct cdp_soc_t *txrx_soc, uint8_t pdev_id,
  7448. enum cdp_host_reo_dest_ring val)
  7449. {
  7450. struct dp_pdev *pdev =
  7451. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)txrx_soc,
  7452. pdev_id);
  7453. if (pdev) {
  7454. pdev->reo_dest = val;
  7455. return QDF_STATUS_SUCCESS;
  7456. }
  7457. return QDF_STATUS_E_FAILURE;
  7458. }
  7459. /*
  7460. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  7461. * @txrx_soc: cdp soc handle
  7462. * @pdev_id: id of physical device object
  7463. *
  7464. * Return: reo destination ring index
  7465. */
  7466. static enum cdp_host_reo_dest_ring
  7467. dp_get_pdev_reo_dest(struct cdp_soc_t *txrx_soc, uint8_t pdev_id)
  7468. {
  7469. struct dp_pdev *pdev =
  7470. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)txrx_soc,
  7471. pdev_id);
  7472. if (pdev)
  7473. return pdev->reo_dest;
  7474. else
  7475. return cdp_host_reo_dest_ring_unknown;
  7476. }
  7477. #ifdef WLAN_SUPPORT_MSCS
  7478. /*
  7479. * dp_record_mscs_params - MSCS parameters sent by the STA in
  7480. * the MSCS Request to the AP. The AP makes a note of these
  7481. * parameters while comparing the MSDUs sent by the STA, to
  7482. * send the downlink traffic with correct User priority.
  7483. * @soc - Datapath soc handle
  7484. * @peer_mac - STA Mac address
  7485. * @vdev_id - ID of the vdev handle
  7486. * @mscs_params - Structure having MSCS parameters obtained
  7487. * from handshake
  7488. * @active - Flag to set MSCS active/inactive
  7489. * return type - QDF_STATUS - Success/Invalid
  7490. */
  7491. static QDF_STATUS
  7492. dp_record_mscs_params(struct cdp_soc_t *soc_hdl, uint8_t *peer_mac,
  7493. uint8_t vdev_id, struct cdp_mscs_params *mscs_params,
  7494. bool active)
  7495. {
  7496. struct dp_peer *peer;
  7497. QDF_STATUS status = QDF_STATUS_E_INVAL;
  7498. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7499. peer = dp_peer_find_hash_find(soc, peer_mac, 0, vdev_id,
  7500. DP_MOD_ID_CDP);
  7501. if (!peer) {
  7502. dp_err("Peer is NULL!");
  7503. goto fail;
  7504. }
  7505. if (!active) {
  7506. dp_info("MSCS Procedure is terminated");
  7507. peer->mscs_active = active;
  7508. goto fail;
  7509. }
  7510. if (mscs_params->classifier_type == IEEE80211_TCLAS_MASK_CLA_TYPE_4) {
  7511. /* Populate entries inside IPV4 database first */
  7512. peer->mscs_ipv4_parameter.user_priority_bitmap =
  7513. mscs_params->user_pri_bitmap;
  7514. peer->mscs_ipv4_parameter.user_priority_limit =
  7515. mscs_params->user_pri_limit;
  7516. peer->mscs_ipv4_parameter.classifier_mask =
  7517. mscs_params->classifier_mask;
  7518. /* Populate entries inside IPV6 database */
  7519. peer->mscs_ipv6_parameter.user_priority_bitmap =
  7520. mscs_params->user_pri_bitmap;
  7521. peer->mscs_ipv6_parameter.user_priority_limit =
  7522. mscs_params->user_pri_limit;
  7523. peer->mscs_ipv6_parameter.classifier_mask =
  7524. mscs_params->classifier_mask;
  7525. peer->mscs_active = 1;
  7526. dp_info("\n\tMSCS Procedure request based parameters for "QDF_MAC_ADDR_FMT"\n"
  7527. "\tClassifier_type = %d\tUser priority bitmap = %x\n"
  7528. "\tUser priority limit = %x\tClassifier mask = %x",
  7529. QDF_MAC_ADDR_REF(peer_mac),
  7530. mscs_params->classifier_type,
  7531. peer->mscs_ipv4_parameter.user_priority_bitmap,
  7532. peer->mscs_ipv4_parameter.user_priority_limit,
  7533. peer->mscs_ipv4_parameter.classifier_mask);
  7534. }
  7535. status = QDF_STATUS_SUCCESS;
  7536. fail:
  7537. if (peer)
  7538. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7539. return status;
  7540. }
  7541. #endif
  7542. /*
  7543. * dp_get_sec_type() - Get the security type
  7544. * @soc: soc handle
  7545. * @vdev_id: id of dp handle
  7546. * @peer_mac: mac of datapath PEER handle
  7547. * @sec_idx: Security id (mcast, ucast)
  7548. *
  7549. * return sec_type: Security type
  7550. */
  7551. static int dp_get_sec_type(struct cdp_soc_t *soc, uint8_t vdev_id,
  7552. uint8_t *peer_mac, uint8_t sec_idx)
  7553. {
  7554. int sec_type = 0;
  7555. struct dp_peer *peer =
  7556. dp_peer_get_tgt_peer_hash_find((struct dp_soc *)soc,
  7557. peer_mac, 0, vdev_id,
  7558. DP_MOD_ID_CDP);
  7559. if (!peer) {
  7560. dp_cdp_err("%pK: Peer is NULL!\n", (struct dp_soc *)soc);
  7561. return sec_type;
  7562. }
  7563. if (!peer->txrx_peer) {
  7564. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7565. dp_peer_debug("%pK: txrx peer is NULL!\n", soc);
  7566. return sec_type;
  7567. }
  7568. sec_type = peer->txrx_peer->security[sec_idx].sec_type;
  7569. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7570. return sec_type;
  7571. }
  7572. /*
  7573. * dp_peer_authorize() - authorize txrx peer
  7574. * @soc: soc handle
  7575. * @vdev_id: id of dp handle
  7576. * @peer_mac: mac of datapath PEER handle
  7577. * @authorize
  7578. *
  7579. */
  7580. static QDF_STATUS
  7581. dp_peer_authorize(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  7582. uint8_t *peer_mac, uint32_t authorize)
  7583. {
  7584. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7585. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7586. struct dp_peer *peer = dp_peer_get_tgt_peer_hash_find(soc, peer_mac,
  7587. 0, vdev_id,
  7588. DP_MOD_ID_CDP);
  7589. if (!peer) {
  7590. dp_cdp_debug("%pK: Peer is NULL!\n", soc);
  7591. status = QDF_STATUS_E_FAILURE;
  7592. } else {
  7593. peer->authorize = authorize ? 1 : 0;
  7594. if (peer->txrx_peer)
  7595. peer->txrx_peer->authorize = peer->authorize;
  7596. if (!peer->authorize)
  7597. dp_peer_flush_frags(soc_hdl, vdev_id, peer_mac);
  7598. dp_mlo_peer_authorize(soc, peer);
  7599. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7600. }
  7601. return status;
  7602. }
  7603. /*
  7604. * dp_peer_get_authorize() - get peer authorize status
  7605. * @soc: soc handle
  7606. * @vdev_id: id of dp handle
  7607. * @peer_mac: mac of datapath PEER handle
  7608. *
  7609. * Retusn: true is peer is authorized, false otherwise
  7610. */
  7611. static bool
  7612. dp_peer_get_authorize(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  7613. uint8_t *peer_mac)
  7614. {
  7615. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7616. bool authorize = false;
  7617. struct dp_peer *peer = dp_peer_find_hash_find(soc, peer_mac,
  7618. 0, vdev_id,
  7619. DP_MOD_ID_CDP);
  7620. if (!peer) {
  7621. dp_cdp_debug("%pK: Peer is NULL!\n", soc);
  7622. return authorize;
  7623. }
  7624. authorize = peer->authorize;
  7625. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7626. return authorize;
  7627. }
  7628. /**
  7629. * dp_vdev_unref_delete() - check and process vdev delete
  7630. * @soc : DP specific soc pointer
  7631. * @vdev: DP specific vdev pointer
  7632. * @mod_id: module id
  7633. *
  7634. */
  7635. void dp_vdev_unref_delete(struct dp_soc *soc, struct dp_vdev *vdev,
  7636. enum dp_mod_id mod_id)
  7637. {
  7638. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  7639. void *vdev_delete_context = NULL;
  7640. uint8_t vdev_id = vdev->vdev_id;
  7641. struct dp_pdev *pdev = vdev->pdev;
  7642. struct dp_vdev *tmp_vdev = NULL;
  7643. uint8_t found = 0;
  7644. QDF_ASSERT(qdf_atomic_dec_return(&vdev->mod_refs[mod_id]) >= 0);
  7645. /* Return if this is not the last reference*/
  7646. if (!qdf_atomic_dec_and_test(&vdev->ref_cnt))
  7647. return;
  7648. /*
  7649. * This should be set as last reference need to released
  7650. * after cdp_vdev_detach() is called
  7651. *
  7652. * if this assert is hit there is a ref count issue
  7653. */
  7654. QDF_ASSERT(vdev->delete.pending);
  7655. vdev_delete_cb = vdev->delete.callback;
  7656. vdev_delete_context = vdev->delete.context;
  7657. dp_info("deleting vdev object %pK ("QDF_MAC_ADDR_FMT")- its last peer is done",
  7658. vdev, QDF_MAC_ADDR_REF(vdev->mac_addr.raw));
  7659. if (wlan_op_mode_monitor == vdev->opmode) {
  7660. dp_monitor_vdev_delete(soc, vdev);
  7661. goto free_vdev;
  7662. }
  7663. /* all peers are gone, go ahead and delete it */
  7664. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  7665. FLOW_TYPE_VDEV, vdev_id);
  7666. dp_tx_vdev_detach(vdev);
  7667. dp_monitor_vdev_detach(vdev);
  7668. free_vdev:
  7669. qdf_spinlock_destroy(&vdev->peer_list_lock);
  7670. qdf_spin_lock_bh(&soc->inactive_vdev_list_lock);
  7671. TAILQ_FOREACH(tmp_vdev, &soc->inactive_vdev_list,
  7672. inactive_list_elem) {
  7673. if (tmp_vdev == vdev) {
  7674. found = 1;
  7675. break;
  7676. }
  7677. }
  7678. if (found)
  7679. TAILQ_REMOVE(&soc->inactive_vdev_list, vdev,
  7680. inactive_list_elem);
  7681. /* delete this peer from the list */
  7682. qdf_spin_unlock_bh(&soc->inactive_vdev_list_lock);
  7683. dp_info("deleting vdev object %pK ("QDF_MAC_ADDR_FMT")",
  7684. vdev, QDF_MAC_ADDR_REF(vdev->mac_addr.raw));
  7685. wlan_minidump_remove(vdev, sizeof(*vdev), soc->ctrl_psoc,
  7686. WLAN_MD_DP_VDEV, "dp_vdev");
  7687. qdf_mem_free(vdev);
  7688. vdev = NULL;
  7689. if (vdev_delete_cb)
  7690. vdev_delete_cb(vdev_delete_context);
  7691. }
  7692. qdf_export_symbol(dp_vdev_unref_delete);
  7693. /*
  7694. * dp_peer_unref_delete() - unref and delete peer
  7695. * @peer_handle: Datapath peer handle
  7696. * @mod_id: ID of module releasing reference
  7697. *
  7698. */
  7699. void dp_peer_unref_delete(struct dp_peer *peer, enum dp_mod_id mod_id)
  7700. {
  7701. struct dp_vdev *vdev = peer->vdev;
  7702. struct dp_pdev *pdev = vdev->pdev;
  7703. struct dp_soc *soc = pdev->soc;
  7704. uint16_t peer_id;
  7705. struct dp_peer *tmp_peer;
  7706. bool found = false;
  7707. if (mod_id > DP_MOD_ID_RX)
  7708. QDF_ASSERT(qdf_atomic_dec_return(&peer->mod_refs[mod_id]) >= 0);
  7709. /*
  7710. * Hold the lock all the way from checking if the peer ref count
  7711. * is zero until the peer references are removed from the hash
  7712. * table and vdev list (if the peer ref count is zero).
  7713. * This protects against a new HL tx operation starting to use the
  7714. * peer object just after this function concludes it's done being used.
  7715. * Furthermore, the lock needs to be held while checking whether the
  7716. * vdev's list of peers is empty, to make sure that list is not modified
  7717. * concurrently with the empty check.
  7718. */
  7719. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  7720. peer_id = peer->peer_id;
  7721. /*
  7722. * Make sure that the reference to the peer in
  7723. * peer object map is removed
  7724. */
  7725. QDF_ASSERT(peer_id == HTT_INVALID_PEER);
  7726. dp_peer_info("Deleting peer %pK ("QDF_MAC_ADDR_FMT")", peer,
  7727. QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  7728. dp_peer_sawf_ctx_free(soc, peer);
  7729. wlan_minidump_remove(peer, sizeof(*peer), soc->ctrl_psoc,
  7730. WLAN_MD_DP_PEER, "dp_peer");
  7731. qdf_spin_lock_bh(&soc->inactive_peer_list_lock);
  7732. TAILQ_FOREACH(tmp_peer, &soc->inactive_peer_list,
  7733. inactive_list_elem) {
  7734. if (tmp_peer == peer) {
  7735. found = 1;
  7736. break;
  7737. }
  7738. }
  7739. if (found)
  7740. TAILQ_REMOVE(&soc->inactive_peer_list, peer,
  7741. inactive_list_elem);
  7742. /* delete this peer from the list */
  7743. qdf_spin_unlock_bh(&soc->inactive_peer_list_lock);
  7744. DP_AST_ASSERT(TAILQ_EMPTY(&peer->ast_entry_list));
  7745. dp_peer_update_state(soc, peer, DP_PEER_STATE_FREED);
  7746. /* cleanup the peer data */
  7747. dp_peer_cleanup(vdev, peer);
  7748. if (!IS_MLO_DP_MLD_PEER(peer))
  7749. dp_monitor_peer_detach(soc, peer);
  7750. qdf_spinlock_destroy(&peer->peer_state_lock);
  7751. dp_txrx_peer_detach(soc, peer);
  7752. qdf_mem_free(peer);
  7753. /*
  7754. * Decrement ref count taken at peer create
  7755. */
  7756. dp_peer_info("Deleted peer. Unref vdev %pK, vdev_ref_cnt %d",
  7757. vdev, qdf_atomic_read(&vdev->ref_cnt));
  7758. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CHILD);
  7759. }
  7760. }
  7761. qdf_export_symbol(dp_peer_unref_delete);
  7762. /*
  7763. * dp_txrx_peer_unref_delete() - unref and delete peer
  7764. * @handle: Datapath txrx ref handle
  7765. * @mod_id: Module ID of the caller
  7766. *
  7767. */
  7768. void dp_txrx_peer_unref_delete(dp_txrx_ref_handle handle,
  7769. enum dp_mod_id mod_id)
  7770. {
  7771. dp_peer_unref_delete((struct dp_peer *)handle, mod_id);
  7772. }
  7773. qdf_export_symbol(dp_txrx_peer_unref_delete);
  7774. /*
  7775. * dp_peer_delete_wifi3() – Delete txrx peer
  7776. * @soc_hdl: soc handle
  7777. * @vdev_id: id of dp handle
  7778. * @peer_mac: mac of datapath PEER handle
  7779. * @bitmap: bitmap indicating special handling of request.
  7780. * @peer_type: peer type (link or MLD)
  7781. *
  7782. */
  7783. static QDF_STATUS dp_peer_delete_wifi3(struct cdp_soc_t *soc_hdl,
  7784. uint8_t vdev_id,
  7785. uint8_t *peer_mac, uint32_t bitmap,
  7786. enum cdp_peer_type peer_type)
  7787. {
  7788. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7789. struct dp_peer *peer;
  7790. struct cdp_peer_info peer_info = { 0 };
  7791. struct dp_vdev *vdev = NULL;
  7792. DP_PEER_INFO_PARAMS_INIT(&peer_info, vdev_id, peer_mac,
  7793. false, peer_type);
  7794. peer = dp_peer_hash_find_wrapper(soc, &peer_info, DP_MOD_ID_CDP);
  7795. /* Peer can be null for monitor vap mac address */
  7796. if (!peer) {
  7797. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  7798. "%s: Invalid peer\n", __func__);
  7799. return QDF_STATUS_E_FAILURE;
  7800. }
  7801. if (!peer->valid) {
  7802. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7803. dp_err("Invalid peer: "QDF_MAC_ADDR_FMT,
  7804. QDF_MAC_ADDR_REF(peer_mac));
  7805. return QDF_STATUS_E_ALREADY;
  7806. }
  7807. vdev = peer->vdev;
  7808. if (!vdev) {
  7809. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7810. return QDF_STATUS_E_FAILURE;
  7811. }
  7812. peer->valid = 0;
  7813. dp_init_info("%pK: peer %pK (" QDF_MAC_ADDR_FMT ") pending-refs %d",
  7814. soc, peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  7815. qdf_atomic_read(&peer->ref_cnt));
  7816. dp_peer_rx_reo_shared_qaddr_delete(soc, peer);
  7817. dp_local_peer_id_free(peer->vdev->pdev, peer);
  7818. /* Drop all rx packets before deleting peer */
  7819. dp_clear_peer_internal(soc, peer);
  7820. qdf_spinlock_destroy(&peer->peer_info_lock);
  7821. dp_peer_multipass_list_remove(peer);
  7822. /* remove the reference to the peer from the hash table */
  7823. dp_peer_find_hash_remove(soc, peer);
  7824. dp_peer_vdev_list_remove(soc, vdev, peer);
  7825. dp_peer_mlo_delete(peer);
  7826. qdf_spin_lock_bh(&soc->inactive_peer_list_lock);
  7827. TAILQ_INSERT_TAIL(&soc->inactive_peer_list, peer,
  7828. inactive_list_elem);
  7829. qdf_spin_unlock_bh(&soc->inactive_peer_list_lock);
  7830. /*
  7831. * Remove the reference added during peer_attach.
  7832. * The peer will still be left allocated until the
  7833. * PEER_UNMAP message arrives to remove the other
  7834. * reference, added by the PEER_MAP message.
  7835. */
  7836. dp_peer_unref_delete(peer, DP_MOD_ID_CONFIG);
  7837. /*
  7838. * Remove the reference taken above
  7839. */
  7840. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7841. return QDF_STATUS_SUCCESS;
  7842. }
  7843. #ifdef DP_RX_UDP_OVER_PEER_ROAM
  7844. static QDF_STATUS dp_update_roaming_peer_wifi3(struct cdp_soc_t *soc_hdl,
  7845. uint8_t vdev_id,
  7846. uint8_t *peer_mac,
  7847. uint32_t auth_status)
  7848. {
  7849. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7850. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  7851. DP_MOD_ID_CDP);
  7852. if (!vdev)
  7853. return QDF_STATUS_E_FAILURE;
  7854. vdev->roaming_peer_status = auth_status;
  7855. qdf_mem_copy(vdev->roaming_peer_mac.raw, peer_mac,
  7856. QDF_MAC_ADDR_SIZE);
  7857. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7858. return QDF_STATUS_SUCCESS;
  7859. }
  7860. #endif
  7861. /*
  7862. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  7863. * @soc_hdl: Datapath soc handle
  7864. * @vdev_id: virtual interface id
  7865. *
  7866. * Return: MAC address on success, NULL on failure.
  7867. *
  7868. */
  7869. static uint8_t *dp_get_vdev_mac_addr_wifi3(struct cdp_soc_t *soc_hdl,
  7870. uint8_t vdev_id)
  7871. {
  7872. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7873. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  7874. DP_MOD_ID_CDP);
  7875. uint8_t *mac = NULL;
  7876. if (!vdev)
  7877. return NULL;
  7878. mac = vdev->mac_addr.raw;
  7879. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7880. return mac;
  7881. }
  7882. /*
  7883. * dp_vdev_set_wds() - Enable per packet stats
  7884. * @soc: DP soc handle
  7885. * @vdev_id: id of DP VDEV handle
  7886. * @val: value
  7887. *
  7888. * Return: none
  7889. */
  7890. static int dp_vdev_set_wds(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  7891. uint32_t val)
  7892. {
  7893. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7894. struct dp_vdev *vdev =
  7895. dp_vdev_get_ref_by_id((struct dp_soc *)soc, vdev_id,
  7896. DP_MOD_ID_CDP);
  7897. if (!vdev)
  7898. return QDF_STATUS_E_FAILURE;
  7899. vdev->wds_enabled = val;
  7900. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7901. return QDF_STATUS_SUCCESS;
  7902. }
  7903. static int dp_get_opmode(struct cdp_soc_t *soc_hdl, uint8_t vdev_id)
  7904. {
  7905. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7906. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  7907. DP_MOD_ID_CDP);
  7908. int opmode;
  7909. if (!vdev) {
  7910. dp_err_rl("vdev for id %d is NULL", vdev_id);
  7911. return -EINVAL;
  7912. }
  7913. opmode = vdev->opmode;
  7914. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7915. return opmode;
  7916. }
  7917. /**
  7918. * dp_get_os_rx_handles_from_vdev_wifi3() - Get os rx handles for a vdev
  7919. * @soc_hdl: ol_txrx_soc_handle handle
  7920. * @vdev_id: vdev id for which os rx handles are needed
  7921. * @stack_fn_p: pointer to stack function pointer
  7922. * @osif_handle_p: pointer to ol_osif_vdev_handle
  7923. *
  7924. * Return: void
  7925. */
  7926. static
  7927. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_soc_t *soc_hdl,
  7928. uint8_t vdev_id,
  7929. ol_txrx_rx_fp *stack_fn_p,
  7930. ol_osif_vdev_handle *osif_vdev_p)
  7931. {
  7932. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7933. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  7934. DP_MOD_ID_CDP);
  7935. if (qdf_unlikely(!vdev)) {
  7936. *stack_fn_p = NULL;
  7937. *osif_vdev_p = NULL;
  7938. return;
  7939. }
  7940. *stack_fn_p = vdev->osif_rx_stack;
  7941. *osif_vdev_p = vdev->osif_vdev;
  7942. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7943. }
  7944. /**
  7945. * dp_get_ctrl_pdev_from_vdev() - Get control pdev of vdev
  7946. * @soc_hdl: datapath soc handle
  7947. * @vdev_id: virtual device/interface id
  7948. *
  7949. * Return: Handle to control pdev
  7950. */
  7951. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(
  7952. struct cdp_soc_t *soc_hdl,
  7953. uint8_t vdev_id)
  7954. {
  7955. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7956. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  7957. DP_MOD_ID_CDP);
  7958. struct dp_pdev *pdev;
  7959. if (!vdev)
  7960. return NULL;
  7961. pdev = vdev->pdev;
  7962. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7963. return pdev ? (struct cdp_cfg *)pdev->wlan_cfg_ctx : NULL;
  7964. }
  7965. /**
  7966. * dp_get_tx_pending() - read pending tx
  7967. * @pdev_handle: Datapath PDEV handle
  7968. *
  7969. * Return: outstanding tx
  7970. */
  7971. static int32_t dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  7972. {
  7973. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7974. return qdf_atomic_read(&pdev->num_tx_outstanding);
  7975. }
  7976. /**
  7977. * dp_get_peer_mac_from_peer_id() - get peer mac
  7978. * @pdev_handle: Datapath PDEV handle
  7979. * @peer_id: Peer ID
  7980. * @peer_mac: MAC addr of PEER
  7981. *
  7982. * Return: QDF_STATUS
  7983. */
  7984. static QDF_STATUS dp_get_peer_mac_from_peer_id(struct cdp_soc_t *soc,
  7985. uint32_t peer_id,
  7986. uint8_t *peer_mac)
  7987. {
  7988. struct dp_peer *peer;
  7989. if (soc && peer_mac) {
  7990. peer = dp_peer_get_ref_by_id((struct dp_soc *)soc,
  7991. (uint16_t)peer_id,
  7992. DP_MOD_ID_CDP);
  7993. if (peer) {
  7994. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  7995. QDF_MAC_ADDR_SIZE);
  7996. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7997. return QDF_STATUS_SUCCESS;
  7998. }
  7999. }
  8000. return QDF_STATUS_E_FAILURE;
  8001. }
  8002. #ifdef MESH_MODE_SUPPORT
  8003. static
  8004. void dp_vdev_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  8005. {
  8006. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  8007. dp_cdp_info("%pK: val %d", vdev->pdev->soc, val);
  8008. vdev->mesh_vdev = val;
  8009. if (val)
  8010. vdev->skip_sw_tid_classification |=
  8011. DP_TX_MESH_ENABLED;
  8012. else
  8013. vdev->skip_sw_tid_classification &=
  8014. ~DP_TX_MESH_ENABLED;
  8015. }
  8016. /*
  8017. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  8018. * @vdev_hdl: virtual device object
  8019. * @val: value to be set
  8020. *
  8021. * Return: void
  8022. */
  8023. static
  8024. void dp_vdev_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  8025. {
  8026. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  8027. dp_cdp_info("%pK: val %d", vdev->pdev->soc, val);
  8028. vdev->mesh_rx_filter = val;
  8029. }
  8030. #endif
  8031. /*
  8032. * dp_vdev_set_hlos_tid_override() - to set hlos tid override
  8033. * @vdev_hdl: virtual device object
  8034. * @val: value to be set
  8035. *
  8036. * Return: void
  8037. */
  8038. static
  8039. void dp_vdev_set_hlos_tid_override(struct dp_vdev *vdev, uint32_t val)
  8040. {
  8041. dp_cdp_info("%pK: val %d", vdev->pdev->soc, val);
  8042. if (val)
  8043. vdev->skip_sw_tid_classification |=
  8044. DP_TXRX_HLOS_TID_OVERRIDE_ENABLED;
  8045. else
  8046. vdev->skip_sw_tid_classification &=
  8047. ~DP_TXRX_HLOS_TID_OVERRIDE_ENABLED;
  8048. }
  8049. /*
  8050. * dp_vdev_get_hlos_tid_override() - to get hlos tid override flag
  8051. * @vdev_hdl: virtual device object
  8052. * @val: value to be set
  8053. *
  8054. * Return: 1 if this flag is set
  8055. */
  8056. static
  8057. uint8_t dp_vdev_get_hlos_tid_override(struct cdp_vdev *vdev_hdl)
  8058. {
  8059. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  8060. return !!(vdev->skip_sw_tid_classification &
  8061. DP_TXRX_HLOS_TID_OVERRIDE_ENABLED);
  8062. }
  8063. #ifdef VDEV_PEER_PROTOCOL_COUNT
  8064. static void dp_enable_vdev_peer_protocol_count(struct cdp_soc_t *soc_hdl,
  8065. int8_t vdev_id,
  8066. bool enable)
  8067. {
  8068. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8069. struct dp_vdev *vdev;
  8070. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  8071. if (!vdev)
  8072. return;
  8073. dp_info("enable %d vdev_id %d", enable, vdev_id);
  8074. vdev->peer_protocol_count_track = enable;
  8075. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8076. }
  8077. static void dp_enable_vdev_peer_protocol_drop_mask(struct cdp_soc_t *soc_hdl,
  8078. int8_t vdev_id,
  8079. int drop_mask)
  8080. {
  8081. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8082. struct dp_vdev *vdev;
  8083. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  8084. if (!vdev)
  8085. return;
  8086. dp_info("drop_mask %d vdev_id %d", drop_mask, vdev_id);
  8087. vdev->peer_protocol_count_dropmask = drop_mask;
  8088. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8089. }
  8090. static int dp_is_vdev_peer_protocol_count_enabled(struct cdp_soc_t *soc_hdl,
  8091. int8_t vdev_id)
  8092. {
  8093. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8094. struct dp_vdev *vdev;
  8095. int peer_protocol_count_track;
  8096. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  8097. if (!vdev)
  8098. return 0;
  8099. dp_info("enable %d vdev_id %d", vdev->peer_protocol_count_track,
  8100. vdev_id);
  8101. peer_protocol_count_track =
  8102. vdev->peer_protocol_count_track;
  8103. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8104. return peer_protocol_count_track;
  8105. }
  8106. static int dp_get_vdev_peer_protocol_drop_mask(struct cdp_soc_t *soc_hdl,
  8107. int8_t vdev_id)
  8108. {
  8109. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8110. struct dp_vdev *vdev;
  8111. int peer_protocol_count_dropmask;
  8112. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  8113. if (!vdev)
  8114. return 0;
  8115. dp_info("drop_mask %d vdev_id %d", vdev->peer_protocol_count_dropmask,
  8116. vdev_id);
  8117. peer_protocol_count_dropmask =
  8118. vdev->peer_protocol_count_dropmask;
  8119. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8120. return peer_protocol_count_dropmask;
  8121. }
  8122. #endif
  8123. bool dp_check_pdev_exists(struct dp_soc *soc, struct dp_pdev *data)
  8124. {
  8125. uint8_t pdev_count;
  8126. for (pdev_count = 0; pdev_count < MAX_PDEV_CNT; pdev_count++) {
  8127. if (soc->pdev_list[pdev_count] &&
  8128. soc->pdev_list[pdev_count] == data)
  8129. return true;
  8130. }
  8131. return false;
  8132. }
  8133. /**
  8134. * dp_rx_bar_stats_cb(): BAR received stats callback
  8135. * @soc: SOC handle
  8136. * @cb_ctxt: Call back context
  8137. * @reo_status: Reo status
  8138. *
  8139. * return: void
  8140. */
  8141. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  8142. union hal_reo_status *reo_status)
  8143. {
  8144. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  8145. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  8146. if (!dp_check_pdev_exists(soc, pdev)) {
  8147. dp_err_rl("pdev doesn't exist");
  8148. return;
  8149. }
  8150. if (!qdf_atomic_read(&soc->cmn_init_done))
  8151. return;
  8152. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  8153. DP_PRINT_STATS("REO stats failure %d",
  8154. queue_status->header.status);
  8155. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  8156. return;
  8157. }
  8158. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  8159. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  8160. }
  8161. /**
  8162. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  8163. * @vdev: DP VDEV handle
  8164. *
  8165. * return: void
  8166. */
  8167. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  8168. struct cdp_vdev_stats *vdev_stats)
  8169. {
  8170. struct dp_soc *soc = NULL;
  8171. if (!vdev || !vdev->pdev)
  8172. return;
  8173. soc = vdev->pdev->soc;
  8174. dp_update_vdev_ingress_stats(vdev);
  8175. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  8176. dp_vdev_iterate_peer(vdev, dp_update_vdev_stats, vdev_stats,
  8177. DP_MOD_ID_GENERIC_STATS);
  8178. dp_update_vdev_rate_stats(vdev_stats, &vdev->stats);
  8179. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8180. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  8181. vdev_stats, vdev->vdev_id,
  8182. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  8183. #endif
  8184. }
  8185. void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  8186. {
  8187. struct dp_vdev *vdev = NULL;
  8188. struct dp_soc *soc;
  8189. struct cdp_vdev_stats *vdev_stats =
  8190. qdf_mem_malloc_atomic(sizeof(struct cdp_vdev_stats));
  8191. if (!vdev_stats) {
  8192. dp_cdp_err("%pK: DP alloc failure - unable to get alloc vdev stats",
  8193. pdev->soc);
  8194. return;
  8195. }
  8196. soc = pdev->soc;
  8197. qdf_mem_zero(&pdev->stats.tx, sizeof(pdev->stats.tx));
  8198. qdf_mem_zero(&pdev->stats.rx, sizeof(pdev->stats.rx));
  8199. qdf_mem_zero(&pdev->stats.tx_i, sizeof(pdev->stats.tx_i));
  8200. qdf_mem_zero(&pdev->stats.rx_i, sizeof(pdev->stats.rx_i));
  8201. if (dp_monitor_is_enable_mcopy_mode(pdev))
  8202. dp_monitor_invalid_peer_update_pdev_stats(soc, pdev);
  8203. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  8204. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  8205. dp_aggregate_vdev_stats(vdev, vdev_stats);
  8206. dp_update_pdev_stats(pdev, vdev_stats);
  8207. dp_update_pdev_ingress_stats(pdev, vdev);
  8208. }
  8209. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  8210. qdf_mem_free(vdev_stats);
  8211. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8212. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  8213. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  8214. #endif
  8215. }
  8216. /**
  8217. * dp_vdev_getstats() - get vdev packet level stats
  8218. * @vdev_handle: Datapath VDEV handle
  8219. * @stats: cdp network device stats structure
  8220. *
  8221. * Return: QDF_STATUS
  8222. */
  8223. static QDF_STATUS dp_vdev_getstats(struct cdp_vdev *vdev_handle,
  8224. struct cdp_dev_stats *stats)
  8225. {
  8226. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8227. struct dp_pdev *pdev;
  8228. struct dp_soc *soc;
  8229. struct cdp_vdev_stats *vdev_stats;
  8230. if (!vdev)
  8231. return QDF_STATUS_E_FAILURE;
  8232. pdev = vdev->pdev;
  8233. if (!pdev)
  8234. return QDF_STATUS_E_FAILURE;
  8235. soc = pdev->soc;
  8236. vdev_stats = qdf_mem_malloc_atomic(sizeof(struct cdp_vdev_stats));
  8237. if (!vdev_stats) {
  8238. dp_cdp_err("%pK: DP alloc failure - unable to get alloc vdev stats",
  8239. soc);
  8240. return QDF_STATUS_E_FAILURE;
  8241. }
  8242. dp_aggregate_vdev_stats(vdev, vdev_stats);
  8243. stats->tx_packets = vdev_stats->tx.comp_pkt.num;
  8244. stats->tx_bytes = vdev_stats->tx.comp_pkt.bytes;
  8245. stats->tx_errors = vdev_stats->tx.tx_failed;
  8246. stats->tx_dropped = vdev_stats->tx_i.dropped.dropped_pkt.num +
  8247. vdev_stats->tx_i.sg.dropped_host.num +
  8248. vdev_stats->tx_i.mcast_en.dropped_map_error +
  8249. vdev_stats->tx_i.mcast_en.dropped_self_mac +
  8250. vdev_stats->tx_i.mcast_en.dropped_send_fail +
  8251. vdev_stats->tx.nawds_mcast_drop;
  8252. if (!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) {
  8253. stats->rx_packets = vdev_stats->rx.to_stack.num;
  8254. stats->rx_bytes = vdev_stats->rx.to_stack.bytes;
  8255. } else {
  8256. stats->rx_packets = vdev_stats->rx_i.reo_rcvd_pkt.num +
  8257. vdev_stats->rx_i.null_q_desc_pkt.num +
  8258. vdev_stats->rx_i.routed_eapol_pkt.num;
  8259. stats->rx_bytes = vdev_stats->rx_i.reo_rcvd_pkt.bytes +
  8260. vdev_stats->rx_i.null_q_desc_pkt.bytes +
  8261. vdev_stats->rx_i.routed_eapol_pkt.bytes;
  8262. }
  8263. stats->rx_errors = vdev_stats->rx.err.mic_err +
  8264. vdev_stats->rx.err.decrypt_err +
  8265. vdev_stats->rx.err.fcserr +
  8266. vdev_stats->rx.err.pn_err +
  8267. vdev_stats->rx.err.oor_err +
  8268. vdev_stats->rx.err.jump_2k_err +
  8269. vdev_stats->rx.err.rxdma_wifi_parse_err;
  8270. stats->rx_dropped = vdev_stats->rx.mec_drop.num +
  8271. vdev_stats->rx.multipass_rx_pkt_drop +
  8272. vdev_stats->rx.peer_unauth_rx_pkt_drop +
  8273. vdev_stats->rx.policy_check_drop +
  8274. vdev_stats->rx.nawds_mcast_drop +
  8275. vdev_stats->rx.mcast_3addr_drop;
  8276. qdf_mem_free(vdev_stats);
  8277. return QDF_STATUS_SUCCESS;
  8278. }
  8279. /**
  8280. * dp_pdev_getstats() - get pdev packet level stats
  8281. * @pdev_handle: Datapath PDEV handle
  8282. * @stats: cdp network device stats structure
  8283. *
  8284. * Return: QDF_STATUS
  8285. */
  8286. static void dp_pdev_getstats(struct cdp_pdev *pdev_handle,
  8287. struct cdp_dev_stats *stats)
  8288. {
  8289. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8290. dp_aggregate_pdev_stats(pdev);
  8291. stats->tx_packets = pdev->stats.tx.comp_pkt.num;
  8292. stats->tx_bytes = pdev->stats.tx.comp_pkt.bytes;
  8293. stats->tx_errors = pdev->stats.tx.tx_failed;
  8294. stats->tx_dropped = pdev->stats.tx_i.dropped.dropped_pkt.num +
  8295. pdev->stats.tx_i.sg.dropped_host.num +
  8296. pdev->stats.tx_i.mcast_en.dropped_map_error +
  8297. pdev->stats.tx_i.mcast_en.dropped_self_mac +
  8298. pdev->stats.tx_i.mcast_en.dropped_send_fail +
  8299. pdev->stats.tx.nawds_mcast_drop +
  8300. pdev->stats.tso_stats.dropped_host.num;
  8301. if (!wlan_cfg_get_vdev_stats_hw_offload_config(pdev->soc->wlan_cfg_ctx)) {
  8302. stats->rx_packets = pdev->stats.rx.to_stack.num;
  8303. stats->rx_bytes = pdev->stats.rx.to_stack.bytes;
  8304. } else {
  8305. stats->rx_packets = pdev->stats.rx_i.reo_rcvd_pkt.num +
  8306. pdev->stats.rx_i.null_q_desc_pkt.num +
  8307. pdev->stats.rx_i.routed_eapol_pkt.num;
  8308. stats->rx_bytes = pdev->stats.rx_i.reo_rcvd_pkt.bytes +
  8309. pdev->stats.rx_i.null_q_desc_pkt.bytes +
  8310. pdev->stats.rx_i.routed_eapol_pkt.bytes;
  8311. }
  8312. stats->rx_errors = pdev->stats.err.ip_csum_err +
  8313. pdev->stats.err.tcp_udp_csum_err +
  8314. pdev->stats.rx.err.mic_err +
  8315. pdev->stats.rx.err.decrypt_err +
  8316. pdev->stats.rx.err.fcserr +
  8317. pdev->stats.rx.err.pn_err +
  8318. pdev->stats.rx.err.oor_err +
  8319. pdev->stats.rx.err.jump_2k_err +
  8320. pdev->stats.rx.err.rxdma_wifi_parse_err;
  8321. stats->rx_dropped = pdev->stats.dropped.msdu_not_done +
  8322. pdev->stats.dropped.mec +
  8323. pdev->stats.dropped.mesh_filter +
  8324. pdev->stats.dropped.wifi_parse +
  8325. pdev->stats.dropped.mon_rx_drop +
  8326. pdev->stats.dropped.mon_radiotap_update_err +
  8327. pdev->stats.rx.mec_drop.num +
  8328. pdev->stats.rx.multipass_rx_pkt_drop +
  8329. pdev->stats.rx.peer_unauth_rx_pkt_drop +
  8330. pdev->stats.rx.policy_check_drop +
  8331. pdev->stats.rx.nawds_mcast_drop +
  8332. pdev->stats.rx.mcast_3addr_drop;
  8333. }
  8334. /**
  8335. * dp_get_device_stats() - get interface level packet stats
  8336. * @soc: soc handle
  8337. * @id : vdev_id or pdev_id based on type
  8338. * @stats: cdp network device stats structure
  8339. * @type: device type pdev/vdev
  8340. *
  8341. * Return: QDF_STATUS
  8342. */
  8343. static QDF_STATUS dp_get_device_stats(struct cdp_soc_t *soc_hdl, uint8_t id,
  8344. struct cdp_dev_stats *stats,
  8345. uint8_t type)
  8346. {
  8347. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8348. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  8349. struct dp_vdev *vdev;
  8350. switch (type) {
  8351. case UPDATE_VDEV_STATS:
  8352. vdev = dp_vdev_get_ref_by_id(soc, id, DP_MOD_ID_CDP);
  8353. if (vdev) {
  8354. status = dp_vdev_getstats((struct cdp_vdev *)vdev,
  8355. stats);
  8356. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8357. }
  8358. return status;
  8359. case UPDATE_PDEV_STATS:
  8360. {
  8361. struct dp_pdev *pdev =
  8362. dp_get_pdev_from_soc_pdev_id_wifi3(
  8363. (struct dp_soc *)soc,
  8364. id);
  8365. if (pdev) {
  8366. dp_pdev_getstats((struct cdp_pdev *)pdev,
  8367. stats);
  8368. return QDF_STATUS_SUCCESS;
  8369. }
  8370. }
  8371. break;
  8372. default:
  8373. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  8374. "apstats cannot be updated for this input "
  8375. "type %d", type);
  8376. break;
  8377. }
  8378. return QDF_STATUS_E_FAILURE;
  8379. }
  8380. const
  8381. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  8382. {
  8383. switch (ring_type) {
  8384. case REO_DST:
  8385. return "Reo_dst";
  8386. case REO_EXCEPTION:
  8387. return "Reo_exception";
  8388. case REO_CMD:
  8389. return "Reo_cmd";
  8390. case REO_REINJECT:
  8391. return "Reo_reinject";
  8392. case REO_STATUS:
  8393. return "Reo_status";
  8394. case WBM2SW_RELEASE:
  8395. return "wbm2sw_release";
  8396. case TCL_DATA:
  8397. return "tcl_data";
  8398. case TCL_CMD_CREDIT:
  8399. return "tcl_cmd_credit";
  8400. case TCL_STATUS:
  8401. return "tcl_status";
  8402. case SW2WBM_RELEASE:
  8403. return "sw2wbm_release";
  8404. case RXDMA_BUF:
  8405. return "Rxdma_buf";
  8406. case RXDMA_DST:
  8407. return "Rxdma_dst";
  8408. case RXDMA_MONITOR_BUF:
  8409. return "Rxdma_monitor_buf";
  8410. case RXDMA_MONITOR_DESC:
  8411. return "Rxdma_monitor_desc";
  8412. case RXDMA_MONITOR_STATUS:
  8413. return "Rxdma_monitor_status";
  8414. case RXDMA_MONITOR_DST:
  8415. return "Rxdma_monitor_destination";
  8416. case WBM_IDLE_LINK:
  8417. return "WBM_hw_idle_link";
  8418. case PPE2TCL:
  8419. return "PPE2TCL";
  8420. case REO2PPE:
  8421. return "REO2PPE";
  8422. case TX_MONITOR_DST:
  8423. return "tx_monitor_destination";
  8424. case TX_MONITOR_BUF:
  8425. return "tx_monitor_buf";
  8426. default:
  8427. dp_err("Invalid ring type");
  8428. break;
  8429. }
  8430. return "Invalid";
  8431. }
  8432. /*
  8433. * dp_print_napi_stats(): NAPI stats
  8434. * @soc - soc handle
  8435. */
  8436. void dp_print_napi_stats(struct dp_soc *soc)
  8437. {
  8438. hif_print_napi_stats(soc->hif_handle);
  8439. }
  8440. /**
  8441. * dp_txrx_host_peer_stats_clr): Reinitialize the txrx peer stats
  8442. * @soc: Datapath soc
  8443. * @peer: Datatpath peer
  8444. * @arg: argument to iter function
  8445. *
  8446. * Return: QDF_STATUS
  8447. */
  8448. static inline void
  8449. dp_txrx_host_peer_stats_clr(struct dp_soc *soc,
  8450. struct dp_peer *peer,
  8451. void *arg)
  8452. {
  8453. struct dp_txrx_peer *txrx_peer = NULL;
  8454. struct dp_peer *tgt_peer = NULL;
  8455. struct cdp_interface_peer_stats peer_stats_intf;
  8456. qdf_mem_zero(&peer_stats_intf, sizeof(struct cdp_interface_peer_stats));
  8457. DP_STATS_CLR(peer);
  8458. /* Clear monitor peer stats */
  8459. dp_monitor_peer_reset_stats(soc, peer);
  8460. /* Clear MLD peer stats only when link peer is primary */
  8461. if (dp_peer_is_primary_link_peer(peer)) {
  8462. tgt_peer = dp_get_tgt_peer_from_peer(peer);
  8463. if (tgt_peer) {
  8464. DP_STATS_CLR(tgt_peer);
  8465. txrx_peer = tgt_peer->txrx_peer;
  8466. dp_txrx_peer_stats_clr(txrx_peer);
  8467. }
  8468. }
  8469. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8470. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, peer->vdev->pdev->soc,
  8471. &peer_stats_intf, peer->peer_id,
  8472. UPDATE_PEER_STATS, peer->vdev->pdev->pdev_id);
  8473. #endif
  8474. }
  8475. #ifdef WLAN_DP_SRNG_USAGE_WM_TRACKING
  8476. static inline void dp_srng_clear_ring_usage_wm_stats(struct dp_soc *soc)
  8477. {
  8478. int ring;
  8479. for (ring = 0; ring < soc->num_reo_dest_rings; ring++)
  8480. hal_srng_clear_ring_usage_wm_locked(soc->hal_soc,
  8481. soc->reo_dest_ring[ring].hal_srng);
  8482. }
  8483. #else
  8484. static inline void dp_srng_clear_ring_usage_wm_stats(struct dp_soc *soc)
  8485. {
  8486. }
  8487. #endif
  8488. /**
  8489. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  8490. * @vdev: DP_VDEV handle
  8491. * @dp_soc: DP_SOC handle
  8492. *
  8493. * Return: QDF_STATUS
  8494. */
  8495. static inline QDF_STATUS
  8496. dp_txrx_host_stats_clr(struct dp_vdev *vdev, struct dp_soc *soc)
  8497. {
  8498. if (!vdev || !vdev->pdev)
  8499. return QDF_STATUS_E_FAILURE;
  8500. /*
  8501. * if NSS offload is enabled, then send message
  8502. * to NSS FW to clear the stats. Once NSS FW clears the statistics
  8503. * then clear host statistics.
  8504. */
  8505. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  8506. if (soc->cdp_soc.ol_ops->nss_stats_clr)
  8507. soc->cdp_soc.ol_ops->nss_stats_clr(soc->ctrl_psoc,
  8508. vdev->vdev_id);
  8509. }
  8510. dp_vdev_stats_hw_offload_target_clear(soc, vdev->pdev->pdev_id,
  8511. (1 << vdev->vdev_id));
  8512. DP_STATS_CLR(vdev->pdev);
  8513. DP_STATS_CLR(vdev->pdev->soc);
  8514. DP_STATS_CLR(vdev);
  8515. hif_clear_napi_stats(vdev->pdev->soc->hif_handle);
  8516. dp_vdev_iterate_peer(vdev, dp_txrx_host_peer_stats_clr, NULL,
  8517. DP_MOD_ID_GENERIC_STATS);
  8518. dp_srng_clear_ring_usage_wm_stats(soc);
  8519. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8520. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  8521. &vdev->stats, vdev->vdev_id,
  8522. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  8523. #endif
  8524. return QDF_STATUS_SUCCESS;
  8525. }
  8526. /**
  8527. * dp_get_peer_calibr_stats()- Get peer calibrated stats
  8528. * @peer: Datapath peer
  8529. * @peer_stats: buffer for peer stats
  8530. *
  8531. * Return: none
  8532. */
  8533. static inline
  8534. void dp_get_peer_calibr_stats(struct dp_peer *peer,
  8535. struct cdp_peer_stats *peer_stats)
  8536. {
  8537. struct dp_peer *tgt_peer;
  8538. tgt_peer = dp_get_tgt_peer_from_peer(peer);
  8539. if (!tgt_peer)
  8540. return;
  8541. peer_stats->tx.last_per = tgt_peer->stats.tx.last_per;
  8542. peer_stats->tx.tx_bytes_success_last =
  8543. tgt_peer->stats.tx.tx_bytes_success_last;
  8544. peer_stats->tx.tx_data_success_last =
  8545. tgt_peer->stats.tx.tx_data_success_last;
  8546. peer_stats->tx.tx_byte_rate = tgt_peer->stats.tx.tx_byte_rate;
  8547. peer_stats->tx.tx_data_rate = tgt_peer->stats.tx.tx_data_rate;
  8548. peer_stats->tx.tx_data_ucast_last =
  8549. tgt_peer->stats.tx.tx_data_ucast_last;
  8550. peer_stats->tx.tx_data_ucast_rate =
  8551. tgt_peer->stats.tx.tx_data_ucast_rate;
  8552. peer_stats->tx.inactive_time = tgt_peer->stats.tx.inactive_time;
  8553. peer_stats->rx.rx_bytes_success_last =
  8554. tgt_peer->stats.rx.rx_bytes_success_last;
  8555. peer_stats->rx.rx_data_success_last =
  8556. tgt_peer->stats.rx.rx_data_success_last;
  8557. peer_stats->rx.rx_byte_rate = tgt_peer->stats.rx.rx_byte_rate;
  8558. peer_stats->rx.rx_data_rate = tgt_peer->stats.rx.rx_data_rate;
  8559. }
  8560. /**
  8561. * dp_get_peer_basic_stats()- Get peer basic stats
  8562. * @peer: Datapath peer
  8563. * @peer_stats: buffer for peer stats
  8564. *
  8565. * Return: none
  8566. */
  8567. static inline
  8568. void dp_get_peer_basic_stats(struct dp_peer *peer,
  8569. struct cdp_peer_stats *peer_stats)
  8570. {
  8571. struct dp_txrx_peer *txrx_peer;
  8572. txrx_peer = dp_get_txrx_peer(peer);
  8573. if (!txrx_peer)
  8574. return;
  8575. peer_stats->tx.comp_pkt.num += txrx_peer->comp_pkt.num;
  8576. peer_stats->tx.comp_pkt.bytes += txrx_peer->comp_pkt.bytes;
  8577. peer_stats->tx.tx_failed += txrx_peer->tx_failed;
  8578. peer_stats->rx.to_stack.num += txrx_peer->to_stack.num;
  8579. peer_stats->rx.to_stack.bytes += txrx_peer->to_stack.bytes;
  8580. }
  8581. /**
  8582. * dp_get_peer_per_pkt_stats()- Get peer per pkt stats
  8583. * @peer: Datapath peer
  8584. * @peer_stats: buffer for peer stats
  8585. *
  8586. * Return: none
  8587. */
  8588. static inline
  8589. void dp_get_peer_per_pkt_stats(struct dp_peer *peer,
  8590. struct cdp_peer_stats *peer_stats)
  8591. {
  8592. struct dp_txrx_peer *txrx_peer;
  8593. struct dp_peer_per_pkt_stats *per_pkt_stats;
  8594. txrx_peer = dp_get_txrx_peer(peer);
  8595. if (!txrx_peer)
  8596. return;
  8597. per_pkt_stats = &txrx_peer->stats.per_pkt_stats;
  8598. DP_UPDATE_PER_PKT_STATS(peer_stats, per_pkt_stats);
  8599. }
  8600. /**
  8601. * dp_get_peer_extd_stats()- Get peer extd stats
  8602. * @peer: Datapath peer
  8603. * @peer_stats: buffer for peer stats
  8604. *
  8605. * Return: none
  8606. */
  8607. #ifdef QCA_ENHANCED_STATS_SUPPORT
  8608. #ifdef WLAN_FEATURE_11BE_MLO
  8609. static inline
  8610. void dp_get_peer_extd_stats(struct dp_peer *peer,
  8611. struct cdp_peer_stats *peer_stats)
  8612. {
  8613. struct dp_soc *soc = peer->vdev->pdev->soc;
  8614. if (IS_MLO_DP_MLD_PEER(peer)) {
  8615. uint8_t i;
  8616. struct dp_peer *link_peer;
  8617. struct dp_soc *link_peer_soc;
  8618. struct dp_mld_link_peers link_peers_info;
  8619. dp_get_link_peers_ref_from_mld_peer(soc, peer,
  8620. &link_peers_info,
  8621. DP_MOD_ID_CDP);
  8622. for (i = 0; i < link_peers_info.num_links; i++) {
  8623. link_peer = link_peers_info.link_peers[i];
  8624. link_peer_soc = link_peer->vdev->pdev->soc;
  8625. dp_monitor_peer_get_stats(link_peer_soc, link_peer,
  8626. peer_stats,
  8627. UPDATE_PEER_STATS);
  8628. }
  8629. dp_release_link_peers_ref(&link_peers_info, DP_MOD_ID_CDP);
  8630. } else {
  8631. dp_monitor_peer_get_stats(soc, peer, peer_stats,
  8632. UPDATE_PEER_STATS);
  8633. }
  8634. }
  8635. #else
  8636. static inline
  8637. void dp_get_peer_extd_stats(struct dp_peer *peer,
  8638. struct cdp_peer_stats *peer_stats)
  8639. {
  8640. struct dp_soc *soc = peer->vdev->pdev->soc;
  8641. dp_monitor_peer_get_stats(soc, peer, peer_stats, UPDATE_PEER_STATS);
  8642. }
  8643. #endif
  8644. #else
  8645. static inline
  8646. void dp_get_peer_extd_stats(struct dp_peer *peer,
  8647. struct cdp_peer_stats *peer_stats)
  8648. {
  8649. struct dp_txrx_peer *txrx_peer;
  8650. struct dp_peer_extd_stats *extd_stats;
  8651. txrx_peer = dp_get_txrx_peer(peer);
  8652. if (qdf_unlikely(!txrx_peer)) {
  8653. dp_err_rl("txrx_peer NULL");
  8654. return;
  8655. }
  8656. extd_stats = &txrx_peer->stats.extd_stats;
  8657. DP_UPDATE_EXTD_STATS(peer_stats, extd_stats);
  8658. }
  8659. #endif
  8660. /**
  8661. * dp_get_peer_tx_per()- Get peer packet error ratio
  8662. * @peer_stats: buffer for peer stats
  8663. *
  8664. * Return: none
  8665. */
  8666. static inline
  8667. void dp_get_peer_tx_per(struct cdp_peer_stats *peer_stats)
  8668. {
  8669. if (peer_stats->tx.tx_success.num + peer_stats->tx.retries > 0)
  8670. peer_stats->tx.per = (peer_stats->tx.retries * 100) /
  8671. (peer_stats->tx.tx_success.num +
  8672. peer_stats->tx.retries);
  8673. else
  8674. peer_stats->tx.per = 0;
  8675. }
  8676. /**
  8677. * dp_get_peer_stats()- Get peer stats
  8678. * @peer: Datapath peer
  8679. * @peer_stats: buffer for peer stats
  8680. *
  8681. * Return: none
  8682. */
  8683. static inline
  8684. void dp_get_peer_stats(struct dp_peer *peer, struct cdp_peer_stats *peer_stats)
  8685. {
  8686. dp_get_peer_calibr_stats(peer, peer_stats);
  8687. dp_get_peer_basic_stats(peer, peer_stats);
  8688. dp_get_peer_per_pkt_stats(peer, peer_stats);
  8689. dp_get_peer_extd_stats(peer, peer_stats);
  8690. dp_get_peer_tx_per(peer_stats);
  8691. }
  8692. /*
  8693. * dp_get_host_peer_stats()- function to print peer stats
  8694. * @soc: dp_soc handle
  8695. * @mac_addr: mac address of the peer
  8696. *
  8697. * Return: QDF_STATUS
  8698. */
  8699. static QDF_STATUS
  8700. dp_get_host_peer_stats(struct cdp_soc_t *soc, uint8_t *mac_addr)
  8701. {
  8702. struct dp_peer *peer = NULL;
  8703. struct cdp_peer_stats *peer_stats = NULL;
  8704. struct cdp_peer_info peer_info = { 0 };
  8705. if (!mac_addr) {
  8706. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  8707. "%s: NULL peer mac addr\n", __func__);
  8708. return QDF_STATUS_E_FAILURE;
  8709. }
  8710. DP_PEER_INFO_PARAMS_INIT(&peer_info, DP_VDEV_ALL, mac_addr, false,
  8711. CDP_WILD_PEER_TYPE);
  8712. peer = dp_peer_hash_find_wrapper((struct dp_soc *)soc, &peer_info,
  8713. DP_MOD_ID_CDP);
  8714. if (!peer) {
  8715. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  8716. "%s: Invalid peer\n", __func__);
  8717. return QDF_STATUS_E_FAILURE;
  8718. }
  8719. peer_stats = qdf_mem_malloc(sizeof(struct cdp_peer_stats));
  8720. if (!peer_stats) {
  8721. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  8722. "%s: Memory allocation failed for cdp_peer_stats\n",
  8723. __func__);
  8724. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  8725. return QDF_STATUS_E_NOMEM;
  8726. }
  8727. qdf_mem_zero(peer_stats, sizeof(struct cdp_peer_stats));
  8728. dp_get_peer_stats(peer, peer_stats);
  8729. dp_print_peer_stats(peer, peer_stats);
  8730. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  8731. qdf_mem_free(peer_stats);
  8732. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  8733. return QDF_STATUS_SUCCESS;
  8734. }
  8735. /* *
  8736. * dp_dump_wbm_idle_hptp() -dump wbm idle ring, hw hp tp info.
  8737. * @soc: dp soc.
  8738. * @pdev: dp pdev.
  8739. *
  8740. * Return: None.
  8741. */
  8742. static void
  8743. dp_dump_wbm_idle_hptp(struct dp_soc *soc, struct dp_pdev *pdev)
  8744. {
  8745. uint32_t hw_head;
  8746. uint32_t hw_tail;
  8747. struct dp_srng *srng;
  8748. if (!soc) {
  8749. dp_err("soc is NULL");
  8750. return;
  8751. }
  8752. if (!pdev) {
  8753. dp_err("pdev is NULL");
  8754. return;
  8755. }
  8756. srng = &pdev->soc->wbm_idle_link_ring;
  8757. if (!srng) {
  8758. dp_err("wbm_idle_link_ring srng is NULL");
  8759. return;
  8760. }
  8761. hal_get_hw_hptp(soc->hal_soc, srng->hal_srng, &hw_head,
  8762. &hw_tail, WBM_IDLE_LINK);
  8763. dp_debug("WBM_IDLE_LINK: HW hp: %d, HW tp: %d",
  8764. hw_head, hw_tail);
  8765. }
  8766. /**
  8767. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  8768. *
  8769. * Return: None
  8770. */
  8771. static void dp_txrx_stats_help(void)
  8772. {
  8773. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  8774. dp_info("stats_option:");
  8775. dp_info(" 1 -- HTT Tx Statistics");
  8776. dp_info(" 2 -- HTT Rx Statistics");
  8777. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  8778. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  8779. dp_info(" 5 -- HTT Error Statistics");
  8780. dp_info(" 6 -- HTT TQM Statistics");
  8781. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  8782. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  8783. dp_info(" 9 -- HTT Tx Rate Statistics");
  8784. dp_info(" 10 -- HTT Rx Rate Statistics");
  8785. dp_info(" 11 -- HTT Peer Statistics");
  8786. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  8787. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  8788. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  8789. dp_info(" 15 -- HTT SRNG Statistics");
  8790. dp_info(" 16 -- HTT SFM Info Statistics");
  8791. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  8792. dp_info(" 18 -- HTT Peer List Details");
  8793. dp_info(" 20 -- Clear Host Statistics");
  8794. dp_info(" 21 -- Host Rx Rate Statistics");
  8795. dp_info(" 22 -- Host Tx Rate Statistics");
  8796. dp_info(" 23 -- Host Tx Statistics");
  8797. dp_info(" 24 -- Host Rx Statistics");
  8798. dp_info(" 25 -- Host AST Statistics");
  8799. dp_info(" 26 -- Host SRNG PTR Statistics");
  8800. dp_info(" 27 -- Host Mon Statistics");
  8801. dp_info(" 28 -- Host REO Queue Statistics");
  8802. dp_info(" 29 -- Host Soc cfg param Statistics");
  8803. dp_info(" 30 -- Host pdev cfg param Statistics");
  8804. dp_info(" 31 -- Host NAPI stats");
  8805. dp_info(" 32 -- Host Interrupt stats");
  8806. dp_info(" 33 -- Host FISA stats");
  8807. dp_info(" 34 -- Host Register Work stats");
  8808. dp_info(" 35 -- HW REO Queue stats");
  8809. dp_info(" 36 -- Host WBM IDLE link desc ring HP/TP");
  8810. dp_info(" 37 -- Host SRNG usage watermark stats");
  8811. }
  8812. #ifdef DP_UMAC_HW_RESET_SUPPORT
  8813. /**
  8814. * dp_umac_rst_skel_enable_update(): Update skel dbg flag for umac reset
  8815. * @soc: dp soc handle
  8816. * @en: ebable/disable
  8817. *
  8818. * Return: void
  8819. */
  8820. static void dp_umac_rst_skel_enable_update(struct dp_soc *soc, bool en)
  8821. {
  8822. soc->umac_reset_ctx.skel_enable = en;
  8823. dp_cdp_debug("UMAC HW reset debug skeleton code enabled :%u",
  8824. soc->umac_reset_ctx.skel_enable);
  8825. }
  8826. /**
  8827. * dp_umac_rst_skel_enable_get(): Get skel dbg flag for umac reset
  8828. * @soc: dp soc handle
  8829. *
  8830. * Return: enable/disable flag
  8831. */
  8832. static bool dp_umac_rst_skel_enable_get(struct dp_soc *soc)
  8833. {
  8834. return soc->umac_reset_ctx.skel_enable;
  8835. }
  8836. #else
  8837. static void dp_umac_rst_skel_enable_update(struct dp_soc *soc, bool en)
  8838. {
  8839. }
  8840. static bool dp_umac_rst_skel_enable_get(struct dp_soc *soc)
  8841. {
  8842. return false;
  8843. }
  8844. #endif
  8845. /**
  8846. * dp_print_host_stats()- Function to print the stats aggregated at host
  8847. * @vdev_handle: DP_VDEV handle
  8848. * @req: host stats type
  8849. * @soc: dp soc handler
  8850. *
  8851. * Return: 0 on success, print error message in case of failure
  8852. */
  8853. static int
  8854. dp_print_host_stats(struct dp_vdev *vdev,
  8855. struct cdp_txrx_stats_req *req,
  8856. struct dp_soc *soc)
  8857. {
  8858. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  8859. enum cdp_host_txrx_stats type =
  8860. dp_stats_mapping_table[req->stats][STATS_HOST];
  8861. dp_aggregate_pdev_stats(pdev);
  8862. switch (type) {
  8863. case TXRX_CLEAR_STATS:
  8864. dp_txrx_host_stats_clr(vdev, soc);
  8865. break;
  8866. case TXRX_RX_RATE_STATS:
  8867. dp_print_rx_rates(vdev);
  8868. break;
  8869. case TXRX_TX_RATE_STATS:
  8870. dp_print_tx_rates(vdev);
  8871. break;
  8872. case TXRX_TX_HOST_STATS:
  8873. dp_print_pdev_tx_stats(pdev);
  8874. dp_print_soc_tx_stats(pdev->soc);
  8875. break;
  8876. case TXRX_RX_HOST_STATS:
  8877. dp_print_pdev_rx_stats(pdev);
  8878. dp_print_soc_rx_stats(pdev->soc);
  8879. break;
  8880. case TXRX_AST_STATS:
  8881. dp_print_ast_stats(pdev->soc);
  8882. dp_print_mec_stats(pdev->soc);
  8883. dp_print_peer_table(vdev);
  8884. break;
  8885. case TXRX_SRNG_PTR_STATS:
  8886. dp_print_ring_stats(pdev);
  8887. break;
  8888. case TXRX_RX_MON_STATS:
  8889. dp_monitor_print_pdev_rx_mon_stats(pdev);
  8890. break;
  8891. case TXRX_REO_QUEUE_STATS:
  8892. dp_get_host_peer_stats((struct cdp_soc_t *)pdev->soc,
  8893. req->peer_addr);
  8894. break;
  8895. case TXRX_SOC_CFG_PARAMS:
  8896. dp_print_soc_cfg_params(pdev->soc);
  8897. break;
  8898. case TXRX_PDEV_CFG_PARAMS:
  8899. dp_print_pdev_cfg_params(pdev);
  8900. break;
  8901. case TXRX_NAPI_STATS:
  8902. dp_print_napi_stats(pdev->soc);
  8903. break;
  8904. case TXRX_SOC_INTERRUPT_STATS:
  8905. dp_print_soc_interrupt_stats(pdev->soc);
  8906. break;
  8907. case TXRX_SOC_FSE_STATS:
  8908. dp_rx_dump_fisa_table(pdev->soc);
  8909. break;
  8910. case TXRX_HAL_REG_WRITE_STATS:
  8911. hal_dump_reg_write_stats(pdev->soc->hal_soc);
  8912. hal_dump_reg_write_srng_stats(pdev->soc->hal_soc);
  8913. break;
  8914. case TXRX_SOC_REO_HW_DESC_DUMP:
  8915. dp_get_rx_reo_queue_info((struct cdp_soc_t *)pdev->soc,
  8916. vdev->vdev_id);
  8917. break;
  8918. case TXRX_SOC_WBM_IDLE_HPTP_DUMP:
  8919. dp_dump_wbm_idle_hptp(pdev->soc, pdev);
  8920. break;
  8921. case TXRX_SRNG_USAGE_WM_STATS:
  8922. /* Dump usage watermark stats for all SRNGs */
  8923. dp_dump_srng_high_wm_stats(soc, 0xFF);
  8924. break;
  8925. default:
  8926. dp_info("Wrong Input For TxRx Host Stats");
  8927. dp_txrx_stats_help();
  8928. break;
  8929. }
  8930. return 0;
  8931. }
  8932. /*
  8933. * dp_pdev_tid_stats_ingress_inc
  8934. * @pdev: pdev handle
  8935. * @val: increase in value
  8936. *
  8937. * Return: void
  8938. */
  8939. static void
  8940. dp_pdev_tid_stats_ingress_inc(struct dp_pdev *pdev, uint32_t val)
  8941. {
  8942. pdev->stats.tid_stats.ingress_stack += val;
  8943. }
  8944. /*
  8945. * dp_pdev_tid_stats_osif_drop
  8946. * @pdev: pdev handle
  8947. * @val: increase in value
  8948. *
  8949. * Return: void
  8950. */
  8951. static void
  8952. dp_pdev_tid_stats_osif_drop(struct dp_pdev *pdev, uint32_t val)
  8953. {
  8954. pdev->stats.tid_stats.osif_drop += val;
  8955. }
  8956. /*
  8957. * dp_get_fw_peer_stats()- function to print peer stats
  8958. * @soc: soc handle
  8959. * @pdev_id : id of the pdev handle
  8960. * @mac_addr: mac address of the peer
  8961. * @cap: Type of htt stats requested
  8962. * @is_wait: if set, wait on completion from firmware response
  8963. *
  8964. * Currently Supporting only MAC ID based requests Only
  8965. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  8966. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  8967. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  8968. *
  8969. * Return: QDF_STATUS
  8970. */
  8971. static QDF_STATUS
  8972. dp_get_fw_peer_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  8973. uint8_t *mac_addr,
  8974. uint32_t cap, uint32_t is_wait)
  8975. {
  8976. int i;
  8977. uint32_t config_param0 = 0;
  8978. uint32_t config_param1 = 0;
  8979. uint32_t config_param2 = 0;
  8980. uint32_t config_param3 = 0;
  8981. struct dp_pdev *pdev =
  8982. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  8983. pdev_id);
  8984. if (!pdev)
  8985. return QDF_STATUS_E_FAILURE;
  8986. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  8987. config_param0 |= (1 << (cap + 1));
  8988. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  8989. config_param1 |= (1 << i);
  8990. }
  8991. config_param2 |= (mac_addr[0] & 0x000000ff);
  8992. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  8993. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  8994. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  8995. config_param3 |= (mac_addr[4] & 0x000000ff);
  8996. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  8997. if (is_wait) {
  8998. qdf_event_reset(&pdev->fw_peer_stats_event);
  8999. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  9000. config_param0, config_param1,
  9001. config_param2, config_param3,
  9002. 0, DBG_STATS_COOKIE_DP_STATS, 0);
  9003. qdf_wait_single_event(&pdev->fw_peer_stats_event,
  9004. DP_FW_PEER_STATS_CMP_TIMEOUT_MSEC);
  9005. } else {
  9006. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  9007. config_param0, config_param1,
  9008. config_param2, config_param3,
  9009. 0, DBG_STATS_COOKIE_DEFAULT, 0);
  9010. }
  9011. return QDF_STATUS_SUCCESS;
  9012. }
  9013. /* This struct definition will be removed from here
  9014. * once it get added in FW headers*/
  9015. struct httstats_cmd_req {
  9016. uint32_t config_param0;
  9017. uint32_t config_param1;
  9018. uint32_t config_param2;
  9019. uint32_t config_param3;
  9020. int cookie;
  9021. u_int8_t stats_id;
  9022. };
  9023. /*
  9024. * dp_get_htt_stats: function to process the httstas request
  9025. * @soc: DP soc handle
  9026. * @pdev_id: id of pdev handle
  9027. * @data: pointer to request data
  9028. * @data_len: length for request data
  9029. *
  9030. * return: QDF_STATUS
  9031. */
  9032. static QDF_STATUS
  9033. dp_get_htt_stats(struct cdp_soc_t *soc, uint8_t pdev_id, void *data,
  9034. uint32_t data_len)
  9035. {
  9036. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  9037. struct dp_pdev *pdev =
  9038. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  9039. pdev_id);
  9040. if (!pdev)
  9041. return QDF_STATUS_E_FAILURE;
  9042. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  9043. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  9044. req->config_param0, req->config_param1,
  9045. req->config_param2, req->config_param3,
  9046. req->cookie, DBG_STATS_COOKIE_DEFAULT, 0);
  9047. return QDF_STATUS_SUCCESS;
  9048. }
  9049. /**
  9050. * dp_set_pdev_tidmap_prty_wifi3(): update tidmap priority in pdev
  9051. * @pdev: DP_PDEV handle
  9052. * @prio: tidmap priority value passed by the user
  9053. *
  9054. * Return: QDF_STATUS_SUCCESS on success
  9055. */
  9056. static QDF_STATUS dp_set_pdev_tidmap_prty_wifi3(struct dp_pdev *pdev,
  9057. uint8_t prio)
  9058. {
  9059. struct dp_soc *soc = pdev->soc;
  9060. soc->tidmap_prty = prio;
  9061. hal_tx_set_tidmap_prty(soc->hal_soc, prio);
  9062. return QDF_STATUS_SUCCESS;
  9063. }
  9064. /*
  9065. * dp_get_peer_param: function to get parameters in peer
  9066. * @cdp_soc: DP soc handle
  9067. * @vdev_id: id of vdev handle
  9068. * @peer_mac: peer mac address
  9069. * @param: parameter type to be set
  9070. * @val : address of buffer
  9071. *
  9072. * Return: val
  9073. */
  9074. static QDF_STATUS dp_get_peer_param(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9075. uint8_t *peer_mac,
  9076. enum cdp_peer_param_type param,
  9077. cdp_config_param_type *val)
  9078. {
  9079. return QDF_STATUS_SUCCESS;
  9080. }
  9081. /*
  9082. * dp_set_peer_param: function to set parameters in peer
  9083. * @cdp_soc: DP soc handle
  9084. * @vdev_id: id of vdev handle
  9085. * @peer_mac: peer mac address
  9086. * @param: parameter type to be set
  9087. * @val: value of parameter to be set
  9088. *
  9089. * Return: 0 for success. nonzero for failure.
  9090. */
  9091. static QDF_STATUS dp_set_peer_param(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9092. uint8_t *peer_mac,
  9093. enum cdp_peer_param_type param,
  9094. cdp_config_param_type val)
  9095. {
  9096. struct dp_peer *peer =
  9097. dp_peer_get_tgt_peer_hash_find((struct dp_soc *)cdp_soc,
  9098. peer_mac, 0, vdev_id,
  9099. DP_MOD_ID_CDP);
  9100. struct dp_txrx_peer *txrx_peer;
  9101. if (!peer)
  9102. return QDF_STATUS_E_FAILURE;
  9103. txrx_peer = peer->txrx_peer;
  9104. if (!txrx_peer) {
  9105. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9106. return QDF_STATUS_E_FAILURE;
  9107. }
  9108. switch (param) {
  9109. case CDP_CONFIG_NAWDS:
  9110. txrx_peer->nawds_enabled = val.cdp_peer_param_nawds;
  9111. break;
  9112. case CDP_CONFIG_ISOLATION:
  9113. dp_set_peer_isolation(txrx_peer, val.cdp_peer_param_isolation);
  9114. break;
  9115. case CDP_CONFIG_IN_TWT:
  9116. txrx_peer->in_twt = !!(val.cdp_peer_param_in_twt);
  9117. break;
  9118. default:
  9119. break;
  9120. }
  9121. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9122. return QDF_STATUS_SUCCESS;
  9123. }
  9124. /*
  9125. * dp_get_pdev_param: function to get parameters from pdev
  9126. * @cdp_soc: DP soc handle
  9127. * @pdev_id: id of pdev handle
  9128. * @param: parameter type to be get
  9129. * @value : buffer for value
  9130. *
  9131. * Return: status
  9132. */
  9133. static QDF_STATUS dp_get_pdev_param(struct cdp_soc_t *cdp_soc, uint8_t pdev_id,
  9134. enum cdp_pdev_param_type param,
  9135. cdp_config_param_type *val)
  9136. {
  9137. struct cdp_pdev *pdev = (struct cdp_pdev *)
  9138. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)cdp_soc,
  9139. pdev_id);
  9140. if (!pdev)
  9141. return QDF_STATUS_E_FAILURE;
  9142. switch (param) {
  9143. case CDP_CONFIG_VOW:
  9144. val->cdp_pdev_param_cfg_vow =
  9145. ((struct dp_pdev *)pdev)->delay_stats_flag;
  9146. break;
  9147. case CDP_TX_PENDING:
  9148. val->cdp_pdev_param_tx_pending = dp_get_tx_pending(pdev);
  9149. break;
  9150. case CDP_FILTER_MCAST_DATA:
  9151. val->cdp_pdev_param_fltr_mcast =
  9152. dp_monitor_pdev_get_filter_mcast_data(pdev);
  9153. break;
  9154. case CDP_FILTER_NO_DATA:
  9155. val->cdp_pdev_param_fltr_none =
  9156. dp_monitor_pdev_get_filter_non_data(pdev);
  9157. break;
  9158. case CDP_FILTER_UCAST_DATA:
  9159. val->cdp_pdev_param_fltr_ucast =
  9160. dp_monitor_pdev_get_filter_ucast_data(pdev);
  9161. break;
  9162. case CDP_MONITOR_CHANNEL:
  9163. val->cdp_pdev_param_monitor_chan =
  9164. dp_monitor_get_chan_num((struct dp_pdev *)pdev);
  9165. break;
  9166. case CDP_MONITOR_FREQUENCY:
  9167. val->cdp_pdev_param_mon_freq =
  9168. dp_monitor_get_chan_freq((struct dp_pdev *)pdev);
  9169. break;
  9170. default:
  9171. return QDF_STATUS_E_FAILURE;
  9172. }
  9173. return QDF_STATUS_SUCCESS;
  9174. }
  9175. /*
  9176. * dp_set_pdev_param: function to set parameters in pdev
  9177. * @cdp_soc: DP soc handle
  9178. * @pdev_id: id of pdev handle
  9179. * @param: parameter type to be set
  9180. * @val: value of parameter to be set
  9181. *
  9182. * Return: 0 for success. nonzero for failure.
  9183. */
  9184. static QDF_STATUS dp_set_pdev_param(struct cdp_soc_t *cdp_soc, uint8_t pdev_id,
  9185. enum cdp_pdev_param_type param,
  9186. cdp_config_param_type val)
  9187. {
  9188. int target_type;
  9189. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  9190. struct dp_pdev *pdev =
  9191. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)cdp_soc,
  9192. pdev_id);
  9193. enum reg_wifi_band chan_band;
  9194. if (!pdev)
  9195. return QDF_STATUS_E_FAILURE;
  9196. target_type = hal_get_target_type(soc->hal_soc);
  9197. switch (target_type) {
  9198. case TARGET_TYPE_QCA6750:
  9199. pdev->ch_band_lmac_id_mapping[REG_BAND_2G] = DP_MAC0_LMAC_ID;
  9200. pdev->ch_band_lmac_id_mapping[REG_BAND_5G] = DP_MAC0_LMAC_ID;
  9201. pdev->ch_band_lmac_id_mapping[REG_BAND_6G] = DP_MAC0_LMAC_ID;
  9202. break;
  9203. case TARGET_TYPE_KIWI:
  9204. case TARGET_TYPE_MANGO:
  9205. pdev->ch_band_lmac_id_mapping[REG_BAND_2G] = DP_MAC0_LMAC_ID;
  9206. pdev->ch_band_lmac_id_mapping[REG_BAND_5G] = DP_MAC0_LMAC_ID;
  9207. pdev->ch_band_lmac_id_mapping[REG_BAND_6G] = DP_MAC0_LMAC_ID;
  9208. break;
  9209. default:
  9210. pdev->ch_band_lmac_id_mapping[REG_BAND_2G] = DP_MAC1_LMAC_ID;
  9211. pdev->ch_band_lmac_id_mapping[REG_BAND_5G] = DP_MAC0_LMAC_ID;
  9212. pdev->ch_band_lmac_id_mapping[REG_BAND_6G] = DP_MAC0_LMAC_ID;
  9213. break;
  9214. }
  9215. switch (param) {
  9216. case CDP_CONFIG_TX_CAPTURE:
  9217. return dp_monitor_config_debug_sniffer(pdev,
  9218. val.cdp_pdev_param_tx_capture);
  9219. case CDP_CONFIG_DEBUG_SNIFFER:
  9220. return dp_monitor_config_debug_sniffer(pdev,
  9221. val.cdp_pdev_param_dbg_snf);
  9222. case CDP_CONFIG_BPR_ENABLE:
  9223. return dp_monitor_set_bpr_enable(pdev,
  9224. val.cdp_pdev_param_bpr_enable);
  9225. case CDP_CONFIG_PRIMARY_RADIO:
  9226. pdev->is_primary = val.cdp_pdev_param_primary_radio;
  9227. break;
  9228. case CDP_CONFIG_CAPTURE_LATENCY:
  9229. pdev->latency_capture_enable = val.cdp_pdev_param_cptr_latcy;
  9230. break;
  9231. case CDP_INGRESS_STATS:
  9232. dp_pdev_tid_stats_ingress_inc(pdev,
  9233. val.cdp_pdev_param_ingrs_stats);
  9234. break;
  9235. case CDP_OSIF_DROP:
  9236. dp_pdev_tid_stats_osif_drop(pdev,
  9237. val.cdp_pdev_param_osif_drop);
  9238. break;
  9239. case CDP_CONFIG_ENH_RX_CAPTURE:
  9240. return dp_monitor_config_enh_rx_capture(pdev,
  9241. val.cdp_pdev_param_en_rx_cap);
  9242. case CDP_CONFIG_ENH_TX_CAPTURE:
  9243. return dp_monitor_config_enh_tx_capture(pdev,
  9244. val.cdp_pdev_param_en_tx_cap);
  9245. case CDP_CONFIG_HMMC_TID_OVERRIDE:
  9246. pdev->hmmc_tid_override_en = val.cdp_pdev_param_hmmc_tid_ovrd;
  9247. break;
  9248. case CDP_CONFIG_HMMC_TID_VALUE:
  9249. pdev->hmmc_tid = val.cdp_pdev_param_hmmc_tid;
  9250. break;
  9251. case CDP_CHAN_NOISE_FLOOR:
  9252. pdev->chan_noise_floor = val.cdp_pdev_param_chn_noise_flr;
  9253. break;
  9254. case CDP_TIDMAP_PRTY:
  9255. dp_set_pdev_tidmap_prty_wifi3(pdev,
  9256. val.cdp_pdev_param_tidmap_prty);
  9257. break;
  9258. case CDP_FILTER_NEIGH_PEERS:
  9259. dp_monitor_set_filter_neigh_peers(pdev,
  9260. val.cdp_pdev_param_fltr_neigh_peers);
  9261. break;
  9262. case CDP_MONITOR_CHANNEL:
  9263. dp_monitor_set_chan_num(pdev, val.cdp_pdev_param_monitor_chan);
  9264. break;
  9265. case CDP_MONITOR_FREQUENCY:
  9266. chan_band = wlan_reg_freq_to_band(val.cdp_pdev_param_mon_freq);
  9267. dp_monitor_set_chan_freq(pdev, val.cdp_pdev_param_mon_freq);
  9268. dp_monitor_set_chan_band(pdev, chan_band);
  9269. break;
  9270. case CDP_CONFIG_BSS_COLOR:
  9271. dp_monitor_set_bsscolor(pdev, val.cdp_pdev_param_bss_color);
  9272. break;
  9273. case CDP_SET_ATF_STATS_ENABLE:
  9274. dp_monitor_set_atf_stats_enable(pdev,
  9275. val.cdp_pdev_param_atf_stats_enable);
  9276. break;
  9277. case CDP_CONFIG_SPECIAL_VAP:
  9278. dp_monitor_pdev_config_scan_spcl_vap(pdev,
  9279. val.cdp_pdev_param_config_special_vap);
  9280. dp_monitor_vdev_set_monitor_mode_buf_rings(pdev);
  9281. break;
  9282. case CDP_RESET_SCAN_SPCL_VAP_STATS_ENABLE:
  9283. dp_monitor_pdev_reset_scan_spcl_vap_stats_enable(pdev,
  9284. val.cdp_pdev_param_reset_scan_spcl_vap_stats_enable);
  9285. break;
  9286. case CDP_CONFIG_ENHANCED_STATS_ENABLE:
  9287. pdev->enhanced_stats_en = val.cdp_pdev_param_enhanced_stats_enable;
  9288. break;
  9289. case CDP_ISOLATION:
  9290. pdev->isolation = val.cdp_pdev_param_isolation;
  9291. break;
  9292. case CDP_CONFIG_UNDECODED_METADATA_CAPTURE_ENABLE:
  9293. return dp_monitor_config_undecoded_metadata_capture(pdev,
  9294. val.cdp_pdev_param_undecoded_metadata_enable);
  9295. break;
  9296. default:
  9297. return QDF_STATUS_E_INVAL;
  9298. }
  9299. return QDF_STATUS_SUCCESS;
  9300. }
  9301. #ifdef QCA_UNDECODED_METADATA_SUPPORT
  9302. static
  9303. QDF_STATUS dp_set_pdev_phyrx_error_mask(struct cdp_soc_t *cdp_soc,
  9304. uint8_t pdev_id, uint32_t mask,
  9305. uint32_t mask_cont)
  9306. {
  9307. struct dp_pdev *pdev =
  9308. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)cdp_soc,
  9309. pdev_id);
  9310. if (!pdev)
  9311. return QDF_STATUS_E_FAILURE;
  9312. return dp_monitor_config_undecoded_metadata_phyrx_error_mask(pdev,
  9313. mask, mask_cont);
  9314. }
  9315. static
  9316. QDF_STATUS dp_get_pdev_phyrx_error_mask(struct cdp_soc_t *cdp_soc,
  9317. uint8_t pdev_id, uint32_t *mask,
  9318. uint32_t *mask_cont)
  9319. {
  9320. struct dp_pdev *pdev =
  9321. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)cdp_soc,
  9322. pdev_id);
  9323. if (!pdev)
  9324. return QDF_STATUS_E_FAILURE;
  9325. return dp_monitor_get_undecoded_metadata_phyrx_error_mask(pdev,
  9326. mask, mask_cont);
  9327. }
  9328. #endif
  9329. #ifdef QCA_PEER_EXT_STATS
  9330. static void dp_rx_update_peer_delay_stats(struct dp_soc *soc,
  9331. qdf_nbuf_t nbuf)
  9332. {
  9333. struct dp_peer *peer = NULL;
  9334. uint16_t peer_id, ring_id;
  9335. uint8_t tid = qdf_nbuf_get_tid_val(nbuf);
  9336. struct dp_peer_delay_stats *delay_stats = NULL;
  9337. peer_id = QDF_NBUF_CB_RX_PEER_ID(nbuf);
  9338. if (peer_id > soc->max_peer_id)
  9339. return;
  9340. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_CDP);
  9341. if (qdf_unlikely(!peer))
  9342. return;
  9343. if (qdf_unlikely(!peer->txrx_peer)) {
  9344. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9345. return;
  9346. }
  9347. if (qdf_likely(peer->txrx_peer->delay_stats)) {
  9348. delay_stats = peer->txrx_peer->delay_stats;
  9349. ring_id = QDF_NBUF_CB_RX_CTX_ID(nbuf);
  9350. dp_rx_compute_tid_delay(&delay_stats->delay_tid_stats[tid][ring_id],
  9351. nbuf);
  9352. }
  9353. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9354. }
  9355. #else
  9356. static inline void dp_rx_update_peer_delay_stats(struct dp_soc *soc,
  9357. qdf_nbuf_t nbuf)
  9358. {
  9359. }
  9360. #endif
  9361. /*
  9362. * dp_calculate_delay_stats: function to get rx delay stats
  9363. * @cdp_soc: DP soc handle
  9364. * @vdev_id: id of DP vdev handle
  9365. * @nbuf: skb
  9366. *
  9367. * Return: QDF_STATUS
  9368. */
  9369. static QDF_STATUS
  9370. dp_calculate_delay_stats(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9371. qdf_nbuf_t nbuf)
  9372. {
  9373. struct dp_soc *soc = cdp_soc_t_to_dp_soc(cdp_soc);
  9374. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  9375. DP_MOD_ID_CDP);
  9376. if (!vdev)
  9377. return QDF_STATUS_SUCCESS;
  9378. if (vdev->pdev->delay_stats_flag)
  9379. dp_rx_compute_delay(vdev, nbuf);
  9380. else
  9381. dp_rx_update_peer_delay_stats(soc, nbuf);
  9382. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9383. return QDF_STATUS_SUCCESS;
  9384. }
  9385. /**
  9386. * dp_get_vdev_param() - function to get parameters from vdev
  9387. * @cdp_soc: DP soc handle
  9388. * @vdev_id: id of DP vdev handle
  9389. * @param: parameter type to get value
  9390. * @val: buffer address
  9391. *
  9392. * Return: status
  9393. */
  9394. static QDF_STATUS dp_get_vdev_param(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9395. enum cdp_vdev_param_type param,
  9396. cdp_config_param_type *val)
  9397. {
  9398. struct dp_soc *soc = cdp_soc_t_to_dp_soc(cdp_soc);
  9399. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  9400. DP_MOD_ID_CDP);
  9401. if (!vdev)
  9402. return QDF_STATUS_E_FAILURE;
  9403. switch (param) {
  9404. case CDP_ENABLE_WDS:
  9405. val->cdp_vdev_param_wds = vdev->wds_enabled;
  9406. break;
  9407. case CDP_ENABLE_MEC:
  9408. val->cdp_vdev_param_mec = vdev->mec_enabled;
  9409. break;
  9410. case CDP_ENABLE_DA_WAR:
  9411. val->cdp_vdev_param_da_war = vdev->pdev->soc->da_war_enabled;
  9412. break;
  9413. case CDP_ENABLE_IGMP_MCAST_EN:
  9414. val->cdp_vdev_param_igmp_mcast_en = vdev->igmp_mcast_enhanc_en;
  9415. break;
  9416. case CDP_ENABLE_MCAST_EN:
  9417. val->cdp_vdev_param_mcast_en = vdev->mcast_enhancement_en;
  9418. break;
  9419. case CDP_ENABLE_HLOS_TID_OVERRIDE:
  9420. val->cdp_vdev_param_hlos_tid_override =
  9421. dp_vdev_get_hlos_tid_override((struct cdp_vdev *)vdev);
  9422. break;
  9423. case CDP_ENABLE_PEER_AUTHORIZE:
  9424. val->cdp_vdev_param_peer_authorize =
  9425. vdev->peer_authorize;
  9426. break;
  9427. case CDP_TX_ENCAP_TYPE:
  9428. val->cdp_vdev_param_tx_encap = vdev->tx_encap_type;
  9429. break;
  9430. case CDP_ENABLE_CIPHER:
  9431. val->cdp_vdev_param_cipher_en = vdev->sec_type;
  9432. break;
  9433. #ifdef WLAN_SUPPORT_MESH_LATENCY
  9434. case CDP_ENABLE_PEER_TID_LATENCY:
  9435. val->cdp_vdev_param_peer_tid_latency_enable =
  9436. vdev->peer_tid_latency_enabled;
  9437. break;
  9438. case CDP_SET_VAP_MESH_TID:
  9439. val->cdp_vdev_param_mesh_tid =
  9440. vdev->mesh_tid_latency_config.latency_tid;
  9441. break;
  9442. #endif
  9443. case CDP_DROP_3ADDR_MCAST:
  9444. val->cdp_drop_3addr_mcast = vdev->drop_3addr_mcast;
  9445. break;
  9446. case CDP_SET_MCAST_VDEV:
  9447. soc->arch_ops.txrx_get_vdev_mcast_param(soc, vdev, val);
  9448. break;
  9449. #ifdef QCA_SUPPORT_WDS_EXTENDED
  9450. case CDP_DROP_TX_MCAST:
  9451. val->cdp_drop_tx_mcast = vdev->drop_tx_mcast;
  9452. break;
  9453. #endif
  9454. default:
  9455. dp_cdp_err("%pK: param value %d is wrong",
  9456. soc, param);
  9457. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9458. return QDF_STATUS_E_FAILURE;
  9459. }
  9460. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9461. return QDF_STATUS_SUCCESS;
  9462. }
  9463. /**
  9464. * dp_set_vdev_param() - function to set parameters in vdev
  9465. * @cdp_soc: DP soc handle
  9466. * @vdev_id: id of DP vdev handle
  9467. * @param: parameter type to get value
  9468. * @val: value
  9469. *
  9470. * Return: QDF_STATUS
  9471. */
  9472. static QDF_STATUS
  9473. dp_set_vdev_param(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9474. enum cdp_vdev_param_type param, cdp_config_param_type val)
  9475. {
  9476. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  9477. struct dp_vdev *vdev =
  9478. dp_vdev_get_ref_by_id(dsoc, vdev_id, DP_MOD_ID_CDP);
  9479. uint32_t var = 0;
  9480. if (!vdev)
  9481. return QDF_STATUS_E_FAILURE;
  9482. switch (param) {
  9483. case CDP_ENABLE_WDS:
  9484. dp_cdp_err("%pK: wds_enable %d for vdev(%pK) id(%d)\n",
  9485. dsoc, val.cdp_vdev_param_wds, vdev, vdev->vdev_id);
  9486. vdev->wds_enabled = val.cdp_vdev_param_wds;
  9487. break;
  9488. case CDP_ENABLE_MEC:
  9489. dp_cdp_err("%pK: mec_enable %d for vdev(%pK) id(%d)\n",
  9490. dsoc, val.cdp_vdev_param_mec, vdev, vdev->vdev_id);
  9491. vdev->mec_enabled = val.cdp_vdev_param_mec;
  9492. break;
  9493. case CDP_ENABLE_DA_WAR:
  9494. dp_cdp_err("%pK: da_war_enable %d for vdev(%pK) id(%d)\n",
  9495. dsoc, val.cdp_vdev_param_da_war, vdev, vdev->vdev_id);
  9496. vdev->pdev->soc->da_war_enabled = val.cdp_vdev_param_da_war;
  9497. dp_wds_flush_ast_table_wifi3(((struct cdp_soc_t *)
  9498. vdev->pdev->soc));
  9499. break;
  9500. case CDP_ENABLE_NAWDS:
  9501. vdev->nawds_enabled = val.cdp_vdev_param_nawds;
  9502. break;
  9503. case CDP_ENABLE_MCAST_EN:
  9504. vdev->mcast_enhancement_en = val.cdp_vdev_param_mcast_en;
  9505. break;
  9506. case CDP_ENABLE_IGMP_MCAST_EN:
  9507. vdev->igmp_mcast_enhanc_en = val.cdp_vdev_param_igmp_mcast_en;
  9508. break;
  9509. case CDP_ENABLE_PROXYSTA:
  9510. vdev->proxysta_vdev = val.cdp_vdev_param_proxysta;
  9511. break;
  9512. case CDP_UPDATE_TDLS_FLAGS:
  9513. vdev->tdls_link_connected = val.cdp_vdev_param_tdls_flags;
  9514. break;
  9515. case CDP_CFG_WDS_AGING_TIMER:
  9516. var = val.cdp_vdev_param_aging_tmr;
  9517. if (!var)
  9518. qdf_timer_stop(&vdev->pdev->soc->ast_aging_timer);
  9519. else if (var != vdev->wds_aging_timer_val)
  9520. qdf_timer_mod(&vdev->pdev->soc->ast_aging_timer, var);
  9521. vdev->wds_aging_timer_val = var;
  9522. break;
  9523. case CDP_ENABLE_AP_BRIDGE:
  9524. if (wlan_op_mode_sta != vdev->opmode)
  9525. vdev->ap_bridge_enabled = val.cdp_vdev_param_ap_brdg_en;
  9526. else
  9527. vdev->ap_bridge_enabled = false;
  9528. break;
  9529. case CDP_ENABLE_CIPHER:
  9530. vdev->sec_type = val.cdp_vdev_param_cipher_en;
  9531. break;
  9532. case CDP_ENABLE_QWRAP_ISOLATION:
  9533. vdev->isolation_vdev = val.cdp_vdev_param_qwrap_isolation;
  9534. break;
  9535. case CDP_UPDATE_MULTIPASS:
  9536. vdev->multipass_en = val.cdp_vdev_param_update_multipass;
  9537. break;
  9538. case CDP_TX_ENCAP_TYPE:
  9539. vdev->tx_encap_type = val.cdp_vdev_param_tx_encap;
  9540. break;
  9541. case CDP_RX_DECAP_TYPE:
  9542. vdev->rx_decap_type = val.cdp_vdev_param_rx_decap;
  9543. break;
  9544. case CDP_TID_VDEV_PRTY:
  9545. vdev->tidmap_prty = val.cdp_vdev_param_tidmap_prty;
  9546. break;
  9547. case CDP_TIDMAP_TBL_ID:
  9548. vdev->tidmap_tbl_id = val.cdp_vdev_param_tidmap_tbl_id;
  9549. break;
  9550. #ifdef MESH_MODE_SUPPORT
  9551. case CDP_MESH_RX_FILTER:
  9552. dp_vdev_set_mesh_rx_filter((struct cdp_vdev *)vdev,
  9553. val.cdp_vdev_param_mesh_rx_filter);
  9554. break;
  9555. case CDP_MESH_MODE:
  9556. dp_vdev_set_mesh_mode((struct cdp_vdev *)vdev,
  9557. val.cdp_vdev_param_mesh_mode);
  9558. break;
  9559. #endif
  9560. case CDP_ENABLE_HLOS_TID_OVERRIDE:
  9561. dp_info("vdev_id %d enable hlod tid override %d", vdev_id,
  9562. val.cdp_vdev_param_hlos_tid_override);
  9563. dp_vdev_set_hlos_tid_override(vdev,
  9564. val.cdp_vdev_param_hlos_tid_override);
  9565. break;
  9566. #ifdef QCA_SUPPORT_WDS_EXTENDED
  9567. case CDP_CFG_WDS_EXT:
  9568. if (vdev->opmode == wlan_op_mode_ap)
  9569. vdev->wds_ext_enabled = val.cdp_vdev_param_wds_ext;
  9570. break;
  9571. case CDP_DROP_TX_MCAST:
  9572. dp_info("vdev_id %d drop tx mcast :%d", vdev_id,
  9573. val.cdp_drop_tx_mcast);
  9574. vdev->drop_tx_mcast = val.cdp_drop_tx_mcast;
  9575. break;
  9576. #endif
  9577. case CDP_ENABLE_PEER_AUTHORIZE:
  9578. vdev->peer_authorize = val.cdp_vdev_param_peer_authorize;
  9579. break;
  9580. #ifdef WLAN_SUPPORT_MESH_LATENCY
  9581. case CDP_ENABLE_PEER_TID_LATENCY:
  9582. dp_info("vdev_id %d enable peer tid latency %d", vdev_id,
  9583. val.cdp_vdev_param_peer_tid_latency_enable);
  9584. vdev->peer_tid_latency_enabled =
  9585. val.cdp_vdev_param_peer_tid_latency_enable;
  9586. break;
  9587. case CDP_SET_VAP_MESH_TID:
  9588. dp_info("vdev_id %d enable peer tid latency %d", vdev_id,
  9589. val.cdp_vdev_param_mesh_tid);
  9590. vdev->mesh_tid_latency_config.latency_tid
  9591. = val.cdp_vdev_param_mesh_tid;
  9592. break;
  9593. #endif
  9594. #ifdef WLAN_VENDOR_SPECIFIC_BAR_UPDATE
  9595. case CDP_SKIP_BAR_UPDATE_AP:
  9596. dp_info("vdev_id %d skip BAR update: %u", vdev_id,
  9597. val.cdp_skip_bar_update);
  9598. vdev->skip_bar_update = val.cdp_skip_bar_update;
  9599. vdev->skip_bar_update_last_ts = 0;
  9600. break;
  9601. #endif
  9602. case CDP_DROP_3ADDR_MCAST:
  9603. dp_info("vdev_id %d drop 3 addr mcast :%d", vdev_id,
  9604. val.cdp_drop_3addr_mcast);
  9605. vdev->drop_3addr_mcast = val.cdp_drop_3addr_mcast;
  9606. break;
  9607. case CDP_ENABLE_WRAP:
  9608. vdev->wrap_vdev = val.cdp_vdev_param_wrap;
  9609. break;
  9610. #ifdef DP_TRAFFIC_END_INDICATION
  9611. case CDP_ENABLE_TRAFFIC_END_INDICATION:
  9612. vdev->traffic_end_ind_en = val.cdp_vdev_param_traffic_end_ind;
  9613. break;
  9614. #endif
  9615. default:
  9616. break;
  9617. }
  9618. dp_tx_vdev_update_search_flags((struct dp_vdev *)vdev);
  9619. dsoc->arch_ops.txrx_set_vdev_param(dsoc, vdev, param, val);
  9620. /* Update PDEV flags as VDEV flags are updated */
  9621. dp_pdev_update_fast_rx_flag(dsoc, vdev->pdev);
  9622. dp_vdev_unref_delete(dsoc, vdev, DP_MOD_ID_CDP);
  9623. return QDF_STATUS_SUCCESS;
  9624. }
  9625. /*
  9626. * dp_set_psoc_param: function to set parameters in psoc
  9627. * @cdp_soc : DP soc handle
  9628. * @param: parameter type to be set
  9629. * @val: value of parameter to be set
  9630. *
  9631. * return: QDF_STATUS
  9632. */
  9633. static QDF_STATUS
  9634. dp_set_psoc_param(struct cdp_soc_t *cdp_soc,
  9635. enum cdp_psoc_param_type param, cdp_config_param_type val)
  9636. {
  9637. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  9638. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = soc->wlan_cfg_ctx;
  9639. switch (param) {
  9640. case CDP_ENABLE_RATE_STATS:
  9641. soc->peerstats_enabled = val.cdp_psoc_param_en_rate_stats;
  9642. break;
  9643. case CDP_SET_NSS_CFG:
  9644. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx,
  9645. val.cdp_psoc_param_en_nss_cfg);
  9646. /*
  9647. * TODO: masked out based on the per offloaded radio
  9648. */
  9649. switch (val.cdp_psoc_param_en_nss_cfg) {
  9650. case dp_nss_cfg_default:
  9651. break;
  9652. case dp_nss_cfg_first_radio:
  9653. /*
  9654. * This configuration is valid for single band radio which
  9655. * is also NSS offload.
  9656. */
  9657. case dp_nss_cfg_dbdc:
  9658. case dp_nss_cfg_dbtc:
  9659. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  9660. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  9661. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  9662. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  9663. break;
  9664. default:
  9665. dp_cdp_err("%pK: Invalid offload config %d",
  9666. soc, val.cdp_psoc_param_en_nss_cfg);
  9667. }
  9668. dp_cdp_err("%pK: nss-wifi<0> nss config is enabled"
  9669. , soc);
  9670. break;
  9671. case CDP_SET_PREFERRED_HW_MODE:
  9672. soc->preferred_hw_mode = val.cdp_psoc_param_preferred_hw_mode;
  9673. break;
  9674. case CDP_IPA_ENABLE:
  9675. soc->wlan_cfg_ctx->ipa_enabled = val.cdp_ipa_enabled;
  9676. break;
  9677. case CDP_CFG_VDEV_STATS_HW_OFFLOAD:
  9678. wlan_cfg_set_vdev_stats_hw_offload_config(wlan_cfg_ctx,
  9679. val.cdp_psoc_param_vdev_stats_hw_offload);
  9680. break;
  9681. case CDP_SAWF_ENABLE:
  9682. wlan_cfg_set_sawf_config(wlan_cfg_ctx, val.cdp_sawf_enabled);
  9683. break;
  9684. case CDP_UMAC_RST_SKEL_ENABLE:
  9685. dp_umac_rst_skel_enable_update(soc, val.cdp_umac_rst_skel);
  9686. break;
  9687. case CDP_SAWF_STATS:
  9688. wlan_cfg_set_sawf_stats_config(wlan_cfg_ctx,
  9689. val.cdp_sawf_stats);
  9690. break;
  9691. default:
  9692. break;
  9693. }
  9694. return QDF_STATUS_SUCCESS;
  9695. }
  9696. /*
  9697. * dp_get_psoc_param: function to get parameters in soc
  9698. * @cdp_soc : DP soc handle
  9699. * @param: parameter type to be set
  9700. * @val: address of buffer
  9701. *
  9702. * return: status
  9703. */
  9704. static QDF_STATUS dp_get_psoc_param(struct cdp_soc_t *cdp_soc,
  9705. enum cdp_psoc_param_type param,
  9706. cdp_config_param_type *val)
  9707. {
  9708. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  9709. if (!soc)
  9710. return QDF_STATUS_E_FAILURE;
  9711. switch (param) {
  9712. case CDP_CFG_PEER_EXT_STATS:
  9713. val->cdp_psoc_param_pext_stats =
  9714. wlan_cfg_is_peer_ext_stats_enabled(soc->wlan_cfg_ctx);
  9715. break;
  9716. case CDP_CFG_VDEV_STATS_HW_OFFLOAD:
  9717. val->cdp_psoc_param_vdev_stats_hw_offload =
  9718. wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx);
  9719. break;
  9720. case CDP_UMAC_RST_SKEL_ENABLE:
  9721. val->cdp_umac_rst_skel = dp_umac_rst_skel_enable_get(soc);
  9722. break;
  9723. case CDP_PPEDS_ENABLE:
  9724. val->cdp_psoc_param_ppeds_enabled =
  9725. wlan_cfg_get_dp_soc_is_ppeds_enabled(soc->wlan_cfg_ctx);
  9726. break;
  9727. default:
  9728. dp_warn("Invalid param");
  9729. break;
  9730. }
  9731. return QDF_STATUS_SUCCESS;
  9732. }
  9733. /*
  9734. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  9735. * @soc: DP_SOC handle
  9736. * @vdev_id: id of DP_VDEV handle
  9737. * @map_id:ID of map that needs to be updated
  9738. *
  9739. * Return: QDF_STATUS
  9740. */
  9741. static QDF_STATUS dp_set_vdev_dscp_tid_map_wifi3(ol_txrx_soc_handle cdp_soc,
  9742. uint8_t vdev_id,
  9743. uint8_t map_id)
  9744. {
  9745. cdp_config_param_type val;
  9746. struct dp_soc *soc = cdp_soc_t_to_dp_soc(cdp_soc);
  9747. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  9748. DP_MOD_ID_CDP);
  9749. if (vdev) {
  9750. vdev->dscp_tid_map_id = map_id;
  9751. val.cdp_vdev_param_dscp_tid_map_id = map_id;
  9752. soc->arch_ops.txrx_set_vdev_param(soc,
  9753. vdev,
  9754. CDP_UPDATE_DSCP_TO_TID_MAP,
  9755. val);
  9756. /* Updatr flag for transmit tid classification */
  9757. if (vdev->dscp_tid_map_id < soc->num_hw_dscp_tid_map)
  9758. vdev->skip_sw_tid_classification |=
  9759. DP_TX_HW_DSCP_TID_MAP_VALID;
  9760. else
  9761. vdev->skip_sw_tid_classification &=
  9762. ~DP_TX_HW_DSCP_TID_MAP_VALID;
  9763. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9764. return QDF_STATUS_SUCCESS;
  9765. }
  9766. return QDF_STATUS_E_FAILURE;
  9767. }
  9768. #ifdef DP_RATETABLE_SUPPORT
  9769. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  9770. int htflag, int gintval)
  9771. {
  9772. uint32_t rix;
  9773. uint16_t ratecode;
  9774. enum cdp_punctured_modes punc_mode = NO_PUNCTURE;
  9775. return dp_getrateindex((uint32_t)gintval, (uint16_t)mcs, 1,
  9776. (uint8_t)preamb, 1, punc_mode,
  9777. &rix, &ratecode);
  9778. }
  9779. #else
  9780. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  9781. int htflag, int gintval)
  9782. {
  9783. return 0;
  9784. }
  9785. #endif
  9786. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  9787. * @soc: DP soc handle
  9788. * @pdev_id: id of DP pdev handle
  9789. * @pdev_stats: buffer to copy to
  9790. *
  9791. * return : status success/failure
  9792. */
  9793. static QDF_STATUS
  9794. dp_txrx_get_pdev_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  9795. struct cdp_pdev_stats *pdev_stats)
  9796. {
  9797. struct dp_pdev *pdev =
  9798. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  9799. pdev_id);
  9800. if (!pdev)
  9801. return QDF_STATUS_E_FAILURE;
  9802. dp_aggregate_pdev_stats(pdev);
  9803. qdf_mem_copy(pdev_stats, &pdev->stats, sizeof(struct cdp_pdev_stats));
  9804. return QDF_STATUS_SUCCESS;
  9805. }
  9806. /* dp_txrx_update_vdev_me_stats(): Update vdev ME stats sent from CDP
  9807. * @vdev: DP vdev handle
  9808. * @buf: buffer containing specific stats structure
  9809. *
  9810. * Returns: void
  9811. */
  9812. static void dp_txrx_update_vdev_me_stats(struct dp_vdev *vdev,
  9813. void *buf)
  9814. {
  9815. struct cdp_tx_ingress_stats *host_stats = NULL;
  9816. if (!buf) {
  9817. dp_cdp_err("%pK: Invalid host stats buf", vdev->pdev->soc);
  9818. return;
  9819. }
  9820. host_stats = (struct cdp_tx_ingress_stats *)buf;
  9821. DP_STATS_INC_PKT(vdev, tx_i.mcast_en.mcast_pkt,
  9822. host_stats->mcast_en.mcast_pkt.num,
  9823. host_stats->mcast_en.mcast_pkt.bytes);
  9824. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_map_error,
  9825. host_stats->mcast_en.dropped_map_error);
  9826. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_self_mac,
  9827. host_stats->mcast_en.dropped_self_mac);
  9828. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_send_fail,
  9829. host_stats->mcast_en.dropped_send_fail);
  9830. DP_STATS_INC(vdev, tx_i.mcast_en.ucast,
  9831. host_stats->mcast_en.ucast);
  9832. DP_STATS_INC(vdev, tx_i.mcast_en.fail_seg_alloc,
  9833. host_stats->mcast_en.fail_seg_alloc);
  9834. DP_STATS_INC(vdev, tx_i.mcast_en.clone_fail,
  9835. host_stats->mcast_en.clone_fail);
  9836. }
  9837. /* dp_txrx_update_vdev_igmp_me_stats(): Update vdev IGMP ME stats sent from CDP
  9838. * @vdev: DP vdev handle
  9839. * @buf: buffer containing specific stats structure
  9840. *
  9841. * Returns: void
  9842. */
  9843. static void dp_txrx_update_vdev_igmp_me_stats(struct dp_vdev *vdev,
  9844. void *buf)
  9845. {
  9846. struct cdp_tx_ingress_stats *host_stats = NULL;
  9847. if (!buf) {
  9848. dp_cdp_err("%pK: Invalid host stats buf", vdev->pdev->soc);
  9849. return;
  9850. }
  9851. host_stats = (struct cdp_tx_ingress_stats *)buf;
  9852. DP_STATS_INC(vdev, tx_i.igmp_mcast_en.igmp_rcvd,
  9853. host_stats->igmp_mcast_en.igmp_rcvd);
  9854. DP_STATS_INC(vdev, tx_i.igmp_mcast_en.igmp_ucast_converted,
  9855. host_stats->igmp_mcast_en.igmp_ucast_converted);
  9856. }
  9857. /* dp_txrx_update_vdev_host_stats(): Update stats sent through CDP
  9858. * @soc: DP soc handle
  9859. * @vdev_id: id of DP vdev handle
  9860. * @buf: buffer containing specific stats structure
  9861. * @stats_id: stats type
  9862. *
  9863. * Returns: QDF_STATUS
  9864. */
  9865. static QDF_STATUS dp_txrx_update_vdev_host_stats(struct cdp_soc_t *soc_hdl,
  9866. uint8_t vdev_id,
  9867. void *buf,
  9868. uint16_t stats_id)
  9869. {
  9870. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  9871. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  9872. DP_MOD_ID_CDP);
  9873. if (!vdev) {
  9874. dp_cdp_err("%pK: Invalid vdev handle", soc);
  9875. return QDF_STATUS_E_FAILURE;
  9876. }
  9877. switch (stats_id) {
  9878. case DP_VDEV_STATS_PKT_CNT_ONLY:
  9879. break;
  9880. case DP_VDEV_STATS_TX_ME:
  9881. dp_txrx_update_vdev_me_stats(vdev, buf);
  9882. dp_txrx_update_vdev_igmp_me_stats(vdev, buf);
  9883. break;
  9884. default:
  9885. qdf_info("Invalid stats_id %d", stats_id);
  9886. break;
  9887. }
  9888. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9889. return QDF_STATUS_SUCCESS;
  9890. }
  9891. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  9892. * @soc: soc handle
  9893. * @vdev_id: id of vdev handle
  9894. * @peer_mac: mac of DP_PEER handle
  9895. * @peer_stats: buffer to copy to
  9896. * return : status success/failure
  9897. */
  9898. static QDF_STATUS
  9899. dp_txrx_get_peer_stats(struct cdp_soc_t *soc, uint8_t vdev_id,
  9900. uint8_t *peer_mac, struct cdp_peer_stats *peer_stats)
  9901. {
  9902. struct dp_peer *peer = NULL;
  9903. struct cdp_peer_info peer_info = { 0 };
  9904. DP_PEER_INFO_PARAMS_INIT(&peer_info, vdev_id, peer_mac, false,
  9905. CDP_WILD_PEER_TYPE);
  9906. peer = dp_peer_hash_find_wrapper((struct dp_soc *)soc, &peer_info,
  9907. DP_MOD_ID_CDP);
  9908. qdf_mem_zero(peer_stats, sizeof(struct cdp_peer_stats));
  9909. if (!peer)
  9910. return QDF_STATUS_E_FAILURE;
  9911. dp_get_peer_stats(peer, peer_stats);
  9912. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9913. return QDF_STATUS_SUCCESS;
  9914. }
  9915. /* dp_txrx_get_peer_stats_param - will return specified cdp_peer_stats
  9916. * @param soc - soc handle
  9917. * @param vdev_id - vdev_id of vdev object
  9918. * @param peer_mac - mac address of the peer
  9919. * @param type - enum of required stats
  9920. * @param buf - buffer to hold the value
  9921. * return : status success/failure
  9922. */
  9923. static QDF_STATUS
  9924. dp_txrx_get_peer_stats_param(struct cdp_soc_t *soc, uint8_t vdev_id,
  9925. uint8_t *peer_mac, enum cdp_peer_stats_type type,
  9926. cdp_peer_stats_param_t *buf)
  9927. {
  9928. QDF_STATUS ret;
  9929. struct dp_peer *peer = NULL;
  9930. struct cdp_peer_info peer_info = { 0 };
  9931. DP_PEER_INFO_PARAMS_INIT(&peer_info, vdev_id, peer_mac, false,
  9932. CDP_WILD_PEER_TYPE);
  9933. peer = dp_peer_hash_find_wrapper((struct dp_soc *)soc, &peer_info,
  9934. DP_MOD_ID_CDP);
  9935. if (!peer) {
  9936. dp_peer_err("%pK: Invalid Peer for Mac " QDF_MAC_ADDR_FMT,
  9937. soc, QDF_MAC_ADDR_REF(peer_mac));
  9938. return QDF_STATUS_E_FAILURE;
  9939. }
  9940. if (type >= cdp_peer_per_pkt_stats_min &&
  9941. type < cdp_peer_per_pkt_stats_max) {
  9942. ret = dp_txrx_get_peer_per_pkt_stats_param(peer, type, buf);
  9943. } else if (type >= cdp_peer_extd_stats_min &&
  9944. type < cdp_peer_extd_stats_max) {
  9945. ret = dp_txrx_get_peer_extd_stats_param(peer, type, buf);
  9946. } else {
  9947. dp_err("%pK: Invalid stat type requested", soc);
  9948. ret = QDF_STATUS_E_FAILURE;
  9949. }
  9950. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9951. return ret;
  9952. }
  9953. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  9954. * @soc: soc handle
  9955. * @vdev_id: id of vdev handle
  9956. * @peer_mac: mac of DP_PEER handle
  9957. *
  9958. * return : QDF_STATUS
  9959. */
  9960. #ifdef WLAN_FEATURE_11BE_MLO
  9961. static QDF_STATUS
  9962. dp_txrx_reset_peer_stats(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  9963. uint8_t *peer_mac)
  9964. {
  9965. QDF_STATUS status = QDF_STATUS_SUCCESS;
  9966. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  9967. struct dp_peer *peer =
  9968. dp_peer_get_tgt_peer_hash_find(soc, peer_mac, 0,
  9969. vdev_id, DP_MOD_ID_CDP);
  9970. if (!peer)
  9971. return QDF_STATUS_E_FAILURE;
  9972. DP_STATS_CLR(peer);
  9973. dp_txrx_peer_stats_clr(peer->txrx_peer);
  9974. if (IS_MLO_DP_MLD_PEER(peer)) {
  9975. uint8_t i;
  9976. struct dp_peer *link_peer;
  9977. struct dp_soc *link_peer_soc;
  9978. struct dp_mld_link_peers link_peers_info;
  9979. dp_get_link_peers_ref_from_mld_peer(soc, peer,
  9980. &link_peers_info,
  9981. DP_MOD_ID_CDP);
  9982. for (i = 0; i < link_peers_info.num_links; i++) {
  9983. link_peer = link_peers_info.link_peers[i];
  9984. link_peer_soc = link_peer->vdev->pdev->soc;
  9985. DP_STATS_CLR(link_peer);
  9986. dp_monitor_peer_reset_stats(link_peer_soc, link_peer);
  9987. }
  9988. dp_release_link_peers_ref(&link_peers_info, DP_MOD_ID_CDP);
  9989. } else {
  9990. dp_monitor_peer_reset_stats(soc, peer);
  9991. }
  9992. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9993. return status;
  9994. }
  9995. #else
  9996. static QDF_STATUS
  9997. dp_txrx_reset_peer_stats(struct cdp_soc_t *soc, uint8_t vdev_id,
  9998. uint8_t *peer_mac)
  9999. {
  10000. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10001. struct dp_peer *peer = dp_peer_find_hash_find((struct dp_soc *)soc,
  10002. peer_mac, 0, vdev_id,
  10003. DP_MOD_ID_CDP);
  10004. if (!peer)
  10005. return QDF_STATUS_E_FAILURE;
  10006. DP_STATS_CLR(peer);
  10007. dp_txrx_peer_stats_clr(peer->txrx_peer);
  10008. dp_monitor_peer_reset_stats((struct dp_soc *)soc, peer);
  10009. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  10010. return status;
  10011. }
  10012. #endif
  10013. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  10014. * @vdev_handle: DP_VDEV handle
  10015. * @buf: buffer for vdev stats
  10016. *
  10017. * return : int
  10018. */
  10019. static int dp_txrx_get_vdev_stats(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  10020. void *buf, bool is_aggregate)
  10021. {
  10022. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10023. struct cdp_vdev_stats *vdev_stats;
  10024. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10025. DP_MOD_ID_CDP);
  10026. if (!vdev)
  10027. return 1;
  10028. vdev_stats = (struct cdp_vdev_stats *)buf;
  10029. if (is_aggregate) {
  10030. dp_aggregate_vdev_stats(vdev, buf);
  10031. } else {
  10032. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  10033. }
  10034. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10035. return 0;
  10036. }
  10037. /*
  10038. * dp_get_total_per(): get total per
  10039. * @soc: DP soc handle
  10040. * @pdev_id: id of DP_PDEV handle
  10041. *
  10042. * Return: % error rate using retries per packet and success packets
  10043. */
  10044. static int dp_get_total_per(struct cdp_soc_t *soc, uint8_t pdev_id)
  10045. {
  10046. struct dp_pdev *pdev =
  10047. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10048. pdev_id);
  10049. if (!pdev)
  10050. return 0;
  10051. dp_aggregate_pdev_stats(pdev);
  10052. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  10053. return 0;
  10054. return ((pdev->stats.tx.retries * 100) /
  10055. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  10056. }
  10057. /*
  10058. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  10059. * @soc: DP soc handle
  10060. * @pdev_id: id of DP_PDEV handle
  10061. * @buf: to hold pdev_stats
  10062. *
  10063. * Return: int
  10064. */
  10065. static int
  10066. dp_txrx_stats_publish(struct cdp_soc_t *soc, uint8_t pdev_id,
  10067. struct cdp_stats_extd *buf)
  10068. {
  10069. struct cdp_txrx_stats_req req = {0,};
  10070. QDF_STATUS status;
  10071. struct dp_pdev *pdev =
  10072. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10073. pdev_id);
  10074. if (!pdev)
  10075. return TXRX_STATS_LEVEL_OFF;
  10076. if (pdev->pending_fw_stats_response)
  10077. return TXRX_STATS_LEVEL_OFF;
  10078. dp_aggregate_pdev_stats(pdev);
  10079. pdev->pending_fw_stats_response = true;
  10080. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  10081. req.cookie_val = DBG_STATS_COOKIE_DP_STATS;
  10082. pdev->fw_stats_tlv_bitmap_rcvd = 0;
  10083. qdf_event_reset(&pdev->fw_stats_event);
  10084. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  10085. req.param1, req.param2, req.param3, 0,
  10086. req.cookie_val, 0);
  10087. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  10088. req.cookie_val = DBG_STATS_COOKIE_DP_STATS;
  10089. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  10090. req.param1, req.param2, req.param3, 0,
  10091. req.cookie_val, 0);
  10092. status =
  10093. qdf_wait_single_event(&pdev->fw_stats_event, DP_MAX_SLEEP_TIME);
  10094. if (status != QDF_STATUS_SUCCESS) {
  10095. if (status == QDF_STATUS_E_TIMEOUT)
  10096. qdf_debug("TIMEOUT_OCCURS");
  10097. pdev->pending_fw_stats_response = false;
  10098. return TXRX_STATS_LEVEL_OFF;
  10099. }
  10100. qdf_mem_copy(buf, &pdev->stats, sizeof(struct cdp_pdev_stats));
  10101. pdev->pending_fw_stats_response = false;
  10102. return TXRX_STATS_LEVEL;
  10103. }
  10104. /*
  10105. * dp_get_obss_stats(): Get Pdev OBSS stats from Fw
  10106. * @soc: DP soc handle
  10107. * @pdev_id: id of DP_PDEV handle
  10108. * @buf: to hold pdev obss stats
  10109. * @req: Pointer to CDP TxRx stats
  10110. *
  10111. * Return: status
  10112. */
  10113. static QDF_STATUS
  10114. dp_get_obss_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  10115. struct cdp_pdev_obss_pd_stats_tlv *buf,
  10116. struct cdp_txrx_stats_req *req)
  10117. {
  10118. QDF_STATUS status;
  10119. struct dp_pdev *pdev =
  10120. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10121. pdev_id);
  10122. if (!pdev)
  10123. return QDF_STATUS_E_INVAL;
  10124. if (pdev->pending_fw_obss_stats_response)
  10125. return QDF_STATUS_E_AGAIN;
  10126. pdev->pending_fw_obss_stats_response = true;
  10127. req->stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_OBSS_PD_STATS;
  10128. req->cookie_val = DBG_STATS_COOKIE_HTT_OBSS;
  10129. qdf_event_reset(&pdev->fw_obss_stats_event);
  10130. status = dp_h2t_ext_stats_msg_send(pdev, req->stats, req->param0,
  10131. req->param1, req->param2,
  10132. req->param3, 0, req->cookie_val,
  10133. req->mac_id);
  10134. if (QDF_IS_STATUS_ERROR(status)) {
  10135. pdev->pending_fw_obss_stats_response = false;
  10136. return status;
  10137. }
  10138. status =
  10139. qdf_wait_single_event(&pdev->fw_obss_stats_event,
  10140. DP_MAX_SLEEP_TIME);
  10141. if (status != QDF_STATUS_SUCCESS) {
  10142. if (status == QDF_STATUS_E_TIMEOUT)
  10143. qdf_debug("TIMEOUT_OCCURS");
  10144. pdev->pending_fw_obss_stats_response = false;
  10145. return QDF_STATUS_E_TIMEOUT;
  10146. }
  10147. qdf_mem_copy(buf, &pdev->stats.htt_tx_pdev_stats.obss_pd_stats_tlv,
  10148. sizeof(struct cdp_pdev_obss_pd_stats_tlv));
  10149. pdev->pending_fw_obss_stats_response = false;
  10150. return status;
  10151. }
  10152. /*
  10153. * dp_clear_pdev_obss_pd_stats(): Clear pdev obss stats
  10154. * @soc: DP soc handle
  10155. * @pdev_id: id of DP_PDEV handle
  10156. * @req: Pointer to CDP TxRx stats request mac_id will be
  10157. * pre-filled and should not be overwritten
  10158. *
  10159. * Return: status
  10160. */
  10161. static QDF_STATUS
  10162. dp_clear_pdev_obss_pd_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  10163. struct cdp_txrx_stats_req *req)
  10164. {
  10165. struct dp_pdev *pdev =
  10166. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10167. pdev_id);
  10168. uint32_t cookie_val = DBG_STATS_COOKIE_DEFAULT;
  10169. if (!pdev)
  10170. return QDF_STATUS_E_INVAL;
  10171. /*
  10172. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  10173. * from param0 to param3 according to below rule:
  10174. *
  10175. * PARAM:
  10176. * - config_param0 : start_offset (stats type)
  10177. * - config_param1 : stats bmask from start offset
  10178. * - config_param2 : stats bmask from start offset + 32
  10179. * - config_param3 : stats bmask from start offset + 64
  10180. */
  10181. req->stats = (enum cdp_stats)HTT_DBG_EXT_STATS_RESET;
  10182. req->param0 = HTT_DBG_EXT_STATS_PDEV_OBSS_PD_STATS;
  10183. req->param1 = 0x00000001;
  10184. return dp_h2t_ext_stats_msg_send(pdev, req->stats, req->param0,
  10185. req->param1, req->param2, req->param3, 0,
  10186. cookie_val, req->mac_id);
  10187. }
  10188. /**
  10189. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  10190. * @soc: soc handle
  10191. * @pdev_id: id of DP_PDEV handle
  10192. * @map_id: ID of map that needs to be updated
  10193. * @tos: index value in map
  10194. * @tid: tid value passed by the user
  10195. *
  10196. * Return: QDF_STATUS
  10197. */
  10198. static QDF_STATUS
  10199. dp_set_pdev_dscp_tid_map_wifi3(struct cdp_soc_t *soc_handle,
  10200. uint8_t pdev_id,
  10201. uint8_t map_id,
  10202. uint8_t tos, uint8_t tid)
  10203. {
  10204. uint8_t dscp;
  10205. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  10206. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  10207. if (!pdev)
  10208. return QDF_STATUS_E_FAILURE;
  10209. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  10210. pdev->dscp_tid_map[map_id][dscp] = tid;
  10211. if (map_id < soc->num_hw_dscp_tid_map)
  10212. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  10213. map_id, dscp);
  10214. else
  10215. return QDF_STATUS_E_FAILURE;
  10216. return QDF_STATUS_SUCCESS;
  10217. }
  10218. #ifdef WLAN_SYSFS_DP_STATS
  10219. /*
  10220. * dp_sysfs_event_trigger(): Trigger event to wait for firmware
  10221. * stats request response.
  10222. * @soc: soc handle
  10223. * @cookie_val: cookie value
  10224. *
  10225. * @Return: QDF_STATUS
  10226. */
  10227. static QDF_STATUS
  10228. dp_sysfs_event_trigger(struct dp_soc *soc, uint32_t cookie_val)
  10229. {
  10230. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10231. /* wait for firmware response for sysfs stats request */
  10232. if (cookie_val == DBG_SYSFS_STATS_COOKIE) {
  10233. if (!soc) {
  10234. dp_cdp_err("soc is NULL");
  10235. return QDF_STATUS_E_FAILURE;
  10236. }
  10237. /* wait for event completion */
  10238. status = qdf_wait_single_event(&soc->sysfs_config->sysfs_txrx_fw_request_done,
  10239. WLAN_SYSFS_STAT_REQ_WAIT_MS);
  10240. if (status == QDF_STATUS_SUCCESS)
  10241. dp_cdp_info("sysfs_txrx_fw_request_done event completed");
  10242. else if (status == QDF_STATUS_E_TIMEOUT)
  10243. dp_cdp_warn("sysfs_txrx_fw_request_done event expired");
  10244. else
  10245. dp_cdp_warn("sysfs_txrx_fw_request_done event error code %d", status);
  10246. }
  10247. return status;
  10248. }
  10249. #else /* WLAN_SYSFS_DP_STATS */
  10250. /*
  10251. * dp_sysfs_event_trigger(): Trigger event to wait for firmware
  10252. * stats request response.
  10253. * @soc: soc handle
  10254. * @cookie_val: cookie value
  10255. *
  10256. * @Return: QDF_STATUS
  10257. */
  10258. static QDF_STATUS
  10259. dp_sysfs_event_trigger(struct dp_soc *soc, uint32_t cookie_val)
  10260. {
  10261. return QDF_STATUS_SUCCESS;
  10262. }
  10263. #endif /* WLAN_SYSFS_DP_STATS */
  10264. /**
  10265. * dp_fw_stats_process(): Process TXRX FW stats request.
  10266. * @vdev_handle: DP VDEV handle
  10267. * @req: stats request
  10268. *
  10269. * return: QDF_STATUS
  10270. */
  10271. static QDF_STATUS
  10272. dp_fw_stats_process(struct dp_vdev *vdev,
  10273. struct cdp_txrx_stats_req *req)
  10274. {
  10275. struct dp_pdev *pdev = NULL;
  10276. struct dp_soc *soc = NULL;
  10277. uint32_t stats = req->stats;
  10278. uint8_t mac_id = req->mac_id;
  10279. uint32_t cookie_val = DBG_STATS_COOKIE_DEFAULT;
  10280. if (!vdev) {
  10281. DP_TRACE(NONE, "VDEV not found");
  10282. return QDF_STATUS_E_FAILURE;
  10283. }
  10284. pdev = vdev->pdev;
  10285. if (!pdev) {
  10286. DP_TRACE(NONE, "PDEV not found");
  10287. return QDF_STATUS_E_FAILURE;
  10288. }
  10289. soc = pdev->soc;
  10290. if (!soc) {
  10291. DP_TRACE(NONE, "soc not found");
  10292. return QDF_STATUS_E_FAILURE;
  10293. }
  10294. /* In case request is from host sysfs for displaying stats on console */
  10295. if (req->cookie_val == DBG_SYSFS_STATS_COOKIE)
  10296. cookie_val = DBG_SYSFS_STATS_COOKIE;
  10297. /*
  10298. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  10299. * from param0 to param3 according to below rule:
  10300. *
  10301. * PARAM:
  10302. * - config_param0 : start_offset (stats type)
  10303. * - config_param1 : stats bmask from start offset
  10304. * - config_param2 : stats bmask from start offset + 32
  10305. * - config_param3 : stats bmask from start offset + 64
  10306. */
  10307. if (req->stats == CDP_TXRX_STATS_0) {
  10308. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  10309. req->param1 = 0xFFFFFFFF;
  10310. req->param2 = 0xFFFFFFFF;
  10311. req->param3 = 0xFFFFFFFF;
  10312. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  10313. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  10314. }
  10315. if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_RX_RATE_EXT) {
  10316. dp_h2t_ext_stats_msg_send(pdev,
  10317. HTT_DBG_EXT_STATS_PDEV_RX_RATE_EXT,
  10318. req->param0, req->param1, req->param2,
  10319. req->param3, 0, cookie_val,
  10320. mac_id);
  10321. } else {
  10322. dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  10323. req->param1, req->param2, req->param3,
  10324. 0, cookie_val, mac_id);
  10325. }
  10326. dp_sysfs_event_trigger(soc, cookie_val);
  10327. return QDF_STATUS_SUCCESS;
  10328. }
  10329. /**
  10330. * dp_txrx_stats_request - function to map to firmware and host stats
  10331. * @soc: soc handle
  10332. * @vdev_id: virtual device ID
  10333. * @req: stats request
  10334. *
  10335. * Return: QDF_STATUS
  10336. */
  10337. static
  10338. QDF_STATUS dp_txrx_stats_request(struct cdp_soc_t *soc_handle,
  10339. uint8_t vdev_id,
  10340. struct cdp_txrx_stats_req *req)
  10341. {
  10342. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_handle);
  10343. int host_stats;
  10344. int fw_stats;
  10345. enum cdp_stats stats;
  10346. int num_stats;
  10347. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10348. DP_MOD_ID_CDP);
  10349. QDF_STATUS status = QDF_STATUS_E_INVAL;
  10350. if (!vdev || !req) {
  10351. dp_cdp_err("%pK: Invalid vdev/req instance", soc);
  10352. status = QDF_STATUS_E_INVAL;
  10353. goto fail0;
  10354. }
  10355. if (req->mac_id >= WLAN_CFG_MAC_PER_TARGET) {
  10356. dp_err("Invalid mac id request");
  10357. status = QDF_STATUS_E_INVAL;
  10358. goto fail0;
  10359. }
  10360. stats = req->stats;
  10361. if (stats >= CDP_TXRX_MAX_STATS) {
  10362. status = QDF_STATUS_E_INVAL;
  10363. goto fail0;
  10364. }
  10365. /*
  10366. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  10367. * has to be updated if new FW HTT stats added
  10368. */
  10369. if (stats > CDP_TXRX_STATS_HTT_MAX)
  10370. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  10371. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  10372. if (stats >= num_stats) {
  10373. dp_cdp_err("%pK : Invalid stats option: %d", soc, stats);
  10374. status = QDF_STATUS_E_INVAL;
  10375. goto fail0;
  10376. }
  10377. req->stats = stats;
  10378. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  10379. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  10380. dp_info("stats: %u fw_stats_type: %d host_stats: %d",
  10381. stats, fw_stats, host_stats);
  10382. if (fw_stats != TXRX_FW_STATS_INVALID) {
  10383. /* update request with FW stats type */
  10384. req->stats = fw_stats;
  10385. status = dp_fw_stats_process(vdev, req);
  10386. } else if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  10387. (host_stats <= TXRX_HOST_STATS_MAX))
  10388. status = dp_print_host_stats(vdev, req, soc);
  10389. else
  10390. dp_cdp_info("%pK: Wrong Input for TxRx Stats", soc);
  10391. fail0:
  10392. if (vdev)
  10393. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10394. return status;
  10395. }
  10396. /*
  10397. * dp_txrx_dump_stats() - Dump statistics
  10398. * @value - Statistics option
  10399. */
  10400. static QDF_STATUS dp_txrx_dump_stats(struct cdp_soc_t *psoc, uint16_t value,
  10401. enum qdf_stats_verbosity_level level)
  10402. {
  10403. struct dp_soc *soc =
  10404. (struct dp_soc *)psoc;
  10405. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10406. if (!soc) {
  10407. dp_cdp_err("%pK: soc is NULL", soc);
  10408. return QDF_STATUS_E_INVAL;
  10409. }
  10410. switch (value) {
  10411. case CDP_TXRX_PATH_STATS:
  10412. dp_txrx_path_stats(soc);
  10413. dp_print_soc_interrupt_stats(soc);
  10414. hal_dump_reg_write_stats(soc->hal_soc);
  10415. dp_pdev_print_tx_delay_stats(soc);
  10416. /* Dump usage watermark stats for core TX/RX SRNGs */
  10417. dp_dump_srng_high_wm_stats(soc, (1 << REO_DST));
  10418. dp_print_fisa_stats(soc);
  10419. break;
  10420. case CDP_RX_RING_STATS:
  10421. dp_print_per_ring_stats(soc);
  10422. break;
  10423. case CDP_TXRX_TSO_STATS:
  10424. dp_print_tso_stats(soc, level);
  10425. break;
  10426. case CDP_DUMP_TX_FLOW_POOL_INFO:
  10427. if (level == QDF_STATS_VERBOSITY_LEVEL_HIGH)
  10428. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  10429. else
  10430. dp_tx_dump_flow_pool_info_compact(soc);
  10431. break;
  10432. case CDP_DP_NAPI_STATS:
  10433. dp_print_napi_stats(soc);
  10434. break;
  10435. case CDP_TXRX_DESC_STATS:
  10436. /* TODO: NOT IMPLEMENTED */
  10437. break;
  10438. case CDP_DP_RX_FISA_STATS:
  10439. dp_rx_dump_fisa_stats(soc);
  10440. break;
  10441. case CDP_DP_SWLM_STATS:
  10442. dp_print_swlm_stats(soc);
  10443. break;
  10444. case CDP_DP_TX_HW_LATENCY_STATS:
  10445. dp_pdev_print_tx_delay_stats(soc);
  10446. break;
  10447. default:
  10448. status = QDF_STATUS_E_INVAL;
  10449. break;
  10450. }
  10451. return status;
  10452. }
  10453. #ifdef WLAN_SYSFS_DP_STATS
  10454. static
  10455. void dp_sysfs_get_stat_type(struct dp_soc *soc, uint32_t *mac_id,
  10456. uint32_t *stat_type)
  10457. {
  10458. qdf_spinlock_acquire(&soc->sysfs_config->rw_stats_lock);
  10459. *stat_type = soc->sysfs_config->stat_type_requested;
  10460. *mac_id = soc->sysfs_config->mac_id;
  10461. qdf_spinlock_release(&soc->sysfs_config->rw_stats_lock);
  10462. }
  10463. static
  10464. void dp_sysfs_update_config_buf_params(struct dp_soc *soc,
  10465. uint32_t curr_len,
  10466. uint32_t max_buf_len,
  10467. char *buf)
  10468. {
  10469. qdf_spinlock_acquire(&soc->sysfs_config->sysfs_write_user_buffer);
  10470. /* set sysfs_config parameters */
  10471. soc->sysfs_config->buf = buf;
  10472. soc->sysfs_config->curr_buffer_length = curr_len;
  10473. soc->sysfs_config->max_buffer_length = max_buf_len;
  10474. qdf_spinlock_release(&soc->sysfs_config->sysfs_write_user_buffer);
  10475. }
  10476. static
  10477. QDF_STATUS dp_sysfs_fill_stats(ol_txrx_soc_handle soc_hdl,
  10478. char *buf, uint32_t buf_size)
  10479. {
  10480. uint32_t mac_id = 0;
  10481. uint32_t stat_type = 0;
  10482. uint32_t fw_stats = 0;
  10483. uint32_t host_stats = 0;
  10484. enum cdp_stats stats;
  10485. struct cdp_txrx_stats_req req;
  10486. uint32_t num_stats;
  10487. struct dp_soc *soc = NULL;
  10488. if (!soc_hdl) {
  10489. dp_cdp_err("%pK: soc_hdl is NULL", soc_hdl);
  10490. return QDF_STATUS_E_INVAL;
  10491. }
  10492. soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10493. if (!soc) {
  10494. dp_cdp_err("%pK: soc is NULL", soc);
  10495. return QDF_STATUS_E_INVAL;
  10496. }
  10497. dp_sysfs_get_stat_type(soc, &mac_id, &stat_type);
  10498. stats = stat_type;
  10499. if (stats >= CDP_TXRX_MAX_STATS) {
  10500. dp_cdp_info("sysfs stat type requested is invalid");
  10501. return QDF_STATUS_E_INVAL;
  10502. }
  10503. /*
  10504. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  10505. * has to be updated if new FW HTT stats added
  10506. */
  10507. if (stats > CDP_TXRX_MAX_STATS)
  10508. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  10509. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  10510. if (stats >= num_stats) {
  10511. dp_cdp_err("%pK : Invalid stats option: %d, max num stats: %d",
  10512. soc, stats, num_stats);
  10513. return QDF_STATUS_E_INVAL;
  10514. }
  10515. /* build request */
  10516. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  10517. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  10518. req.stats = stat_type;
  10519. req.mac_id = mac_id;
  10520. /* request stats to be printed */
  10521. qdf_mutex_acquire(&soc->sysfs_config->sysfs_read_lock);
  10522. if (fw_stats != TXRX_FW_STATS_INVALID) {
  10523. /* update request with FW stats type */
  10524. req.cookie_val = DBG_SYSFS_STATS_COOKIE;
  10525. } else if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  10526. (host_stats <= TXRX_HOST_STATS_MAX)) {
  10527. req.cookie_val = DBG_STATS_COOKIE_DEFAULT;
  10528. soc->sysfs_config->process_id = qdf_get_current_pid();
  10529. soc->sysfs_config->printing_mode = PRINTING_MODE_ENABLED;
  10530. }
  10531. dp_sysfs_update_config_buf_params(soc, 0, buf_size, buf);
  10532. dp_txrx_stats_request(soc_hdl, mac_id, &req);
  10533. soc->sysfs_config->process_id = 0;
  10534. soc->sysfs_config->printing_mode = PRINTING_MODE_DISABLED;
  10535. dp_sysfs_update_config_buf_params(soc, 0, 0, NULL);
  10536. qdf_mutex_release(&soc->sysfs_config->sysfs_read_lock);
  10537. return QDF_STATUS_SUCCESS;
  10538. }
  10539. static
  10540. QDF_STATUS dp_sysfs_set_stat_type(ol_txrx_soc_handle soc_hdl,
  10541. uint32_t stat_type, uint32_t mac_id)
  10542. {
  10543. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10544. if (!soc_hdl) {
  10545. dp_cdp_err("%pK: soc is NULL", soc);
  10546. return QDF_STATUS_E_INVAL;
  10547. }
  10548. qdf_spinlock_acquire(&soc->sysfs_config->rw_stats_lock);
  10549. soc->sysfs_config->stat_type_requested = stat_type;
  10550. soc->sysfs_config->mac_id = mac_id;
  10551. qdf_spinlock_release(&soc->sysfs_config->rw_stats_lock);
  10552. return QDF_STATUS_SUCCESS;
  10553. }
  10554. static
  10555. QDF_STATUS dp_sysfs_initialize_stats(struct dp_soc *soc_hdl)
  10556. {
  10557. struct dp_soc *soc;
  10558. QDF_STATUS status;
  10559. if (!soc_hdl) {
  10560. dp_cdp_err("%pK: soc_hdl is NULL", soc_hdl);
  10561. return QDF_STATUS_E_INVAL;
  10562. }
  10563. soc = soc_hdl;
  10564. soc->sysfs_config = qdf_mem_malloc(sizeof(struct sysfs_stats_config));
  10565. if (!soc->sysfs_config) {
  10566. dp_cdp_err("failed to allocate memory for sysfs_config no memory");
  10567. return QDF_STATUS_E_NOMEM;
  10568. }
  10569. status = qdf_event_create(&soc->sysfs_config->sysfs_txrx_fw_request_done);
  10570. /* create event for fw stats request from sysfs */
  10571. if (status != QDF_STATUS_SUCCESS) {
  10572. dp_cdp_err("failed to create event sysfs_txrx_fw_request_done");
  10573. qdf_mem_free(soc->sysfs_config);
  10574. soc->sysfs_config = NULL;
  10575. return QDF_STATUS_E_FAILURE;
  10576. }
  10577. qdf_spinlock_create(&soc->sysfs_config->rw_stats_lock);
  10578. qdf_mutex_create(&soc->sysfs_config->sysfs_read_lock);
  10579. qdf_spinlock_create(&soc->sysfs_config->sysfs_write_user_buffer);
  10580. return QDF_STATUS_SUCCESS;
  10581. }
  10582. static
  10583. QDF_STATUS dp_sysfs_deinitialize_stats(struct dp_soc *soc_hdl)
  10584. {
  10585. struct dp_soc *soc;
  10586. QDF_STATUS status;
  10587. if (!soc_hdl) {
  10588. dp_cdp_err("%pK: soc_hdl is NULL", soc_hdl);
  10589. return QDF_STATUS_E_INVAL;
  10590. }
  10591. soc = soc_hdl;
  10592. if (!soc->sysfs_config) {
  10593. dp_cdp_err("soc->sysfs_config is NULL");
  10594. return QDF_STATUS_E_FAILURE;
  10595. }
  10596. status = qdf_event_destroy(&soc->sysfs_config->sysfs_txrx_fw_request_done);
  10597. if (status != QDF_STATUS_SUCCESS)
  10598. dp_cdp_err("Failed to destroy event sysfs_txrx_fw_request_done ");
  10599. qdf_mutex_destroy(&soc->sysfs_config->sysfs_read_lock);
  10600. qdf_spinlock_destroy(&soc->sysfs_config->rw_stats_lock);
  10601. qdf_spinlock_destroy(&soc->sysfs_config->sysfs_write_user_buffer);
  10602. qdf_mem_free(soc->sysfs_config);
  10603. return QDF_STATUS_SUCCESS;
  10604. }
  10605. #else /* WLAN_SYSFS_DP_STATS */
  10606. static
  10607. QDF_STATUS dp_sysfs_deinitialize_stats(struct dp_soc *soc_hdl)
  10608. {
  10609. return QDF_STATUS_SUCCESS;
  10610. }
  10611. static
  10612. QDF_STATUS dp_sysfs_initialize_stats(struct dp_soc *soc_hdl)
  10613. {
  10614. return QDF_STATUS_SUCCESS;
  10615. }
  10616. #endif /* WLAN_SYSFS_DP_STATS */
  10617. /**
  10618. * dp_txrx_clear_dump_stats() - clear dumpStats
  10619. * @soc- soc handle
  10620. * @value - stats option
  10621. *
  10622. * Return: 0 - Success, non-zero - failure
  10623. */
  10624. static
  10625. QDF_STATUS dp_txrx_clear_dump_stats(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  10626. uint8_t value)
  10627. {
  10628. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10629. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10630. if (!soc) {
  10631. dp_err("soc is NULL");
  10632. return QDF_STATUS_E_INVAL;
  10633. }
  10634. switch (value) {
  10635. case CDP_TXRX_TSO_STATS:
  10636. dp_txrx_clear_tso_stats(soc);
  10637. break;
  10638. case CDP_DP_TX_HW_LATENCY_STATS:
  10639. dp_pdev_clear_tx_delay_stats(soc);
  10640. break;
  10641. default:
  10642. status = QDF_STATUS_E_INVAL;
  10643. break;
  10644. }
  10645. return status;
  10646. }
  10647. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  10648. /**
  10649. * dp_update_flow_control_parameters() - API to store datapath
  10650. * config parameters
  10651. * @soc: soc handle
  10652. * @cfg: ini parameter handle
  10653. *
  10654. * Return: void
  10655. */
  10656. static inline
  10657. void dp_update_flow_control_parameters(struct dp_soc *soc,
  10658. struct cdp_config_params *params)
  10659. {
  10660. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  10661. params->tx_flow_stop_queue_threshold;
  10662. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  10663. params->tx_flow_start_queue_offset;
  10664. }
  10665. #else
  10666. static inline
  10667. void dp_update_flow_control_parameters(struct dp_soc *soc,
  10668. struct cdp_config_params *params)
  10669. {
  10670. }
  10671. #endif
  10672. #ifdef WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT
  10673. /* Max packet limit for TX Comp packet loop (dp_tx_comp_handler) */
  10674. #define DP_TX_COMP_LOOP_PKT_LIMIT_MAX 1024
  10675. /* Max packet limit for RX REAP Loop (dp_rx_process) */
  10676. #define DP_RX_REAP_LOOP_PKT_LIMIT_MAX 1024
  10677. static
  10678. void dp_update_rx_soft_irq_limit_params(struct dp_soc *soc,
  10679. struct cdp_config_params *params)
  10680. {
  10681. soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit =
  10682. params->tx_comp_loop_pkt_limit;
  10683. if (params->tx_comp_loop_pkt_limit < DP_TX_COMP_LOOP_PKT_LIMIT_MAX)
  10684. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check = true;
  10685. else
  10686. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check = false;
  10687. soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit =
  10688. params->rx_reap_loop_pkt_limit;
  10689. if (params->rx_reap_loop_pkt_limit < DP_RX_REAP_LOOP_PKT_LIMIT_MAX)
  10690. soc->wlan_cfg_ctx->rx_enable_eol_data_check = true;
  10691. else
  10692. soc->wlan_cfg_ctx->rx_enable_eol_data_check = false;
  10693. soc->wlan_cfg_ctx->rx_hp_oos_update_limit =
  10694. params->rx_hp_oos_update_limit;
  10695. dp_info("tx_comp_loop_pkt_limit %u tx_comp_enable_eol_data_check %u rx_reap_loop_pkt_limit %u rx_enable_eol_data_check %u rx_hp_oos_update_limit %u",
  10696. soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit,
  10697. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check,
  10698. soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit,
  10699. soc->wlan_cfg_ctx->rx_enable_eol_data_check,
  10700. soc->wlan_cfg_ctx->rx_hp_oos_update_limit);
  10701. }
  10702. static void dp_update_soft_irq_limits(struct dp_soc *soc, uint32_t tx_limit,
  10703. uint32_t rx_limit)
  10704. {
  10705. soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit = tx_limit;
  10706. soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit = rx_limit;
  10707. }
  10708. #else
  10709. static inline
  10710. void dp_update_rx_soft_irq_limit_params(struct dp_soc *soc,
  10711. struct cdp_config_params *params)
  10712. { }
  10713. static inline
  10714. void dp_update_soft_irq_limits(struct dp_soc *soc, uint32_t tx_limit,
  10715. uint32_t rx_limit)
  10716. {
  10717. }
  10718. #endif /* WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT */
  10719. /**
  10720. * dp_update_config_parameters() - API to store datapath
  10721. * config parameters
  10722. * @soc: soc handle
  10723. * @cfg: ini parameter handle
  10724. *
  10725. * Return: status
  10726. */
  10727. static
  10728. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  10729. struct cdp_config_params *params)
  10730. {
  10731. struct dp_soc *soc = (struct dp_soc *)psoc;
  10732. if (!(soc)) {
  10733. dp_cdp_err("%pK: Invalid handle", soc);
  10734. return QDF_STATUS_E_INVAL;
  10735. }
  10736. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  10737. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  10738. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  10739. soc->wlan_cfg_ctx->p2p_tcp_udp_checksumoffload =
  10740. params->p2p_tcp_udp_checksumoffload;
  10741. soc->wlan_cfg_ctx->nan_tcp_udp_checksumoffload =
  10742. params->nan_tcp_udp_checksumoffload;
  10743. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  10744. params->tcp_udp_checksumoffload;
  10745. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  10746. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  10747. soc->wlan_cfg_ctx->gro_enabled = params->gro_enable;
  10748. dp_update_rx_soft_irq_limit_params(soc, params);
  10749. dp_update_flow_control_parameters(soc, params);
  10750. return QDF_STATUS_SUCCESS;
  10751. }
  10752. static struct cdp_wds_ops dp_ops_wds = {
  10753. .vdev_set_wds = dp_vdev_set_wds,
  10754. #ifdef WDS_VENDOR_EXTENSION
  10755. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  10756. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  10757. #endif
  10758. };
  10759. /*
  10760. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  10761. * @soc_hdl - datapath soc handle
  10762. * @vdev_id - virtual interface id
  10763. * @callback - callback function
  10764. * @ctxt: callback context
  10765. *
  10766. */
  10767. static void
  10768. dp_txrx_data_tx_cb_set(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  10769. ol_txrx_data_tx_cb callback, void *ctxt)
  10770. {
  10771. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10772. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10773. DP_MOD_ID_CDP);
  10774. if (!vdev)
  10775. return;
  10776. vdev->tx_non_std_data_callback.func = callback;
  10777. vdev->tx_non_std_data_callback.ctxt = ctxt;
  10778. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10779. }
  10780. /**
  10781. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  10782. * @soc: datapath soc handle
  10783. * @pdev_id: id of datapath pdev handle
  10784. *
  10785. * Return: opaque pointer to dp txrx handle
  10786. */
  10787. static void *dp_pdev_get_dp_txrx_handle(struct cdp_soc_t *soc, uint8_t pdev_id)
  10788. {
  10789. struct dp_pdev *pdev =
  10790. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10791. pdev_id);
  10792. if (qdf_unlikely(!pdev))
  10793. return NULL;
  10794. return pdev->dp_txrx_handle;
  10795. }
  10796. /**
  10797. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  10798. * @soc: datapath soc handle
  10799. * @pdev_id: id of datapath pdev handle
  10800. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  10801. *
  10802. * Return: void
  10803. */
  10804. static void
  10805. dp_pdev_set_dp_txrx_handle(struct cdp_soc_t *soc, uint8_t pdev_id,
  10806. void *dp_txrx_hdl)
  10807. {
  10808. struct dp_pdev *pdev =
  10809. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10810. pdev_id);
  10811. if (!pdev)
  10812. return;
  10813. pdev->dp_txrx_handle = dp_txrx_hdl;
  10814. }
  10815. /**
  10816. * dp_vdev_get_dp_ext_handle() - get dp handle from vdev
  10817. * @soc: datapath soc handle
  10818. * @vdev_id: vdev id
  10819. *
  10820. * Return: opaque pointer to dp txrx handle
  10821. */
  10822. static void *dp_vdev_get_dp_ext_handle(ol_txrx_soc_handle soc_hdl,
  10823. uint8_t vdev_id)
  10824. {
  10825. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10826. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10827. DP_MOD_ID_CDP);
  10828. void *dp_ext_handle;
  10829. if (!vdev)
  10830. return NULL;
  10831. dp_ext_handle = vdev->vdev_dp_ext_handle;
  10832. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10833. return dp_ext_handle;
  10834. }
  10835. /**
  10836. * dp_vdev_set_dp_ext_handle() - set dp handle in vdev
  10837. * @soc: datapath soc handle
  10838. * @vdev_id: vdev id
  10839. * @size: size of advance dp handle
  10840. *
  10841. * Return: QDF_STATUS
  10842. */
  10843. static QDF_STATUS
  10844. dp_vdev_set_dp_ext_handle(ol_txrx_soc_handle soc_hdl, uint8_t vdev_id,
  10845. uint16_t size)
  10846. {
  10847. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10848. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10849. DP_MOD_ID_CDP);
  10850. void *dp_ext_handle;
  10851. if (!vdev)
  10852. return QDF_STATUS_E_FAILURE;
  10853. dp_ext_handle = qdf_mem_malloc(size);
  10854. if (!dp_ext_handle) {
  10855. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10856. return QDF_STATUS_E_FAILURE;
  10857. }
  10858. vdev->vdev_dp_ext_handle = dp_ext_handle;
  10859. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10860. return QDF_STATUS_SUCCESS;
  10861. }
  10862. /**
  10863. * dp_vdev_inform_ll_conn() - Inform vdev to add/delete a latency critical
  10864. * connection for this vdev
  10865. * @soc_hdl: CDP soc handle
  10866. * @vdev_id: vdev ID
  10867. * @action: Add/Delete action
  10868. *
  10869. * Returns: QDF_STATUS.
  10870. */
  10871. static QDF_STATUS
  10872. dp_vdev_inform_ll_conn(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  10873. enum vdev_ll_conn_actions action)
  10874. {
  10875. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10876. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10877. DP_MOD_ID_CDP);
  10878. if (!vdev) {
  10879. dp_err("LL connection action for invalid vdev %d", vdev_id);
  10880. return QDF_STATUS_E_FAILURE;
  10881. }
  10882. switch (action) {
  10883. case CDP_VDEV_LL_CONN_ADD:
  10884. vdev->num_latency_critical_conn++;
  10885. break;
  10886. case CDP_VDEV_LL_CONN_DEL:
  10887. vdev->num_latency_critical_conn--;
  10888. break;
  10889. default:
  10890. dp_err("LL connection action invalid %d", action);
  10891. break;
  10892. }
  10893. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10894. return QDF_STATUS_SUCCESS;
  10895. }
  10896. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  10897. /**
  10898. * dp_soc_set_swlm_enable() - Enable/Disable SWLM if initialized.
  10899. * @soc_hdl: CDP Soc handle
  10900. * @value: Enable/Disable value
  10901. *
  10902. * Returns: QDF_STATUS
  10903. */
  10904. static QDF_STATUS dp_soc_set_swlm_enable(struct cdp_soc_t *soc_hdl,
  10905. uint8_t value)
  10906. {
  10907. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10908. if (!soc->swlm.is_init) {
  10909. dp_err("SWLM is not initialized");
  10910. return QDF_STATUS_E_FAILURE;
  10911. }
  10912. soc->swlm.is_enabled = !!value;
  10913. return QDF_STATUS_SUCCESS;
  10914. }
  10915. /**
  10916. * dp_soc_is_swlm_enabled() - Check if SWLM is enabled.
  10917. * @soc_hdl: CDP Soc handle
  10918. *
  10919. * Returns: QDF_STATUS
  10920. */
  10921. static uint8_t dp_soc_is_swlm_enabled(struct cdp_soc_t *soc_hdl)
  10922. {
  10923. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10924. return soc->swlm.is_enabled;
  10925. }
  10926. #endif
  10927. /**
  10928. * dp_display_srng_info() - Dump the srng HP TP info
  10929. * @soc_hdl: CDP Soc handle
  10930. *
  10931. * This function dumps the SW hp/tp values for the important rings.
  10932. * HW hp/tp values are not being dumped, since it can lead to
  10933. * READ NOC error when UMAC is in low power state. MCC does not have
  10934. * device force wake working yet.
  10935. *
  10936. * Return: none
  10937. */
  10938. static void dp_display_srng_info(struct cdp_soc_t *soc_hdl)
  10939. {
  10940. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10941. hal_soc_handle_t hal_soc = soc->hal_soc;
  10942. uint32_t hp, tp, i;
  10943. dp_info("SRNG HP-TP data:");
  10944. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  10945. hal_get_sw_hptp(hal_soc, soc->tcl_data_ring[i].hal_srng,
  10946. &tp, &hp);
  10947. dp_info("TCL DATA ring[%d]: hp=0x%x, tp=0x%x", i, hp, tp);
  10948. if (wlan_cfg_get_wbm_ring_num_for_index(soc->wlan_cfg_ctx, i) ==
  10949. INVALID_WBM_RING_NUM)
  10950. continue;
  10951. hal_get_sw_hptp(hal_soc, soc->tx_comp_ring[i].hal_srng,
  10952. &tp, &hp);
  10953. dp_info("TX comp ring[%d]: hp=0x%x, tp=0x%x", i, hp, tp);
  10954. }
  10955. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  10956. hal_get_sw_hptp(hal_soc, soc->reo_dest_ring[i].hal_srng,
  10957. &tp, &hp);
  10958. dp_info("REO DST ring[%d]: hp=0x%x, tp=0x%x", i, hp, tp);
  10959. }
  10960. hal_get_sw_hptp(hal_soc, soc->reo_exception_ring.hal_srng, &tp, &hp);
  10961. dp_info("REO exception ring: hp=0x%x, tp=0x%x", hp, tp);
  10962. hal_get_sw_hptp(hal_soc, soc->rx_rel_ring.hal_srng, &tp, &hp);
  10963. dp_info("WBM RX release ring: hp=0x%x, tp=0x%x", hp, tp);
  10964. hal_get_sw_hptp(hal_soc, soc->wbm_desc_rel_ring.hal_srng, &tp, &hp);
  10965. dp_info("WBM desc release ring: hp=0x%x, tp=0x%x", hp, tp);
  10966. }
  10967. /**
  10968. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  10969. * @soc_handle: datapath soc handle
  10970. *
  10971. * Return: opaque pointer to external dp (non-core DP)
  10972. */
  10973. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  10974. {
  10975. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  10976. return soc->external_txrx_handle;
  10977. }
  10978. /**
  10979. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  10980. * @soc_handle: datapath soc handle
  10981. * @txrx_handle: opaque pointer to external dp (non-core DP)
  10982. *
  10983. * Return: void
  10984. */
  10985. static void
  10986. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  10987. {
  10988. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  10989. soc->external_txrx_handle = txrx_handle;
  10990. }
  10991. /**
  10992. * dp_soc_map_pdev_to_lmac() - Save pdev_id to lmac_id mapping
  10993. * @soc_hdl: datapath soc handle
  10994. * @pdev_id: id of the datapath pdev handle
  10995. * @lmac_id: lmac id
  10996. *
  10997. * Return: QDF_STATUS
  10998. */
  10999. static QDF_STATUS
  11000. dp_soc_map_pdev_to_lmac
  11001. (struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  11002. uint32_t lmac_id)
  11003. {
  11004. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11005. wlan_cfg_set_hw_mac_idx(soc->wlan_cfg_ctx,
  11006. pdev_id,
  11007. lmac_id);
  11008. /*Set host PDEV ID for lmac_id*/
  11009. wlan_cfg_set_pdev_idx(soc->wlan_cfg_ctx,
  11010. pdev_id,
  11011. lmac_id);
  11012. return QDF_STATUS_SUCCESS;
  11013. }
  11014. /**
  11015. * dp_soc_handle_pdev_mode_change() - Update pdev to lmac mapping
  11016. * @soc_hdl: datapath soc handle
  11017. * @pdev_id: id of the datapath pdev handle
  11018. * @lmac_id: lmac id
  11019. *
  11020. * In the event of a dynamic mode change, update the pdev to lmac mapping
  11021. *
  11022. * Return: QDF_STATUS
  11023. */
  11024. static QDF_STATUS
  11025. dp_soc_handle_pdev_mode_change
  11026. (struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  11027. uint32_t lmac_id)
  11028. {
  11029. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11030. struct dp_vdev *vdev = NULL;
  11031. uint8_t hw_pdev_id, mac_id;
  11032. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc,
  11033. pdev_id);
  11034. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  11035. if (qdf_unlikely(!pdev))
  11036. return QDF_STATUS_E_FAILURE;
  11037. pdev->lmac_id = lmac_id;
  11038. pdev->target_pdev_id =
  11039. dp_calculate_target_pdev_id_from_host_pdev_id(soc, pdev_id);
  11040. dp_info(" mode change %d %d\n", pdev->pdev_id, pdev->lmac_id);
  11041. /*Set host PDEV ID for lmac_id*/
  11042. wlan_cfg_set_pdev_idx(soc->wlan_cfg_ctx,
  11043. pdev->pdev_id,
  11044. lmac_id);
  11045. hw_pdev_id =
  11046. dp_get_target_pdev_id_for_host_pdev_id(soc,
  11047. pdev->pdev_id);
  11048. /*
  11049. * When NSS offload is enabled, send pdev_id->lmac_id
  11050. * and pdev_id to hw_pdev_id to NSS FW
  11051. */
  11052. if (nss_config) {
  11053. mac_id = pdev->lmac_id;
  11054. if (soc->cdp_soc.ol_ops->pdev_update_lmac_n_target_pdev_id)
  11055. soc->cdp_soc.ol_ops->
  11056. pdev_update_lmac_n_target_pdev_id(
  11057. soc->ctrl_psoc,
  11058. &pdev_id, &mac_id, &hw_pdev_id);
  11059. }
  11060. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  11061. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  11062. DP_TX_TCL_METADATA_PDEV_ID_SET(vdev->htt_tcl_metadata,
  11063. hw_pdev_id);
  11064. vdev->lmac_id = pdev->lmac_id;
  11065. }
  11066. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  11067. return QDF_STATUS_SUCCESS;
  11068. }
  11069. /**
  11070. * dp_soc_set_pdev_status_down() - set pdev down/up status
  11071. * @soc: datapath soc handle
  11072. * @pdev_id: id of datapath pdev handle
  11073. * @is_pdev_down: pdev down/up status
  11074. *
  11075. * Return: QDF_STATUS
  11076. */
  11077. static QDF_STATUS
  11078. dp_soc_set_pdev_status_down(struct cdp_soc_t *soc, uint8_t pdev_id,
  11079. bool is_pdev_down)
  11080. {
  11081. struct dp_pdev *pdev =
  11082. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  11083. pdev_id);
  11084. if (!pdev)
  11085. return QDF_STATUS_E_FAILURE;
  11086. pdev->is_pdev_down = is_pdev_down;
  11087. return QDF_STATUS_SUCCESS;
  11088. }
  11089. /**
  11090. * dp_get_cfg_capabilities() - get dp capabilities
  11091. * @soc_handle: datapath soc handle
  11092. * @dp_caps: enum for dp capabilities
  11093. *
  11094. * Return: bool to determine if dp caps is enabled
  11095. */
  11096. static bool
  11097. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  11098. enum cdp_capabilities dp_caps)
  11099. {
  11100. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11101. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  11102. }
  11103. #ifdef FEATURE_AST
  11104. static QDF_STATUS
  11105. dp_peer_teardown_wifi3(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  11106. uint8_t *peer_mac)
  11107. {
  11108. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11109. QDF_STATUS status = QDF_STATUS_SUCCESS;
  11110. struct dp_peer *peer =
  11111. dp_peer_find_hash_find(soc, peer_mac, 0, vdev_id,
  11112. DP_MOD_ID_CDP);
  11113. /* Peer can be null for monitor vap mac address */
  11114. if (!peer) {
  11115. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  11116. "%s: Invalid peer\n", __func__);
  11117. return QDF_STATUS_E_FAILURE;
  11118. }
  11119. dp_peer_update_state(soc, peer, DP_PEER_STATE_LOGICAL_DELETE);
  11120. qdf_spin_lock_bh(&soc->ast_lock);
  11121. dp_peer_send_wds_disconnect(soc, peer);
  11122. dp_peer_delete_ast_entries(soc, peer);
  11123. qdf_spin_unlock_bh(&soc->ast_lock);
  11124. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  11125. return status;
  11126. }
  11127. #endif
  11128. #ifndef WLAN_SUPPORT_RX_TAG_STATISTICS
  11129. /**
  11130. * dp_dump_pdev_rx_protocol_tag_stats - dump the number of packets tagged for
  11131. * given protocol type (RX_PROTOCOL_TAG_ALL indicates for all protocol)
  11132. * @soc: cdp_soc handle
  11133. * @pdev_id: id of cdp_pdev handle
  11134. * @protocol_type: protocol type for which stats should be displayed
  11135. *
  11136. * Return: none
  11137. */
  11138. static inline void
  11139. dp_dump_pdev_rx_protocol_tag_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  11140. uint16_t protocol_type)
  11141. {
  11142. }
  11143. #endif /* WLAN_SUPPORT_RX_TAG_STATISTICS */
  11144. #ifndef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  11145. /**
  11146. * dp_update_pdev_rx_protocol_tag - Add/remove a protocol tag that should be
  11147. * applied to the desired protocol type packets
  11148. * @soc: soc handle
  11149. * @pdev_id: id of cdp_pdev handle
  11150. * @enable_rx_protocol_tag - bitmask that indicates what protocol types
  11151. * are enabled for tagging. zero indicates disable feature, non-zero indicates
  11152. * enable feature
  11153. * @protocol_type: new protocol type for which the tag is being added
  11154. * @tag: user configured tag for the new protocol
  11155. *
  11156. * Return: Success
  11157. */
  11158. static inline QDF_STATUS
  11159. dp_update_pdev_rx_protocol_tag(struct cdp_soc_t *soc, uint8_t pdev_id,
  11160. uint32_t enable_rx_protocol_tag,
  11161. uint16_t protocol_type,
  11162. uint16_t tag)
  11163. {
  11164. return QDF_STATUS_SUCCESS;
  11165. }
  11166. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  11167. #ifndef WLAN_SUPPORT_RX_FLOW_TAG
  11168. /**
  11169. * dp_set_rx_flow_tag - add/delete a flow
  11170. * @soc: soc handle
  11171. * @pdev_id: id of cdp_pdev handle
  11172. * @flow_info: flow tuple that is to be added to/deleted from flow search table
  11173. *
  11174. * Return: Success
  11175. */
  11176. static inline QDF_STATUS
  11177. dp_set_rx_flow_tag(struct cdp_soc_t *cdp_soc, uint8_t pdev_id,
  11178. struct cdp_rx_flow_info *flow_info)
  11179. {
  11180. return QDF_STATUS_SUCCESS;
  11181. }
  11182. /**
  11183. * dp_dump_rx_flow_tag_stats - dump the number of packets tagged for
  11184. * given flow 5-tuple
  11185. * @cdp_soc: soc handle
  11186. * @pdev_id: id of cdp_pdev handle
  11187. * @flow_info: flow 5-tuple for which stats should be displayed
  11188. *
  11189. * Return: Success
  11190. */
  11191. static inline QDF_STATUS
  11192. dp_dump_rx_flow_tag_stats(struct cdp_soc_t *cdp_soc, uint8_t pdev_id,
  11193. struct cdp_rx_flow_info *flow_info)
  11194. {
  11195. return QDF_STATUS_SUCCESS;
  11196. }
  11197. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  11198. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  11199. uint32_t max_peers,
  11200. uint32_t max_ast_index,
  11201. uint8_t peer_map_unmap_versions)
  11202. {
  11203. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11204. QDF_STATUS status;
  11205. soc->max_peers = max_peers;
  11206. wlan_cfg_set_max_ast_idx(soc->wlan_cfg_ctx, max_ast_index);
  11207. status = soc->arch_ops.txrx_peer_map_attach(soc);
  11208. if (!QDF_IS_STATUS_SUCCESS(status)) {
  11209. dp_err("failure in allocating peer tables");
  11210. return QDF_STATUS_E_FAILURE;
  11211. }
  11212. dp_info("max_peers %u, calculated max_peers %u max_ast_index: %u\n",
  11213. max_peers, soc->max_peer_id, max_ast_index);
  11214. status = dp_peer_find_attach(soc);
  11215. if (!QDF_IS_STATUS_SUCCESS(status)) {
  11216. dp_err("Peer find attach failure");
  11217. goto fail;
  11218. }
  11219. soc->peer_map_unmap_versions = peer_map_unmap_versions;
  11220. soc->peer_map_attach_success = TRUE;
  11221. return QDF_STATUS_SUCCESS;
  11222. fail:
  11223. soc->arch_ops.txrx_peer_map_detach(soc);
  11224. return status;
  11225. }
  11226. static QDF_STATUS dp_soc_set_param(struct cdp_soc_t *soc_hdl,
  11227. enum cdp_soc_param_t param,
  11228. uint32_t value)
  11229. {
  11230. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11231. switch (param) {
  11232. case DP_SOC_PARAM_MSDU_EXCEPTION_DESC:
  11233. soc->num_msdu_exception_desc = value;
  11234. dp_info("num_msdu exception_desc %u",
  11235. value);
  11236. break;
  11237. case DP_SOC_PARAM_CMEM_FSE_SUPPORT:
  11238. if (wlan_cfg_is_fst_in_cmem_enabled(soc->wlan_cfg_ctx))
  11239. soc->fst_in_cmem = !!value;
  11240. dp_info("FW supports CMEM FSE %u", value);
  11241. break;
  11242. case DP_SOC_PARAM_MAX_AST_AGEOUT:
  11243. soc->max_ast_ageout_count = value;
  11244. dp_info("Max ast ageout count %u", soc->max_ast_ageout_count);
  11245. break;
  11246. case DP_SOC_PARAM_EAPOL_OVER_CONTROL_PORT:
  11247. soc->eapol_over_control_port = value;
  11248. dp_info("Eapol over control_port:%d",
  11249. soc->eapol_over_control_port);
  11250. break;
  11251. case DP_SOC_PARAM_MULTI_PEER_GRP_CMD_SUPPORT:
  11252. soc->multi_peer_grp_cmd_supported = value;
  11253. dp_info("Multi Peer group command support:%d",
  11254. soc->multi_peer_grp_cmd_supported);
  11255. break;
  11256. case DP_SOC_PARAM_RSSI_DBM_CONV_SUPPORT:
  11257. soc->features.rssi_dbm_conv_support = value;
  11258. dp_info("Rssi dbm conversion support:%u",
  11259. soc->features.rssi_dbm_conv_support);
  11260. break;
  11261. case DP_SOC_PARAM_UMAC_HW_RESET_SUPPORT:
  11262. soc->features.umac_hw_reset_support = value;
  11263. dp_info("UMAC HW reset support :%u",
  11264. soc->features.umac_hw_reset_support);
  11265. break;
  11266. default:
  11267. dp_info("not handled param %d ", param);
  11268. break;
  11269. }
  11270. return QDF_STATUS_SUCCESS;
  11271. }
  11272. static void dp_soc_set_rate_stats_ctx(struct cdp_soc_t *soc_handle,
  11273. void *stats_ctx)
  11274. {
  11275. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11276. soc->rate_stats_ctx = (struct cdp_soc_rate_stats_ctx *)stats_ctx;
  11277. }
  11278. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  11279. /**
  11280. * dp_peer_flush_rate_stats_req(): Flush peer rate stats
  11281. * @soc: Datapath SOC handle
  11282. * @peer: Datapath peer
  11283. * @arg: argument to iter function
  11284. *
  11285. * Return: QDF_STATUS
  11286. */
  11287. static void
  11288. dp_peer_flush_rate_stats_req(struct dp_soc *soc, struct dp_peer *peer,
  11289. void *arg)
  11290. {
  11291. if (peer->bss_peer)
  11292. return;
  11293. dp_wdi_event_handler(
  11294. WDI_EVENT_FLUSH_RATE_STATS_REQ,
  11295. soc, dp_monitor_peer_get_peerstats_ctx(soc, peer),
  11296. peer->peer_id,
  11297. WDI_NO_VAL, peer->vdev->pdev->pdev_id);
  11298. }
  11299. /**
  11300. * dp_flush_rate_stats_req(): Flush peer rate stats in pdev
  11301. * @soc_hdl: Datapath SOC handle
  11302. * @pdev_id: pdev_id
  11303. *
  11304. * Return: QDF_STATUS
  11305. */
  11306. static QDF_STATUS dp_flush_rate_stats_req(struct cdp_soc_t *soc_hdl,
  11307. uint8_t pdev_id)
  11308. {
  11309. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11310. struct dp_pdev *pdev =
  11311. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  11312. pdev_id);
  11313. if (!pdev)
  11314. return QDF_STATUS_E_FAILURE;
  11315. dp_pdev_iterate_peer(pdev, dp_peer_flush_rate_stats_req, NULL,
  11316. DP_MOD_ID_CDP);
  11317. return QDF_STATUS_SUCCESS;
  11318. }
  11319. #else
  11320. static inline QDF_STATUS
  11321. dp_flush_rate_stats_req(struct cdp_soc_t *soc_hdl,
  11322. uint8_t pdev_id)
  11323. {
  11324. return QDF_STATUS_SUCCESS;
  11325. }
  11326. #endif
  11327. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  11328. #ifdef WLAN_FEATURE_11BE_MLO
  11329. /**
  11330. * dp_get_peer_extd_rate_link_stats(): function to get peer
  11331. * extended rate and link stats
  11332. * @soc_hdl: dp soc handler
  11333. * @mac_addr: mac address of peer
  11334. *
  11335. * Return: QDF_STATUS
  11336. */
  11337. static QDF_STATUS
  11338. dp_get_peer_extd_rate_link_stats(struct cdp_soc_t *soc_hdl, uint8_t *mac_addr)
  11339. {
  11340. uint8_t i;
  11341. struct dp_peer *link_peer;
  11342. struct dp_soc *link_peer_soc;
  11343. struct dp_mld_link_peers link_peers_info;
  11344. struct dp_peer *peer = NULL;
  11345. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11346. struct cdp_peer_info peer_info = { 0 };
  11347. if (!mac_addr) {
  11348. dp_err("NULL peer mac addr\n");
  11349. return QDF_STATUS_E_FAILURE;
  11350. }
  11351. DP_PEER_INFO_PARAMS_INIT(&peer_info, DP_VDEV_ALL, mac_addr, false,
  11352. CDP_WILD_PEER_TYPE);
  11353. peer = dp_peer_hash_find_wrapper(soc, &peer_info, DP_MOD_ID_CDP);
  11354. if (!peer) {
  11355. dp_err("Invalid peer\n");
  11356. return QDF_STATUS_E_FAILURE;
  11357. }
  11358. if (IS_MLO_DP_MLD_PEER(peer)) {
  11359. dp_get_link_peers_ref_from_mld_peer(soc, peer,
  11360. &link_peers_info,
  11361. DP_MOD_ID_CDP);
  11362. for (i = 0; i < link_peers_info.num_links; i++) {
  11363. link_peer = link_peers_info.link_peers[i];
  11364. link_peer_soc = link_peer->vdev->pdev->soc;
  11365. dp_wdi_event_handler(WDI_EVENT_FLUSH_RATE_STATS_REQ,
  11366. link_peer_soc,
  11367. dp_monitor_peer_get_peerstats_ctx
  11368. (link_peer_soc, link_peer),
  11369. link_peer->peer_id,
  11370. WDI_NO_VAL,
  11371. link_peer->vdev->pdev->pdev_id);
  11372. }
  11373. dp_release_link_peers_ref(&link_peers_info, DP_MOD_ID_CDP);
  11374. } else {
  11375. dp_wdi_event_handler(
  11376. WDI_EVENT_FLUSH_RATE_STATS_REQ, soc,
  11377. dp_monitor_peer_get_peerstats_ctx(soc, peer),
  11378. peer->peer_id,
  11379. WDI_NO_VAL, peer->vdev->pdev->pdev_id);
  11380. }
  11381. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  11382. return QDF_STATUS_SUCCESS;
  11383. }
  11384. #else
  11385. static QDF_STATUS
  11386. dp_get_peer_extd_rate_link_stats(struct cdp_soc_t *soc_hdl, uint8_t *mac_addr)
  11387. {
  11388. struct dp_peer *peer = NULL;
  11389. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11390. if (!mac_addr) {
  11391. dp_err("NULL peer mac addr\n");
  11392. return QDF_STATUS_E_FAILURE;
  11393. }
  11394. peer = dp_peer_find_hash_find(soc, mac_addr, 0,
  11395. DP_VDEV_ALL, DP_MOD_ID_CDP);
  11396. if (!peer) {
  11397. dp_err("Invalid peer\n");
  11398. return QDF_STATUS_E_FAILURE;
  11399. }
  11400. dp_wdi_event_handler(
  11401. WDI_EVENT_FLUSH_RATE_STATS_REQ, soc,
  11402. dp_monitor_peer_get_peerstats_ctx(soc, peer),
  11403. peer->peer_id,
  11404. WDI_NO_VAL, peer->vdev->pdev->pdev_id);
  11405. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  11406. return QDF_STATUS_SUCCESS;
  11407. }
  11408. #endif
  11409. #else
  11410. static inline QDF_STATUS
  11411. dp_get_peer_extd_rate_link_stats(struct cdp_soc_t *soc_hdl, uint8_t *mac_addr)
  11412. {
  11413. return QDF_STATUS_SUCCESS;
  11414. }
  11415. #endif
  11416. static void *dp_peer_get_peerstats_ctx(struct cdp_soc_t *soc_hdl,
  11417. uint8_t vdev_id,
  11418. uint8_t *mac_addr)
  11419. {
  11420. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11421. struct dp_peer *peer;
  11422. void *peerstats_ctx = NULL;
  11423. if (mac_addr) {
  11424. peer = dp_peer_find_hash_find(soc, mac_addr,
  11425. 0, vdev_id,
  11426. DP_MOD_ID_CDP);
  11427. if (!peer)
  11428. return NULL;
  11429. if (!IS_MLO_DP_MLD_PEER(peer))
  11430. peerstats_ctx = dp_monitor_peer_get_peerstats_ctx(soc,
  11431. peer);
  11432. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  11433. }
  11434. return peerstats_ctx;
  11435. }
  11436. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  11437. static QDF_STATUS dp_peer_flush_rate_stats(struct cdp_soc_t *soc,
  11438. uint8_t pdev_id,
  11439. void *buf)
  11440. {
  11441. dp_wdi_event_handler(WDI_EVENT_PEER_FLUSH_RATE_STATS,
  11442. (struct dp_soc *)soc, buf, HTT_INVALID_PEER,
  11443. WDI_NO_VAL, pdev_id);
  11444. return QDF_STATUS_SUCCESS;
  11445. }
  11446. #else
  11447. static inline QDF_STATUS
  11448. dp_peer_flush_rate_stats(struct cdp_soc_t *soc,
  11449. uint8_t pdev_id,
  11450. void *buf)
  11451. {
  11452. return QDF_STATUS_SUCCESS;
  11453. }
  11454. #endif
  11455. static void *dp_soc_get_rate_stats_ctx(struct cdp_soc_t *soc_handle)
  11456. {
  11457. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11458. return soc->rate_stats_ctx;
  11459. }
  11460. /*
  11461. * dp_get_cfg() - get dp cfg
  11462. * @soc: cdp soc handle
  11463. * @cfg: cfg enum
  11464. *
  11465. * Return: cfg value
  11466. */
  11467. static uint32_t dp_get_cfg(struct cdp_soc_t *soc, enum cdp_dp_cfg cfg)
  11468. {
  11469. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  11470. uint32_t value = 0;
  11471. switch (cfg) {
  11472. case cfg_dp_enable_data_stall:
  11473. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  11474. break;
  11475. case cfg_dp_enable_p2p_ip_tcp_udp_checksum_offload:
  11476. value = dpsoc->wlan_cfg_ctx->p2p_tcp_udp_checksumoffload;
  11477. break;
  11478. case cfg_dp_enable_nan_ip_tcp_udp_checksum_offload:
  11479. value = dpsoc->wlan_cfg_ctx->nan_tcp_udp_checksumoffload;
  11480. break;
  11481. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  11482. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  11483. break;
  11484. case cfg_dp_disable_legacy_mode_csum_offload:
  11485. value = dpsoc->wlan_cfg_ctx->
  11486. legacy_mode_checksumoffload_disable;
  11487. break;
  11488. case cfg_dp_tso_enable:
  11489. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  11490. break;
  11491. case cfg_dp_lro_enable:
  11492. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  11493. break;
  11494. case cfg_dp_gro_enable:
  11495. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  11496. break;
  11497. case cfg_dp_tc_based_dyn_gro_enable:
  11498. value = dpsoc->wlan_cfg_ctx->tc_based_dynamic_gro;
  11499. break;
  11500. case cfg_dp_tc_ingress_prio:
  11501. value = dpsoc->wlan_cfg_ctx->tc_ingress_prio;
  11502. break;
  11503. case cfg_dp_sg_enable:
  11504. value = dpsoc->wlan_cfg_ctx->sg_enabled;
  11505. break;
  11506. case cfg_dp_tx_flow_start_queue_offset:
  11507. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  11508. break;
  11509. case cfg_dp_tx_flow_stop_queue_threshold:
  11510. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  11511. break;
  11512. case cfg_dp_disable_intra_bss_fwd:
  11513. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  11514. break;
  11515. case cfg_dp_pktlog_buffer_size:
  11516. value = dpsoc->wlan_cfg_ctx->pktlog_buffer_size;
  11517. break;
  11518. case cfg_dp_wow_check_rx_pending:
  11519. value = dpsoc->wlan_cfg_ctx->wow_check_rx_pending_enable;
  11520. break;
  11521. default:
  11522. value = 0;
  11523. }
  11524. return value;
  11525. }
  11526. #ifdef PEER_FLOW_CONTROL
  11527. /**
  11528. * dp_tx_flow_ctrl_configure_pdev() - Configure flow control params
  11529. * @soc_handle: datapath soc handle
  11530. * @pdev_id: id of datapath pdev handle
  11531. * @param: ol ath params
  11532. * @value: value of the flag
  11533. * @buff: Buffer to be passed
  11534. *
  11535. * Implemented this function same as legacy function. In legacy code, single
  11536. * function is used to display stats and update pdev params.
  11537. *
  11538. * Return: 0 for success. nonzero for failure.
  11539. */
  11540. static uint32_t dp_tx_flow_ctrl_configure_pdev(struct cdp_soc_t *soc_handle,
  11541. uint8_t pdev_id,
  11542. enum _dp_param_t param,
  11543. uint32_t value, void *buff)
  11544. {
  11545. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11546. struct dp_pdev *pdev =
  11547. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  11548. pdev_id);
  11549. if (qdf_unlikely(!pdev))
  11550. return 1;
  11551. soc = pdev->soc;
  11552. if (!soc)
  11553. return 1;
  11554. switch (param) {
  11555. #ifdef QCA_ENH_V3_STATS_SUPPORT
  11556. case DP_PARAM_VIDEO_DELAY_STATS_FC:
  11557. if (value)
  11558. pdev->delay_stats_flag = true;
  11559. else
  11560. pdev->delay_stats_flag = false;
  11561. break;
  11562. case DP_PARAM_VIDEO_STATS_FC:
  11563. qdf_print("------- TID Stats ------\n");
  11564. dp_pdev_print_tid_stats(pdev);
  11565. qdf_print("------ Delay Stats ------\n");
  11566. dp_pdev_print_delay_stats(pdev);
  11567. qdf_print("------ Rx Error Stats ------\n");
  11568. dp_pdev_print_rx_error_stats(pdev);
  11569. break;
  11570. #endif
  11571. case DP_PARAM_TOTAL_Q_SIZE:
  11572. {
  11573. uint32_t tx_min, tx_max;
  11574. tx_min = wlan_cfg_get_min_tx_desc(soc->wlan_cfg_ctx);
  11575. tx_max = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  11576. if (!buff) {
  11577. if ((value >= tx_min) && (value <= tx_max)) {
  11578. pdev->num_tx_allowed = value;
  11579. } else {
  11580. dp_tx_info("%pK: Failed to update num_tx_allowed, Q_min = %d Q_max = %d",
  11581. soc, tx_min, tx_max);
  11582. break;
  11583. }
  11584. } else {
  11585. *(int *)buff = pdev->num_tx_allowed;
  11586. }
  11587. }
  11588. break;
  11589. default:
  11590. dp_tx_info("%pK: not handled param %d ", soc, param);
  11591. break;
  11592. }
  11593. return 0;
  11594. }
  11595. #endif
  11596. /**
  11597. * dp_set_pdev_pcp_tid_map_wifi3(): update pcp tid map in pdev
  11598. * @psoc: dp soc handle
  11599. * @pdev_id: id of DP_PDEV handle
  11600. * @pcp: pcp value
  11601. * @tid: tid value passed by the user
  11602. *
  11603. * Return: QDF_STATUS_SUCCESS on success
  11604. */
  11605. static QDF_STATUS dp_set_pdev_pcp_tid_map_wifi3(ol_txrx_soc_handle psoc,
  11606. uint8_t pdev_id,
  11607. uint8_t pcp, uint8_t tid)
  11608. {
  11609. struct dp_soc *soc = (struct dp_soc *)psoc;
  11610. soc->pcp_tid_map[pcp] = tid;
  11611. hal_tx_update_pcp_tid_map(soc->hal_soc, pcp, tid);
  11612. return QDF_STATUS_SUCCESS;
  11613. }
  11614. /**
  11615. * dp_set_vdev_pcp_tid_map_wifi3(): update pcp tid map in vdev
  11616. * @soc: DP soc handle
  11617. * @vdev_id: id of DP_VDEV handle
  11618. * @pcp: pcp value
  11619. * @tid: tid value passed by the user
  11620. *
  11621. * Return: QDF_STATUS_SUCCESS on success
  11622. */
  11623. static QDF_STATUS dp_set_vdev_pcp_tid_map_wifi3(struct cdp_soc_t *soc_hdl,
  11624. uint8_t vdev_id,
  11625. uint8_t pcp, uint8_t tid)
  11626. {
  11627. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  11628. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  11629. DP_MOD_ID_CDP);
  11630. if (!vdev)
  11631. return QDF_STATUS_E_FAILURE;
  11632. vdev->pcp_tid_map[pcp] = tid;
  11633. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  11634. return QDF_STATUS_SUCCESS;
  11635. }
  11636. #if defined(FEATURE_RUNTIME_PM) || defined(DP_POWER_SAVE)
  11637. static void dp_drain_txrx(struct cdp_soc_t *soc_handle)
  11638. {
  11639. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11640. uint32_t cur_tx_limit, cur_rx_limit;
  11641. uint32_t budget = 0xffff;
  11642. uint32_t val;
  11643. int i;
  11644. int cpu = dp_srng_get_cpu();
  11645. cur_tx_limit = soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit;
  11646. cur_rx_limit = soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit;
  11647. /* Temporarily increase soft irq limits when going to drain
  11648. * the UMAC/LMAC SRNGs and restore them after polling.
  11649. * Though the budget is on higher side, the TX/RX reaping loops
  11650. * will not execute longer as both TX and RX would be suspended
  11651. * by the time this API is called.
  11652. */
  11653. dp_update_soft_irq_limits(soc, budget, budget);
  11654. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  11655. dp_service_srngs(&soc->intr_ctx[i], budget, cpu);
  11656. dp_update_soft_irq_limits(soc, cur_tx_limit, cur_rx_limit);
  11657. /* Do a dummy read at offset 0; this will ensure all
  11658. * pendings writes(HP/TP) are flushed before read returns.
  11659. */
  11660. val = HAL_REG_READ((struct hal_soc *)soc->hal_soc, 0);
  11661. dp_debug("Register value at offset 0: %u\n", val);
  11662. }
  11663. #endif
  11664. #ifdef DP_UMAC_HW_RESET_SUPPORT
  11665. /**
  11666. * dp_reset_interrupt_ring_masks(): Reset rx interrupt masks
  11667. * @soc: dp soc handle
  11668. *
  11669. * Return: void
  11670. */
  11671. static void dp_reset_interrupt_ring_masks(struct dp_soc *soc)
  11672. {
  11673. struct dp_intr_bkp *intr_bkp;
  11674. struct dp_intr *intr_ctx;
  11675. int num_ctxt = wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx);
  11676. int i;
  11677. intr_bkp =
  11678. (struct dp_intr_bkp *)qdf_mem_malloc_atomic(sizeof(struct dp_intr_bkp) *
  11679. num_ctxt);
  11680. qdf_assert_always(intr_bkp);
  11681. soc->umac_reset_ctx.intr_ctx_bkp = intr_bkp;
  11682. for (i = 0; i < num_ctxt; i++) {
  11683. intr_ctx = &soc->intr_ctx[i];
  11684. intr_bkp->tx_ring_mask = intr_ctx->tx_ring_mask;
  11685. intr_bkp->rx_ring_mask = intr_ctx->rx_ring_mask;
  11686. intr_bkp->rx_mon_ring_mask = intr_ctx->rx_mon_ring_mask;
  11687. intr_bkp->rx_err_ring_mask = intr_ctx->rx_err_ring_mask;
  11688. intr_bkp->rx_wbm_rel_ring_mask = intr_ctx->rx_wbm_rel_ring_mask;
  11689. intr_bkp->reo_status_ring_mask = intr_ctx->reo_status_ring_mask;
  11690. intr_bkp->rxdma2host_ring_mask = intr_ctx->rxdma2host_ring_mask;
  11691. intr_bkp->host2rxdma_ring_mask = intr_ctx->host2rxdma_ring_mask;
  11692. intr_bkp->host2rxdma_mon_ring_mask =
  11693. intr_ctx->host2rxdma_mon_ring_mask;
  11694. intr_bkp->tx_mon_ring_mask = intr_ctx->tx_mon_ring_mask;
  11695. intr_ctx->tx_ring_mask = 0;
  11696. intr_ctx->rx_ring_mask = 0;
  11697. intr_ctx->rx_mon_ring_mask = 0;
  11698. intr_ctx->rx_err_ring_mask = 0;
  11699. intr_ctx->rx_wbm_rel_ring_mask = 0;
  11700. intr_ctx->reo_status_ring_mask = 0;
  11701. intr_ctx->rxdma2host_ring_mask = 0;
  11702. intr_ctx->host2rxdma_ring_mask = 0;
  11703. intr_ctx->host2rxdma_mon_ring_mask = 0;
  11704. intr_ctx->tx_mon_ring_mask = 0;
  11705. intr_bkp++;
  11706. }
  11707. }
  11708. /**
  11709. * dp_restore_interrupt_ring_masks(): Restore rx interrupt masks
  11710. * @soc: dp soc handle
  11711. *
  11712. * Return: void
  11713. */
  11714. static void dp_restore_interrupt_ring_masks(struct dp_soc *soc)
  11715. {
  11716. struct dp_intr_bkp *intr_bkp = soc->umac_reset_ctx.intr_ctx_bkp;
  11717. struct dp_intr_bkp *intr_bkp_base = intr_bkp;
  11718. struct dp_intr *intr_ctx;
  11719. int num_ctxt = wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx);
  11720. int i;
  11721. qdf_assert_always(intr_bkp);
  11722. for (i = 0; i < num_ctxt; i++) {
  11723. intr_ctx = &soc->intr_ctx[i];
  11724. intr_ctx->tx_ring_mask = intr_bkp->tx_ring_mask;
  11725. intr_ctx->rx_ring_mask = intr_bkp->rx_ring_mask;
  11726. intr_ctx->rx_mon_ring_mask = intr_bkp->rx_mon_ring_mask;
  11727. intr_ctx->rx_err_ring_mask = intr_bkp->rx_err_ring_mask;
  11728. intr_ctx->rx_wbm_rel_ring_mask = intr_bkp->rx_wbm_rel_ring_mask;
  11729. intr_ctx->reo_status_ring_mask = intr_bkp->reo_status_ring_mask;
  11730. intr_ctx->rxdma2host_ring_mask = intr_bkp->rxdma2host_ring_mask;
  11731. intr_ctx->host2rxdma_ring_mask = intr_bkp->host2rxdma_ring_mask;
  11732. intr_ctx->host2rxdma_mon_ring_mask =
  11733. intr_bkp->host2rxdma_mon_ring_mask;
  11734. intr_ctx->tx_mon_ring_mask = intr_bkp->tx_mon_ring_mask;
  11735. intr_bkp++;
  11736. }
  11737. qdf_mem_free(intr_bkp_base);
  11738. soc->umac_reset_ctx.intr_ctx_bkp = NULL;
  11739. }
  11740. /**
  11741. * dp_resume_tx_hardstart(): Restore the old Tx hardstart functions
  11742. * @soc: dp soc handle
  11743. *
  11744. * Return: void
  11745. */
  11746. static void dp_resume_tx_hardstart(struct dp_soc *soc)
  11747. {
  11748. struct dp_vdev *vdev;
  11749. struct ol_txrx_hardtart_ctxt ctxt = {0};
  11750. struct cdp_ctrl_objmgr_psoc *psoc = soc->ctrl_psoc;
  11751. int i;
  11752. for (i = 0; i < MAX_PDEV_CNT; i++) {
  11753. struct dp_pdev *pdev = soc->pdev_list[i];
  11754. if (!pdev)
  11755. continue;
  11756. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  11757. uint8_t vdev_id = vdev->vdev_id;
  11758. dp_vdev_fetch_tx_handler(vdev, soc, &ctxt);
  11759. soc->cdp_soc.ol_ops->dp_update_tx_hardstart(psoc,
  11760. vdev_id,
  11761. &ctxt);
  11762. }
  11763. }
  11764. }
  11765. /**
  11766. * dp_pause_tx_hardstart(): Register Tx hardstart functions to drop packets
  11767. * @soc: dp soc handle
  11768. *
  11769. * Return: void
  11770. */
  11771. static void dp_pause_tx_hardstart(struct dp_soc *soc)
  11772. {
  11773. struct dp_vdev *vdev;
  11774. struct ol_txrx_hardtart_ctxt ctxt;
  11775. struct cdp_ctrl_objmgr_psoc *psoc = soc->ctrl_psoc;
  11776. int i;
  11777. ctxt.tx = &dp_tx_drop;
  11778. ctxt.tx_fast = &dp_tx_drop;
  11779. ctxt.tx_exception = &dp_tx_exc_drop;
  11780. for (i = 0; i < MAX_PDEV_CNT; i++) {
  11781. struct dp_pdev *pdev = soc->pdev_list[i];
  11782. if (!pdev)
  11783. continue;
  11784. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  11785. uint8_t vdev_id = vdev->vdev_id;
  11786. soc->cdp_soc.ol_ops->dp_update_tx_hardstart(psoc,
  11787. vdev_id,
  11788. &ctxt);
  11789. }
  11790. }
  11791. }
  11792. /**
  11793. * dp_unregister_notify_umac_pre_reset_fw_callback(): unregister notify_fw_cb
  11794. * @soc: dp soc handle
  11795. *
  11796. * Return: void
  11797. */
  11798. static inline
  11799. void dp_unregister_notify_umac_pre_reset_fw_callback(struct dp_soc *soc)
  11800. {
  11801. soc->notify_fw_callback = NULL;
  11802. }
  11803. /**
  11804. * dp_check_n_notify_umac_prereset_done(): Send pre reset done to firmware
  11805. * @soc: dp soc handle
  11806. *
  11807. * Return: void
  11808. */
  11809. static inline
  11810. void dp_check_n_notify_umac_prereset_done(struct dp_soc *soc)
  11811. {
  11812. /* Some Cpu(s) is processing the umac rings*/
  11813. if (soc->service_rings_running)
  11814. return;
  11815. /* Notify the firmware that Umac pre reset is complete */
  11816. dp_umac_reset_notify_action_completion(soc,
  11817. UMAC_RESET_ACTION_DO_PRE_RESET);
  11818. /* Unregister the callback */
  11819. dp_unregister_notify_umac_pre_reset_fw_callback(soc);
  11820. }
  11821. /**
  11822. * dp_register_notify_umac_pre_reset_fw_callback(): register notify_fw_cb
  11823. * @soc: dp soc handle
  11824. *
  11825. * Return: void
  11826. */
  11827. static inline
  11828. void dp_register_notify_umac_pre_reset_fw_callback(struct dp_soc *soc)
  11829. {
  11830. soc->notify_fw_callback = dp_check_n_notify_umac_prereset_done;
  11831. }
  11832. #ifdef DP_UMAC_HW_HARD_RESET
  11833. /**
  11834. * dp_set_umac_regs(): Reinitialize host umac registers
  11835. * @soc: dp soc handle
  11836. *
  11837. * Return: void
  11838. */
  11839. static void dp_set_umac_regs(struct dp_soc *soc)
  11840. {
  11841. int i;
  11842. struct hal_reo_params reo_params;
  11843. qdf_mem_zero(&reo_params, sizeof(reo_params));
  11844. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  11845. if (soc->arch_ops.reo_remap_config(soc, &reo_params.remap0,
  11846. &reo_params.remap1,
  11847. &reo_params.remap2))
  11848. reo_params.rx_hash_enabled = true;
  11849. else
  11850. reo_params.rx_hash_enabled = false;
  11851. }
  11852. hal_reo_setup(soc->hal_soc, &reo_params, 0);
  11853. soc->arch_ops.dp_cc_reg_cfg_init(soc, true);
  11854. for (i = 0; i < PCP_TID_MAP_MAX; i++)
  11855. hal_tx_update_pcp_tid_map(soc->hal_soc, soc->pcp_tid_map[i], i);
  11856. for (i = 0; i < MAX_PDEV_CNT; i++) {
  11857. struct dp_vdev *vdev = NULL;
  11858. struct dp_pdev *pdev = soc->pdev_list[i];
  11859. if (!pdev)
  11860. continue;
  11861. for (i = 0; i < soc->num_hw_dscp_tid_map; i++)
  11862. hal_tx_set_dscp_tid_map(soc->hal_soc,
  11863. pdev->dscp_tid_map[i], i);
  11864. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  11865. soc->arch_ops.dp_bank_reconfig(soc, vdev);
  11866. soc->arch_ops.dp_reconfig_tx_vdev_mcast_ctrl(soc,
  11867. vdev);
  11868. }
  11869. }
  11870. }
  11871. #else
  11872. static void dp_set_umac_regs(struct dp_soc *soc)
  11873. {
  11874. }
  11875. #endif
  11876. /**
  11877. * dp_reinit_rings(): Reinitialize host managed rings
  11878. * @soc: dp soc handle
  11879. *
  11880. * Return: QDF_STATUS
  11881. */
  11882. static void dp_reinit_rings(struct dp_soc *soc)
  11883. {
  11884. unsigned long end;
  11885. dp_soc_srng_deinit(soc);
  11886. dp_hw_link_desc_ring_deinit(soc);
  11887. /* Busy wait for 2 ms to make sure the rings are in idle state
  11888. * before we enable them again
  11889. */
  11890. end = jiffies + msecs_to_jiffies(2);
  11891. while (time_before(jiffies, end))
  11892. ;
  11893. dp_hw_link_desc_ring_init(soc);
  11894. dp_link_desc_ring_replenish(soc, WLAN_INVALID_PDEV_ID);
  11895. dp_soc_srng_init(soc);
  11896. }
  11897. /**
  11898. * dp_umac_reset_handle_pre_reset(): Handle Umac prereset interrupt from FW
  11899. * @soc: dp soc handle
  11900. *
  11901. * Return: QDF_STATUS
  11902. */
  11903. static QDF_STATUS dp_umac_reset_handle_pre_reset(struct dp_soc *soc)
  11904. {
  11905. dp_reset_interrupt_ring_masks(soc);
  11906. dp_pause_tx_hardstart(soc);
  11907. dp_pause_reo_send_cmd(soc);
  11908. dp_check_n_notify_umac_prereset_done(soc);
  11909. soc->umac_reset_ctx.nbuf_list = NULL;
  11910. return QDF_STATUS_SUCCESS;
  11911. }
  11912. /**
  11913. * dp_umac_reset_handle_post_reset(): Handle Umac postreset interrupt from FW
  11914. * @soc: dp soc handle
  11915. *
  11916. * Return: QDF_STATUS
  11917. */
  11918. static QDF_STATUS dp_umac_reset_handle_post_reset(struct dp_soc *soc)
  11919. {
  11920. if (!soc->umac_reset_ctx.skel_enable) {
  11921. qdf_nbuf_t *nbuf_list = &soc->umac_reset_ctx.nbuf_list;
  11922. dp_set_umac_regs(soc);
  11923. dp_reinit_rings(soc);
  11924. dp_rx_desc_reuse(soc, nbuf_list);
  11925. dp_cleanup_reo_cmd_module(soc);
  11926. dp_tx_desc_pool_cleanup(soc, nbuf_list);
  11927. dp_reset_tid_q_setup(soc);
  11928. }
  11929. return dp_umac_reset_notify_action_completion(soc,
  11930. UMAC_RESET_ACTION_DO_POST_RESET_START);
  11931. }
  11932. /**
  11933. * dp_umac_reset_handle_post_reset_complete(): Handle Umac postreset_complete
  11934. * interrupt from FW
  11935. * @soc: dp soc handle
  11936. *
  11937. * Return: QDF_STATUS
  11938. */
  11939. static QDF_STATUS dp_umac_reset_handle_post_reset_complete(struct dp_soc *soc)
  11940. {
  11941. QDF_STATUS status;
  11942. qdf_nbuf_t nbuf_list = soc->umac_reset_ctx.nbuf_list;
  11943. soc->umac_reset_ctx.nbuf_list = NULL;
  11944. dp_resume_reo_send_cmd(soc);
  11945. dp_restore_interrupt_ring_masks(soc);
  11946. dp_resume_tx_hardstart(soc);
  11947. status = dp_umac_reset_notify_action_completion(soc,
  11948. UMAC_RESET_ACTION_DO_POST_RESET_COMPLETE);
  11949. while (nbuf_list) {
  11950. qdf_nbuf_t nbuf = nbuf_list->next;
  11951. qdf_nbuf_free(nbuf_list);
  11952. nbuf_list = nbuf;
  11953. }
  11954. dp_umac_reset_info("Umac reset done on soc %pK\n prereset : %u us\n"
  11955. "postreset : %u us \n postreset complete: %u us \n",
  11956. soc,
  11957. soc->umac_reset_ctx.ts.pre_reset_done -
  11958. soc->umac_reset_ctx.ts.pre_reset_start,
  11959. soc->umac_reset_ctx.ts.post_reset_done -
  11960. soc->umac_reset_ctx.ts.post_reset_start,
  11961. soc->umac_reset_ctx.ts.post_reset_complete_done -
  11962. soc->umac_reset_ctx.ts.post_reset_complete_start);
  11963. return status;
  11964. }
  11965. #endif
  11966. #ifdef WLAN_FEATURE_PKT_CAPTURE_V2
  11967. static void
  11968. dp_set_pkt_capture_mode(struct cdp_soc_t *soc_handle, bool val)
  11969. {
  11970. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11971. soc->wlan_cfg_ctx->pkt_capture_mode = val;
  11972. }
  11973. #endif
  11974. #ifdef HW_TX_DELAY_STATS_ENABLE
  11975. /**
  11976. * dp_enable_disable_vdev_tx_delay_stats(): Start/Stop tx delay stats capture
  11977. * @soc: DP soc handle
  11978. * @vdev_id: vdev id
  11979. * @value: value
  11980. *
  11981. * Return: None
  11982. */
  11983. static void
  11984. dp_enable_disable_vdev_tx_delay_stats(struct cdp_soc_t *soc_hdl,
  11985. uint8_t vdev_id,
  11986. uint8_t value)
  11987. {
  11988. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  11989. struct dp_vdev *vdev = NULL;
  11990. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  11991. if (!vdev)
  11992. return;
  11993. vdev->hw_tx_delay_stats_enabled = value;
  11994. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  11995. }
  11996. /**
  11997. * dp_check_vdev_tx_delay_stats_enabled() - check the feature is enabled or not
  11998. * @soc: DP soc handle
  11999. * @vdev_id: vdev id
  12000. *
  12001. * Returns: 1 if enabled, 0 if disabled
  12002. */
  12003. static uint8_t
  12004. dp_check_vdev_tx_delay_stats_enabled(struct cdp_soc_t *soc_hdl,
  12005. uint8_t vdev_id)
  12006. {
  12007. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12008. struct dp_vdev *vdev;
  12009. uint8_t ret_val = 0;
  12010. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  12011. if (!vdev)
  12012. return ret_val;
  12013. ret_val = vdev->hw_tx_delay_stats_enabled;
  12014. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12015. return ret_val;
  12016. }
  12017. #endif
  12018. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  12019. static void
  12020. dp_recovery_vdev_flush_peers(struct cdp_soc_t *cdp_soc,
  12021. uint8_t vdev_id,
  12022. bool mlo_peers_only)
  12023. {
  12024. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  12025. struct dp_vdev *vdev;
  12026. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  12027. if (!vdev)
  12028. return;
  12029. dp_vdev_flush_peers((struct cdp_vdev *)vdev, false, mlo_peers_only);
  12030. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12031. }
  12032. #endif
  12033. #ifdef QCA_GET_TSF_VIA_REG
  12034. /**
  12035. * dp_get_tsf_time() - get tsf time
  12036. * @soc: Datapath soc handle
  12037. * @mac_id: mac_id
  12038. * @tsf: pointer to update tsf value
  12039. * @tsf_sync_soc_time: pointer to update tsf sync time
  12040. *
  12041. * Return: None.
  12042. */
  12043. static inline void
  12044. dp_get_tsf_time(struct cdp_soc_t *soc_hdl, uint32_t tsf_id, uint32_t mac_id,
  12045. uint64_t *tsf, uint64_t *tsf_sync_soc_time)
  12046. {
  12047. hal_get_tsf_time(((struct dp_soc *)soc_hdl)->hal_soc, tsf_id, mac_id,
  12048. tsf, tsf_sync_soc_time);
  12049. }
  12050. #else
  12051. static inline void
  12052. dp_get_tsf_time(struct cdp_soc_t *soc_hdl, uint32_t tsf_id, uint32_t mac_id,
  12053. uint64_t *tsf, uint64_t *tsf_sync_soc_time)
  12054. {
  12055. }
  12056. #endif
  12057. /**
  12058. * dp_get_tsf2_scratch_reg() - get tsf2 offset from the scratch register
  12059. * @soc: Datapath soc handle
  12060. * @mac_id: mac_id
  12061. * @value: pointer to update tsf2 offset value
  12062. *
  12063. * Return: None.
  12064. */
  12065. static inline void
  12066. dp_get_tsf2_scratch_reg(struct cdp_soc_t *soc_hdl, uint8_t mac_id,
  12067. uint64_t *value)
  12068. {
  12069. hal_get_tsf2_offset(((struct dp_soc *)soc_hdl)->hal_soc, mac_id, value);
  12070. }
  12071. /**
  12072. * dp_get_tqm_scratch_reg() - get tqm offset from the scratch register
  12073. * @soc: Datapath soc handle
  12074. * @value: pointer to update tqm offset value
  12075. *
  12076. * Return: None.
  12077. */
  12078. static inline void
  12079. dp_get_tqm_scratch_reg(struct cdp_soc_t *soc_hdl, uint64_t *value)
  12080. {
  12081. hal_get_tqm_offset(((struct dp_soc *)soc_hdl)->hal_soc, value);
  12082. }
  12083. /**
  12084. * dp_set_tx_pause() - Pause or resume tx path
  12085. * @soc_hdl: Datapath soc handle
  12086. * @flag: set or clear is_tx_pause
  12087. *
  12088. * Return: None.
  12089. */
  12090. static inline
  12091. void dp_set_tx_pause(struct cdp_soc_t *soc_hdl, bool flag)
  12092. {
  12093. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12094. soc->is_tx_pause = flag;
  12095. }
  12096. static struct cdp_cmn_ops dp_ops_cmn = {
  12097. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  12098. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  12099. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  12100. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  12101. .txrx_pdev_post_attach = dp_pdev_post_attach_wifi3,
  12102. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  12103. .txrx_pdev_deinit = dp_pdev_deinit_wifi3,
  12104. .txrx_peer_create = dp_peer_create_wifi3,
  12105. .txrx_peer_setup = dp_peer_setup_wifi3,
  12106. #ifdef FEATURE_AST
  12107. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  12108. #else
  12109. .txrx_peer_teardown = NULL,
  12110. #endif
  12111. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  12112. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  12113. .txrx_peer_get_ast_info_by_soc = dp_peer_get_ast_info_by_soc_wifi3,
  12114. .txrx_peer_get_ast_info_by_pdev =
  12115. dp_peer_get_ast_info_by_pdevid_wifi3,
  12116. .txrx_peer_ast_delete_by_soc =
  12117. dp_peer_ast_entry_del_by_soc,
  12118. .txrx_peer_ast_delete_by_pdev =
  12119. dp_peer_ast_entry_del_by_pdev,
  12120. .txrx_peer_delete = dp_peer_delete_wifi3,
  12121. #ifdef DP_RX_UDP_OVER_PEER_ROAM
  12122. .txrx_update_roaming_peer = dp_update_roaming_peer_wifi3,
  12123. #endif
  12124. .txrx_vdev_register = dp_vdev_register_wifi3,
  12125. .txrx_soc_detach = dp_soc_detach_wifi3,
  12126. .txrx_soc_deinit = dp_soc_deinit_wifi3,
  12127. .txrx_soc_init = dp_soc_init_wifi3,
  12128. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  12129. .txrx_tso_soc_attach = dp_tso_soc_attach,
  12130. .txrx_tso_soc_detach = dp_tso_soc_detach,
  12131. .tx_send = dp_tx_send,
  12132. .tx_send_exc = dp_tx_send_exception,
  12133. #endif
  12134. .set_tx_pause = dp_set_tx_pause,
  12135. .txrx_pdev_init = dp_pdev_init_wifi3,
  12136. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  12137. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  12138. .txrx_ath_getstats = dp_get_device_stats,
  12139. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  12140. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  12141. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  12142. .delba_process = dp_delba_process_wifi3,
  12143. .set_addba_response = dp_set_addba_response,
  12144. .flush_cache_rx_queue = NULL,
  12145. .tid_update_ba_win_size = dp_rx_tid_update_ba_win_size,
  12146. /* TODO: get API's for dscp-tid need to be added*/
  12147. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  12148. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  12149. .txrx_get_total_per = dp_get_total_per,
  12150. .txrx_stats_request = dp_txrx_stats_request,
  12151. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  12152. .display_stats = dp_txrx_dump_stats,
  12153. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  12154. .txrx_intr_detach = dp_soc_interrupt_detach,
  12155. .txrx_ppeds_stop = dp_soc_ppeds_stop,
  12156. .set_pn_check = dp_set_pn_check_wifi3,
  12157. .set_key_sec_type = dp_set_key_sec_type_wifi3,
  12158. .update_config_parameters = dp_update_config_parameters,
  12159. /* TODO: Add other functions */
  12160. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  12161. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  12162. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  12163. .get_vdev_dp_ext_txrx_handle = dp_vdev_get_dp_ext_handle,
  12164. .set_vdev_dp_ext_txrx_handle = dp_vdev_set_dp_ext_handle,
  12165. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  12166. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  12167. .map_pdev_to_lmac = dp_soc_map_pdev_to_lmac,
  12168. .handle_mode_change = dp_soc_handle_pdev_mode_change,
  12169. .set_pdev_status_down = dp_soc_set_pdev_status_down,
  12170. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  12171. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  12172. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  12173. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  12174. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  12175. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  12176. .set_soc_param = dp_soc_set_param,
  12177. .txrx_get_os_rx_handles_from_vdev =
  12178. dp_get_os_rx_handles_from_vdev_wifi3,
  12179. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  12180. .get_dp_capabilities = dp_get_cfg_capabilities,
  12181. .txrx_get_cfg = dp_get_cfg,
  12182. .set_rate_stats_ctx = dp_soc_set_rate_stats_ctx,
  12183. .get_rate_stats_ctx = dp_soc_get_rate_stats_ctx,
  12184. .txrx_peer_flush_rate_stats = dp_peer_flush_rate_stats,
  12185. .txrx_flush_rate_stats_request = dp_flush_rate_stats_req,
  12186. .txrx_peer_get_peerstats_ctx = dp_peer_get_peerstats_ctx,
  12187. .set_pdev_pcp_tid_map = dp_set_pdev_pcp_tid_map_wifi3,
  12188. .set_vdev_pcp_tid_map = dp_set_vdev_pcp_tid_map_wifi3,
  12189. .txrx_cp_peer_del_response = dp_cp_peer_del_resp_handler,
  12190. #ifdef QCA_MULTIPASS_SUPPORT
  12191. .set_vlan_groupkey = dp_set_vlan_groupkey,
  12192. #endif
  12193. .get_peer_mac_list = dp_get_peer_mac_list,
  12194. .get_peer_id = dp_get_peer_id,
  12195. #ifdef QCA_SUPPORT_WDS_EXTENDED
  12196. .set_wds_ext_peer_rx = dp_wds_ext_set_peer_rx,
  12197. #endif /* QCA_SUPPORT_WDS_EXTENDED */
  12198. #if defined(FEATURE_RUNTIME_PM) || defined(DP_POWER_SAVE)
  12199. .txrx_drain = dp_drain_txrx,
  12200. #endif
  12201. #if defined(FEATURE_RUNTIME_PM)
  12202. .set_rtpm_tput_policy = dp_set_rtpm_tput_policy_requirement,
  12203. #endif
  12204. #ifdef WLAN_SYSFS_DP_STATS
  12205. .txrx_sysfs_fill_stats = dp_sysfs_fill_stats,
  12206. .txrx_sysfs_set_stat_type = dp_sysfs_set_stat_type,
  12207. #endif /* WLAN_SYSFS_DP_STATS */
  12208. #ifdef WLAN_FEATURE_PKT_CAPTURE_V2
  12209. .set_pkt_capture_mode = dp_set_pkt_capture_mode,
  12210. #endif
  12211. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  12212. .txrx_recovery_vdev_flush_peers = dp_recovery_vdev_flush_peers,
  12213. #endif
  12214. .txrx_umac_reset_deinit = dp_soc_umac_reset_deinit,
  12215. .txrx_get_tsf_time = dp_get_tsf_time,
  12216. .txrx_get_tsf2_offset = dp_get_tsf2_scratch_reg,
  12217. .txrx_get_tqm_offset = dp_get_tqm_scratch_reg,
  12218. };
  12219. static struct cdp_ctrl_ops dp_ops_ctrl = {
  12220. .txrx_peer_authorize = dp_peer_authorize,
  12221. .txrx_peer_get_authorize = dp_peer_get_authorize,
  12222. #ifdef VDEV_PEER_PROTOCOL_COUNT
  12223. .txrx_enable_peer_protocol_count = dp_enable_vdev_peer_protocol_count,
  12224. .txrx_set_peer_protocol_drop_mask =
  12225. dp_enable_vdev_peer_protocol_drop_mask,
  12226. .txrx_is_peer_protocol_count_enabled =
  12227. dp_is_vdev_peer_protocol_count_enabled,
  12228. .txrx_get_peer_protocol_drop_mask = dp_get_vdev_peer_protocol_drop_mask,
  12229. #endif
  12230. .txrx_set_vdev_param = dp_set_vdev_param,
  12231. .txrx_set_psoc_param = dp_set_psoc_param,
  12232. .txrx_get_psoc_param = dp_get_psoc_param,
  12233. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  12234. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  12235. .txrx_get_sec_type = dp_get_sec_type,
  12236. .txrx_wdi_event_sub = dp_wdi_event_sub,
  12237. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  12238. .txrx_set_pdev_param = dp_set_pdev_param,
  12239. .txrx_get_pdev_param = dp_get_pdev_param,
  12240. .txrx_set_peer_param = dp_set_peer_param,
  12241. .txrx_get_peer_param = dp_get_peer_param,
  12242. #ifdef VDEV_PEER_PROTOCOL_COUNT
  12243. .txrx_peer_protocol_cnt = dp_peer_stats_update_protocol_cnt,
  12244. #endif
  12245. #ifdef WLAN_SUPPORT_MSCS
  12246. .txrx_record_mscs_params = dp_record_mscs_params,
  12247. #endif
  12248. .set_key = dp_set_michael_key,
  12249. .txrx_get_vdev_param = dp_get_vdev_param,
  12250. .calculate_delay_stats = dp_calculate_delay_stats,
  12251. #ifdef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  12252. .txrx_update_pdev_rx_protocol_tag = dp_update_pdev_rx_protocol_tag,
  12253. #ifdef WLAN_SUPPORT_RX_TAG_STATISTICS
  12254. .txrx_dump_pdev_rx_protocol_tag_stats =
  12255. dp_dump_pdev_rx_protocol_tag_stats,
  12256. #endif /* WLAN_SUPPORT_RX_TAG_STATISTICS */
  12257. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  12258. #ifdef WLAN_SUPPORT_RX_FLOW_TAG
  12259. .txrx_set_rx_flow_tag = dp_set_rx_flow_tag,
  12260. .txrx_dump_rx_flow_tag_stats = dp_dump_rx_flow_tag_stats,
  12261. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  12262. #ifdef QCA_MULTIPASS_SUPPORT
  12263. .txrx_peer_set_vlan_id = dp_peer_set_vlan_id,
  12264. #endif /*QCA_MULTIPASS_SUPPORT*/
  12265. #if defined(WLAN_FEATURE_TSF_UPLINK_DELAY) || defined(WLAN_CONFIG_TX_DELAY)
  12266. .txrx_set_delta_tsf = dp_set_delta_tsf,
  12267. #endif
  12268. #ifdef WLAN_FEATURE_TSF_UPLINK_DELAY
  12269. .txrx_set_tsf_ul_delay_report = dp_set_tsf_ul_delay_report,
  12270. .txrx_get_uplink_delay = dp_get_uplink_delay,
  12271. #endif
  12272. #ifdef QCA_UNDECODED_METADATA_SUPPORT
  12273. .txrx_set_pdev_phyrx_error_mask = dp_set_pdev_phyrx_error_mask,
  12274. .txrx_get_pdev_phyrx_error_mask = dp_get_pdev_phyrx_error_mask,
  12275. #endif
  12276. .txrx_peer_flush_frags = dp_peer_flush_frags,
  12277. };
  12278. static struct cdp_me_ops dp_ops_me = {
  12279. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  12280. #ifdef ATH_SUPPORT_IQUE
  12281. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  12282. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  12283. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  12284. #endif
  12285. #endif
  12286. };
  12287. static struct cdp_host_stats_ops dp_ops_host_stats = {
  12288. .txrx_per_peer_stats = dp_get_host_peer_stats,
  12289. .get_fw_peer_stats = dp_get_fw_peer_stats,
  12290. .get_htt_stats = dp_get_htt_stats,
  12291. .txrx_stats_publish = dp_txrx_stats_publish,
  12292. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  12293. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  12294. .txrx_get_soc_stats = dp_txrx_get_soc_stats,
  12295. .txrx_get_peer_stats_param = dp_txrx_get_peer_stats_param,
  12296. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  12297. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  12298. .txrx_get_ratekbps = dp_txrx_get_ratekbps,
  12299. .txrx_update_vdev_stats = dp_txrx_update_vdev_host_stats,
  12300. .txrx_get_peer_delay_stats = dp_txrx_get_peer_delay_stats,
  12301. .txrx_get_peer_jitter_stats = dp_txrx_get_peer_jitter_stats,
  12302. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  12303. .txrx_alloc_vdev_stats_id = dp_txrx_alloc_vdev_stats_id,
  12304. .txrx_reset_vdev_stats_id = dp_txrx_reset_vdev_stats_id,
  12305. #endif
  12306. #ifdef WLAN_TX_PKT_CAPTURE_ENH
  12307. .get_peer_tx_capture_stats = dp_peer_get_tx_capture_stats,
  12308. .get_pdev_tx_capture_stats = dp_pdev_get_tx_capture_stats,
  12309. #endif /* WLAN_TX_PKT_CAPTURE_ENH */
  12310. #ifdef HW_TX_DELAY_STATS_ENABLE
  12311. .enable_disable_vdev_tx_delay_stats =
  12312. dp_enable_disable_vdev_tx_delay_stats,
  12313. .is_tx_delay_stats_enabled = dp_check_vdev_tx_delay_stats_enabled,
  12314. #endif
  12315. .txrx_get_pdev_tid_stats = dp_pdev_get_tid_stats,
  12316. #ifdef WLAN_TELEMETRY_STATS_SUPPORT
  12317. .txrx_pdev_telemetry_stats = dp_get_pdev_telemetry_stats,
  12318. .txrx_peer_telemetry_stats = dp_get_peer_telemetry_stats,
  12319. #endif
  12320. .txrx_get_peer_extd_rate_link_stats =
  12321. dp_get_peer_extd_rate_link_stats,
  12322. .get_pdev_obss_stats = dp_get_obss_stats,
  12323. .clear_pdev_obss_pd_stats = dp_clear_pdev_obss_pd_stats,
  12324. /* TODO */
  12325. };
  12326. static struct cdp_raw_ops dp_ops_raw = {
  12327. /* TODO */
  12328. };
  12329. #ifdef PEER_FLOW_CONTROL
  12330. static struct cdp_pflow_ops dp_ops_pflow = {
  12331. dp_tx_flow_ctrl_configure_pdev,
  12332. };
  12333. #endif /* CONFIG_WIN */
  12334. #if defined(WLAN_CFR_ENABLE) && defined(WLAN_ENH_CFR_ENABLE)
  12335. static struct cdp_cfr_ops dp_ops_cfr = {
  12336. .txrx_cfr_filter = NULL,
  12337. .txrx_get_cfr_rcc = dp_get_cfr_rcc,
  12338. .txrx_set_cfr_rcc = dp_set_cfr_rcc,
  12339. .txrx_get_cfr_dbg_stats = dp_get_cfr_dbg_stats,
  12340. .txrx_clear_cfr_dbg_stats = dp_clear_cfr_dbg_stats,
  12341. };
  12342. #endif
  12343. #ifdef WLAN_SUPPORT_MSCS
  12344. static struct cdp_mscs_ops dp_ops_mscs = {
  12345. .mscs_peer_lookup_n_get_priority = dp_mscs_peer_lookup_n_get_priority,
  12346. };
  12347. #endif
  12348. #ifdef WLAN_SUPPORT_MESH_LATENCY
  12349. static struct cdp_mesh_latency_ops dp_ops_mesh_latency = {
  12350. .mesh_latency_update_peer_parameter =
  12351. dp_mesh_latency_update_peer_parameter,
  12352. };
  12353. #endif
  12354. #ifdef WLAN_SUPPORT_SCS
  12355. static struct cdp_scs_ops dp_ops_scs = {
  12356. .scs_peer_lookup_n_rule_match = dp_scs_peer_lookup_n_rule_match,
  12357. };
  12358. #endif
  12359. #ifdef CONFIG_SAWF_DEF_QUEUES
  12360. static struct cdp_sawf_ops dp_ops_sawf = {
  12361. .sawf_def_queues_map_req = dp_sawf_def_queues_map_req,
  12362. .sawf_def_queues_unmap_req = dp_sawf_def_queues_unmap_req,
  12363. .sawf_def_queues_get_map_report =
  12364. dp_sawf_def_queues_get_map_report,
  12365. #ifdef CONFIG_SAWF_STATS
  12366. .txrx_get_peer_sawf_delay_stats = dp_sawf_get_peer_delay_stats,
  12367. .txrx_get_peer_sawf_tx_stats = dp_sawf_get_peer_tx_stats,
  12368. .sawf_mpdu_stats_req = dp_sawf_mpdu_stats_req,
  12369. .sawf_mpdu_details_stats_req = dp_sawf_mpdu_details_stats_req,
  12370. .txrx_sawf_set_mov_avg_params = dp_sawf_set_mov_avg_params,
  12371. .txrx_sawf_set_sla_params = dp_sawf_set_sla_params,
  12372. .txrx_sawf_init_telemtery_params = dp_sawf_init_telemetry_params,
  12373. .telemetry_get_throughput_stats = dp_sawf_get_tx_stats,
  12374. .telemetry_get_mpdu_stats = dp_sawf_get_mpdu_sched_stats,
  12375. .telemetry_get_drop_stats = dp_sawf_get_drop_stats,
  12376. .peer_config_ul = dp_sawf_peer_config_ul,
  12377. .swaf_peer_is_sla_configured = dp_swaf_peer_is_sla_configured,
  12378. #endif
  12379. };
  12380. #endif
  12381. #if defined(DP_POWER_SAVE) || defined(FEATURE_RUNTIME_PM)
  12382. /**
  12383. * dp_flush_ring_hptp() - Update ring shadow
  12384. * register HP/TP address when runtime
  12385. * resume
  12386. * @opaque_soc: DP soc context
  12387. *
  12388. * Return: None
  12389. */
  12390. static
  12391. void dp_flush_ring_hptp(struct dp_soc *soc, hal_ring_handle_t hal_srng)
  12392. {
  12393. if (hal_srng && hal_srng_get_clear_event(hal_srng,
  12394. HAL_SRNG_FLUSH_EVENT)) {
  12395. /* Acquire the lock */
  12396. hal_srng_access_start(soc->hal_soc, hal_srng);
  12397. hal_srng_access_end(soc->hal_soc, hal_srng);
  12398. hal_srng_set_flush_last_ts(hal_srng);
  12399. dp_debug("flushed");
  12400. }
  12401. }
  12402. #endif
  12403. #ifdef DP_TX_TRACKING
  12404. #define DP_TX_COMP_MAX_LATENCY_MS 60000
  12405. /**
  12406. * dp_tx_comp_delay_check() - calculate time latency for tx completion per pkt
  12407. * @tx_desc: tx descriptor
  12408. *
  12409. * Calculate time latency for tx completion per pkt and trigger self recovery
  12410. * when the delay is more than threshold value.
  12411. *
  12412. * Return: True if delay is more than threshold
  12413. */
  12414. static bool dp_tx_comp_delay_check(struct dp_tx_desc_s *tx_desc)
  12415. {
  12416. uint64_t time_latency, timestamp_tick = tx_desc->timestamp_tick;
  12417. qdf_ktime_t current_time = qdf_ktime_real_get();
  12418. qdf_ktime_t timestamp = tx_desc->timestamp;
  12419. if (dp_tx_pkt_tracepoints_enabled()) {
  12420. if (!timestamp)
  12421. return false;
  12422. time_latency = qdf_ktime_to_ms(current_time) -
  12423. qdf_ktime_to_ms(timestamp);
  12424. if (time_latency >= DP_TX_COMP_MAX_LATENCY_MS) {
  12425. dp_err_rl("enqueued: %llu ms, current : %llu ms",
  12426. timestamp, current_time);
  12427. return true;
  12428. }
  12429. } else {
  12430. if (!timestamp_tick)
  12431. return false;
  12432. current_time = qdf_system_ticks();
  12433. time_latency = qdf_system_ticks_to_msecs(current_time -
  12434. timestamp_tick);
  12435. if (time_latency >= DP_TX_COMP_MAX_LATENCY_MS) {
  12436. dp_err_rl("enqueued: %u ms, current : %u ms",
  12437. qdf_system_ticks_to_msecs(timestamp_tick),
  12438. qdf_system_ticks_to_msecs(current_time));
  12439. return true;
  12440. }
  12441. }
  12442. return false;
  12443. }
  12444. /**
  12445. * dp_find_missing_tx_comp() - check for leaked descriptor in tx path
  12446. * @soc - DP SOC context
  12447. *
  12448. * Parse through descriptors in all pools and validate magic number and
  12449. * completion time. Trigger self recovery if magic value is corrupted.
  12450. *
  12451. * Return: None.
  12452. */
  12453. static void dp_find_missing_tx_comp(struct dp_soc *soc)
  12454. {
  12455. uint8_t i;
  12456. uint32_t j;
  12457. uint32_t num_desc, page_id, offset;
  12458. uint16_t num_desc_per_page;
  12459. struct dp_tx_desc_s *tx_desc = NULL;
  12460. struct dp_tx_desc_pool_s *tx_desc_pool = NULL;
  12461. for (i = 0; i < MAX_TXDESC_POOLS; i++) {
  12462. tx_desc_pool = &soc->tx_desc[i];
  12463. if (!(tx_desc_pool->pool_size) ||
  12464. IS_TX_DESC_POOL_STATUS_INACTIVE(tx_desc_pool) ||
  12465. !(tx_desc_pool->desc_pages.cacheable_pages))
  12466. continue;
  12467. num_desc = tx_desc_pool->pool_size;
  12468. num_desc_per_page =
  12469. tx_desc_pool->desc_pages.num_element_per_page;
  12470. for (j = 0; j < num_desc; j++) {
  12471. page_id = j / num_desc_per_page;
  12472. offset = j % num_desc_per_page;
  12473. if (qdf_unlikely(!(tx_desc_pool->
  12474. desc_pages.cacheable_pages)))
  12475. break;
  12476. tx_desc = dp_tx_desc_find(soc, i, page_id, offset);
  12477. if (tx_desc->magic == DP_TX_MAGIC_PATTERN_FREE) {
  12478. continue;
  12479. } else if (tx_desc->magic ==
  12480. DP_TX_MAGIC_PATTERN_INUSE) {
  12481. if (dp_tx_comp_delay_check(tx_desc)) {
  12482. dp_err_rl("Tx completion not rcvd for id: %u",
  12483. tx_desc->id);
  12484. if (tx_desc->vdev_id == DP_INVALID_VDEV_ID) {
  12485. tx_desc->flags |= DP_TX_DESC_FLAG_FLUSH;
  12486. dp_err_rl("Freed tx_desc %u",
  12487. tx_desc->id);
  12488. dp_tx_comp_free_buf(soc,
  12489. tx_desc,
  12490. false);
  12491. dp_tx_desc_release(tx_desc, i);
  12492. DP_STATS_INC(soc,
  12493. tx.tx_comp_force_freed, 1);
  12494. }
  12495. }
  12496. } else {
  12497. dp_err_rl("tx desc %u corrupted, flags: 0x%x",
  12498. tx_desc->id, tx_desc->flags);
  12499. }
  12500. }
  12501. }
  12502. }
  12503. #else
  12504. static inline void dp_find_missing_tx_comp(struct dp_soc *soc)
  12505. {
  12506. }
  12507. #endif
  12508. #ifdef FEATURE_RUNTIME_PM
  12509. /**
  12510. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  12511. * @soc_hdl: Datapath soc handle
  12512. * @pdev_id: id of data path pdev handle
  12513. *
  12514. * DP is ready to runtime suspend if there are no pending TX packets.
  12515. *
  12516. * Return: QDF_STATUS
  12517. */
  12518. static QDF_STATUS dp_runtime_suspend(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  12519. {
  12520. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12521. struct dp_pdev *pdev;
  12522. uint8_t i;
  12523. int32_t tx_pending;
  12524. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12525. if (!pdev) {
  12526. dp_err("pdev is NULL");
  12527. return QDF_STATUS_E_INVAL;
  12528. }
  12529. /* Abort if there are any pending TX packets */
  12530. tx_pending = dp_get_tx_pending(dp_pdev_to_cdp_pdev(pdev));
  12531. if (tx_pending) {
  12532. dp_info_rl("%pK: Abort suspend due to pending TX packets %d",
  12533. soc, tx_pending);
  12534. dp_find_missing_tx_comp(soc);
  12535. /* perform a force flush if tx is pending */
  12536. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  12537. hal_srng_set_event(soc->tcl_data_ring[i].hal_srng,
  12538. HAL_SRNG_FLUSH_EVENT);
  12539. dp_flush_ring_hptp(soc, soc->tcl_data_ring[i].hal_srng);
  12540. }
  12541. qdf_atomic_set(&soc->tx_pending_rtpm, 0);
  12542. return QDF_STATUS_E_AGAIN;
  12543. }
  12544. if (dp_runtime_get_refcount(soc)) {
  12545. dp_init_info("refcount: %d", dp_runtime_get_refcount(soc));
  12546. return QDF_STATUS_E_AGAIN;
  12547. }
  12548. if (soc->intr_mode == DP_INTR_POLL)
  12549. qdf_timer_stop(&soc->int_timer);
  12550. dp_rx_fst_update_pm_suspend_status(soc, true);
  12551. return QDF_STATUS_SUCCESS;
  12552. }
  12553. #define DP_FLUSH_WAIT_CNT 10
  12554. #define DP_RUNTIME_SUSPEND_WAIT_MS 10
  12555. /**
  12556. * dp_runtime_resume() - ensure DP is ready to runtime resume
  12557. * @soc_hdl: Datapath soc handle
  12558. * @pdev_id: id of data path pdev handle
  12559. *
  12560. * Resume DP for runtime PM.
  12561. *
  12562. * Return: QDF_STATUS
  12563. */
  12564. static QDF_STATUS dp_runtime_resume(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  12565. {
  12566. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12567. int i, suspend_wait = 0;
  12568. if (soc->intr_mode == DP_INTR_POLL)
  12569. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  12570. /*
  12571. * Wait until dp runtime refcount becomes zero or time out, then flush
  12572. * pending tx for runtime suspend.
  12573. */
  12574. while (dp_runtime_get_refcount(soc) &&
  12575. suspend_wait < DP_FLUSH_WAIT_CNT) {
  12576. qdf_sleep(DP_RUNTIME_SUSPEND_WAIT_MS);
  12577. suspend_wait++;
  12578. }
  12579. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  12580. dp_flush_ring_hptp(soc, soc->tcl_data_ring[i].hal_srng);
  12581. }
  12582. qdf_atomic_set(&soc->tx_pending_rtpm, 0);
  12583. dp_flush_ring_hptp(soc, soc->reo_cmd_ring.hal_srng);
  12584. dp_rx_fst_update_pm_suspend_status(soc, false);
  12585. return QDF_STATUS_SUCCESS;
  12586. }
  12587. #endif /* FEATURE_RUNTIME_PM */
  12588. /**
  12589. * dp_tx_get_success_ack_stats() - get tx success completion count
  12590. * @soc_hdl: Datapath soc handle
  12591. * @vdevid: vdev identifier
  12592. *
  12593. * Return: tx success ack count
  12594. */
  12595. static uint32_t dp_tx_get_success_ack_stats(struct cdp_soc_t *soc_hdl,
  12596. uint8_t vdev_id)
  12597. {
  12598. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12599. struct cdp_vdev_stats *vdev_stats = NULL;
  12600. uint32_t tx_success;
  12601. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  12602. DP_MOD_ID_CDP);
  12603. if (!vdev) {
  12604. dp_cdp_err("%pK: Invalid vdev id %d", soc, vdev_id);
  12605. return 0;
  12606. }
  12607. vdev_stats = qdf_mem_malloc_atomic(sizeof(struct cdp_vdev_stats));
  12608. if (!vdev_stats) {
  12609. dp_cdp_err("%pK: DP alloc failure - unable to get alloc vdev stats", soc);
  12610. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12611. return 0;
  12612. }
  12613. dp_aggregate_vdev_stats(vdev, vdev_stats);
  12614. tx_success = vdev_stats->tx.tx_success.num;
  12615. qdf_mem_free(vdev_stats);
  12616. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12617. return tx_success;
  12618. }
  12619. #ifdef WLAN_SUPPORT_DATA_STALL
  12620. /**
  12621. * dp_register_data_stall_detect_cb() - register data stall callback
  12622. * @soc_hdl: Datapath soc handle
  12623. * @pdev_id: id of data path pdev handle
  12624. * @data_stall_detect_callback: data stall callback function
  12625. *
  12626. * Return: QDF_STATUS Enumeration
  12627. */
  12628. static
  12629. QDF_STATUS dp_register_data_stall_detect_cb(
  12630. struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  12631. data_stall_detect_cb data_stall_detect_callback)
  12632. {
  12633. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12634. struct dp_pdev *pdev;
  12635. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12636. if (!pdev) {
  12637. dp_err("pdev NULL!");
  12638. return QDF_STATUS_E_INVAL;
  12639. }
  12640. pdev->data_stall_detect_callback = data_stall_detect_callback;
  12641. return QDF_STATUS_SUCCESS;
  12642. }
  12643. /**
  12644. * dp_deregister_data_stall_detect_cb() - de-register data stall callback
  12645. * @soc_hdl: Datapath soc handle
  12646. * @pdev_id: id of data path pdev handle
  12647. * @data_stall_detect_callback: data stall callback function
  12648. *
  12649. * Return: QDF_STATUS Enumeration
  12650. */
  12651. static
  12652. QDF_STATUS dp_deregister_data_stall_detect_cb(
  12653. struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  12654. data_stall_detect_cb data_stall_detect_callback)
  12655. {
  12656. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12657. struct dp_pdev *pdev;
  12658. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12659. if (!pdev) {
  12660. dp_err("pdev NULL!");
  12661. return QDF_STATUS_E_INVAL;
  12662. }
  12663. pdev->data_stall_detect_callback = NULL;
  12664. return QDF_STATUS_SUCCESS;
  12665. }
  12666. /**
  12667. * dp_txrx_post_data_stall_event() - post data stall event
  12668. * @soc_hdl: Datapath soc handle
  12669. * @indicator: Module triggering data stall
  12670. * @data_stall_type: data stall event type
  12671. * @pdev_id: pdev id
  12672. * @vdev_id_bitmap: vdev id bitmap
  12673. * @recovery_type: data stall recovery type
  12674. *
  12675. * Return: None
  12676. */
  12677. static void
  12678. dp_txrx_post_data_stall_event(struct cdp_soc_t *soc_hdl,
  12679. enum data_stall_log_event_indicator indicator,
  12680. enum data_stall_log_event_type data_stall_type,
  12681. uint32_t pdev_id, uint32_t vdev_id_bitmap,
  12682. enum data_stall_log_recovery_type recovery_type)
  12683. {
  12684. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12685. struct data_stall_event_info data_stall_info;
  12686. struct dp_pdev *pdev;
  12687. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12688. if (!pdev) {
  12689. dp_err("pdev NULL!");
  12690. return;
  12691. }
  12692. if (!pdev->data_stall_detect_callback) {
  12693. dp_err("data stall cb not registered!");
  12694. return;
  12695. }
  12696. dp_info("data_stall_type: %x pdev_id: %d",
  12697. data_stall_type, pdev_id);
  12698. data_stall_info.indicator = indicator;
  12699. data_stall_info.data_stall_type = data_stall_type;
  12700. data_stall_info.vdev_id_bitmap = vdev_id_bitmap;
  12701. data_stall_info.pdev_id = pdev_id;
  12702. data_stall_info.recovery_type = recovery_type;
  12703. pdev->data_stall_detect_callback(&data_stall_info);
  12704. }
  12705. #endif /* WLAN_SUPPORT_DATA_STALL */
  12706. #ifdef WLAN_FEATURE_STATS_EXT
  12707. /* rx hw stats event wait timeout in ms */
  12708. #define DP_REO_STATUS_STATS_TIMEOUT 850
  12709. /**
  12710. * dp_txrx_ext_stats_request - request dp txrx extended stats request
  12711. * @soc_hdl: soc handle
  12712. * @pdev_id: pdev id
  12713. * @req: stats request
  12714. *
  12715. * Return: QDF_STATUS
  12716. */
  12717. static QDF_STATUS
  12718. dp_txrx_ext_stats_request(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  12719. struct cdp_txrx_ext_stats *req)
  12720. {
  12721. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  12722. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12723. int i = 0;
  12724. int tcl_ring_full = 0;
  12725. if (!pdev) {
  12726. dp_err("pdev is null");
  12727. return QDF_STATUS_E_INVAL;
  12728. }
  12729. dp_aggregate_pdev_stats(pdev);
  12730. for(i = 0 ; i < MAX_TCL_DATA_RINGS; i++)
  12731. tcl_ring_full += soc->stats.tx.tcl_ring_full[i];
  12732. req->tx_msdu_enqueue = pdev->stats.tx_i.processed.num;
  12733. req->tx_msdu_overflow = tcl_ring_full;
  12734. req->rx_mpdu_received = soc->ext_stats.rx_mpdu_received;
  12735. req->rx_mpdu_delivered = soc->ext_stats.rx_mpdu_received;
  12736. req->rx_mpdu_missed = pdev->stats.err.reo_error;
  12737. /* only count error source from RXDMA */
  12738. req->rx_mpdu_error = pdev->stats.err.rxdma_error;
  12739. dp_info("ext stats: tx_msdu_enq = %u, tx_msdu_overflow = %u, "
  12740. "tx_mpdu_recieve = %u, rx_mpdu_delivered = %u, "
  12741. "rx_mpdu_missed = %u, rx_mpdu_error = %u",
  12742. req->tx_msdu_enqueue,
  12743. req->tx_msdu_overflow,
  12744. req->rx_mpdu_received,
  12745. req->rx_mpdu_delivered,
  12746. req->rx_mpdu_missed,
  12747. req->rx_mpdu_error);
  12748. return QDF_STATUS_SUCCESS;
  12749. }
  12750. /**
  12751. * dp_rx_hw_stats_cb - request rx hw stats response callback
  12752. * @soc: soc handle
  12753. * @cb_ctxt: callback context
  12754. * @reo_status: reo command response status
  12755. *
  12756. * Return: None
  12757. */
  12758. static void dp_rx_hw_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  12759. union hal_reo_status *reo_status)
  12760. {
  12761. struct dp_req_rx_hw_stats_t *rx_hw_stats = cb_ctxt;
  12762. struct hal_reo_queue_status *queue_status = &reo_status->queue_status;
  12763. bool is_query_timeout;
  12764. qdf_spin_lock_bh(&soc->rx_hw_stats_lock);
  12765. is_query_timeout = rx_hw_stats->is_query_timeout;
  12766. /* free the cb_ctxt if all pending tid stats query is received */
  12767. if (qdf_atomic_dec_and_test(&rx_hw_stats->pending_tid_stats_cnt)) {
  12768. if (!is_query_timeout) {
  12769. qdf_event_set(&soc->rx_hw_stats_event);
  12770. soc->is_last_stats_ctx_init = false;
  12771. }
  12772. qdf_mem_free(rx_hw_stats);
  12773. }
  12774. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  12775. dp_info("REO stats failure %d",
  12776. queue_status->header.status);
  12777. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  12778. return;
  12779. }
  12780. if (!is_query_timeout) {
  12781. soc->ext_stats.rx_mpdu_received +=
  12782. queue_status->mpdu_frms_cnt;
  12783. soc->ext_stats.rx_mpdu_missed +=
  12784. queue_status->hole_cnt;
  12785. }
  12786. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  12787. }
  12788. /**
  12789. * dp_request_rx_hw_stats - request rx hardware stats
  12790. * @soc_hdl: soc handle
  12791. * @vdev_id: vdev id
  12792. *
  12793. * Return: None
  12794. */
  12795. static QDF_STATUS
  12796. dp_request_rx_hw_stats(struct cdp_soc_t *soc_hdl, uint8_t vdev_id)
  12797. {
  12798. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  12799. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  12800. DP_MOD_ID_CDP);
  12801. struct dp_peer *peer = NULL;
  12802. QDF_STATUS status;
  12803. struct dp_req_rx_hw_stats_t *rx_hw_stats;
  12804. int rx_stats_sent_cnt = 0;
  12805. uint32_t last_rx_mpdu_received;
  12806. uint32_t last_rx_mpdu_missed;
  12807. if (!vdev) {
  12808. dp_err("vdev is null for vdev_id: %u", vdev_id);
  12809. status = QDF_STATUS_E_INVAL;
  12810. goto out;
  12811. }
  12812. peer = dp_vdev_bss_peer_ref_n_get(soc, vdev, DP_MOD_ID_CDP);
  12813. if (!peer) {
  12814. dp_err("Peer is NULL");
  12815. status = QDF_STATUS_E_INVAL;
  12816. goto out;
  12817. }
  12818. rx_hw_stats = qdf_mem_malloc(sizeof(*rx_hw_stats));
  12819. if (!rx_hw_stats) {
  12820. dp_err("malloc failed for hw stats structure");
  12821. status = QDF_STATUS_E_INVAL;
  12822. goto out;
  12823. }
  12824. qdf_event_reset(&soc->rx_hw_stats_event);
  12825. qdf_spin_lock_bh(&soc->rx_hw_stats_lock);
  12826. /* save the last soc cumulative stats and reset it to 0 */
  12827. last_rx_mpdu_received = soc->ext_stats.rx_mpdu_received;
  12828. last_rx_mpdu_missed = soc->ext_stats.rx_mpdu_missed;
  12829. soc->ext_stats.rx_mpdu_received = 0;
  12830. dp_debug("HW stats query start");
  12831. rx_stats_sent_cnt =
  12832. dp_peer_rxtid_stats(peer, dp_rx_hw_stats_cb, rx_hw_stats);
  12833. if (!rx_stats_sent_cnt) {
  12834. dp_err("no tid stats sent successfully");
  12835. qdf_mem_free(rx_hw_stats);
  12836. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  12837. status = QDF_STATUS_E_INVAL;
  12838. goto out;
  12839. }
  12840. qdf_atomic_set(&rx_hw_stats->pending_tid_stats_cnt,
  12841. rx_stats_sent_cnt);
  12842. rx_hw_stats->is_query_timeout = false;
  12843. soc->is_last_stats_ctx_init = true;
  12844. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  12845. status = qdf_wait_single_event(&soc->rx_hw_stats_event,
  12846. DP_REO_STATUS_STATS_TIMEOUT);
  12847. dp_debug("HW stats query end with %d", rx_stats_sent_cnt);
  12848. qdf_spin_lock_bh(&soc->rx_hw_stats_lock);
  12849. if (status != QDF_STATUS_SUCCESS) {
  12850. dp_info("partial rx hw stats event collected with %d",
  12851. qdf_atomic_read(
  12852. &rx_hw_stats->pending_tid_stats_cnt));
  12853. if (soc->is_last_stats_ctx_init)
  12854. rx_hw_stats->is_query_timeout = true;
  12855. /**
  12856. * If query timeout happened, use the last saved stats
  12857. * for this time query.
  12858. */
  12859. soc->ext_stats.rx_mpdu_received = last_rx_mpdu_received;
  12860. soc->ext_stats.rx_mpdu_missed = last_rx_mpdu_missed;
  12861. DP_STATS_INC(soc, rx.rx_hw_stats_timeout, 1);
  12862. }
  12863. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  12864. out:
  12865. if (peer)
  12866. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  12867. if (vdev)
  12868. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12869. DP_STATS_INC(soc, rx.rx_hw_stats_requested, 1);
  12870. return status;
  12871. }
  12872. /**
  12873. * dp_reset_rx_hw_ext_stats - Reset rx hardware ext stats
  12874. * @soc_hdl: soc handle
  12875. *
  12876. * Return: None
  12877. */
  12878. static
  12879. void dp_reset_rx_hw_ext_stats(struct cdp_soc_t *soc_hdl)
  12880. {
  12881. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  12882. soc->ext_stats.rx_mpdu_received = 0;
  12883. soc->ext_stats.rx_mpdu_missed = 0;
  12884. }
  12885. #endif /* WLAN_FEATURE_STATS_EXT */
  12886. static
  12887. uint32_t dp_get_tx_rings_grp_bitmap(struct cdp_soc_t *soc_hdl)
  12888. {
  12889. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  12890. return soc->wlan_cfg_ctx->tx_rings_grp_bitmap;
  12891. }
  12892. #ifdef WLAN_FEATURE_MARK_FIRST_WAKEUP_PACKET
  12893. /**
  12894. * dp_mark_first_wakeup_packet() - set flag to indicate that
  12895. * fw is compatible for marking first packet after wow wakeup
  12896. * @soc_hdl: Datapath soc handle
  12897. * @pdev_id: id of data path pdev handle
  12898. * @value: 1 for enabled/ 0 for disabled
  12899. *
  12900. * Return: None
  12901. */
  12902. static void dp_mark_first_wakeup_packet(struct cdp_soc_t *soc_hdl,
  12903. uint8_t pdev_id, uint8_t value)
  12904. {
  12905. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12906. struct dp_pdev *pdev;
  12907. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12908. if (!pdev) {
  12909. dp_err("pdev is NULL");
  12910. return;
  12911. }
  12912. pdev->is_first_wakeup_packet = value;
  12913. }
  12914. #endif
  12915. #ifdef WLAN_FEATURE_PEER_TXQ_FLUSH_CONF
  12916. /**
  12917. * dp_set_peer_txq_flush_config() - Set the peer txq flush configuration
  12918. * @soc_hdl: Opaque handle to the DP soc object
  12919. * @vdev_id: VDEV identifier
  12920. * @mac: MAC address of the peer
  12921. * @ac: access category mask
  12922. * @tid: TID mask
  12923. * @policy: Flush policy
  12924. *
  12925. * Return: 0 on success, errno on failure
  12926. */
  12927. static int dp_set_peer_txq_flush_config(struct cdp_soc_t *soc_hdl,
  12928. uint8_t vdev_id, uint8_t *mac,
  12929. uint8_t ac, uint32_t tid,
  12930. enum cdp_peer_txq_flush_policy policy)
  12931. {
  12932. struct dp_soc *soc;
  12933. if (!soc_hdl) {
  12934. dp_err("soc is null");
  12935. return -EINVAL;
  12936. }
  12937. soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12938. return target_if_peer_txq_flush_config(soc->ctrl_psoc, vdev_id,
  12939. mac, ac, tid, policy);
  12940. }
  12941. #endif
  12942. #ifdef CONNECTIVITY_PKTLOG
  12943. /**
  12944. * dp_register_packetdump_callback() - registers
  12945. * tx data packet, tx mgmt. packet and rx data packet
  12946. * dump callback handler.
  12947. *
  12948. * @soc_hdl: Datapath soc handle
  12949. * @pdev_id: id of data path pdev handle
  12950. * @dp_tx_packetdump_cb: tx packetdump cb
  12951. * @dp_rx_packetdump_cb: rx packetdump cb
  12952. *
  12953. * This function is used to register tx data pkt, tx mgmt.
  12954. * pkt and rx data pkt dump callback
  12955. *
  12956. * Return: None
  12957. *
  12958. */
  12959. static inline
  12960. void dp_register_packetdump_callback(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  12961. ol_txrx_pktdump_cb dp_tx_packetdump_cb,
  12962. ol_txrx_pktdump_cb dp_rx_packetdump_cb)
  12963. {
  12964. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12965. struct dp_pdev *pdev;
  12966. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12967. if (!pdev) {
  12968. dp_err("pdev is NULL!");
  12969. return;
  12970. }
  12971. pdev->dp_tx_packetdump_cb = dp_tx_packetdump_cb;
  12972. pdev->dp_rx_packetdump_cb = dp_rx_packetdump_cb;
  12973. }
  12974. /**
  12975. * dp_deregister_packetdump_callback() - deregidters
  12976. * tx data packet, tx mgmt. packet and rx data packet
  12977. * dump callback handler
  12978. * @soc_hdl: Datapath soc handle
  12979. * @pdev_id: id of data path pdev handle
  12980. *
  12981. * This function is used to deregidter tx data pkt.,
  12982. * tx mgmt. pkt and rx data pkt. dump callback
  12983. *
  12984. * Return: None
  12985. *
  12986. */
  12987. static inline
  12988. void dp_deregister_packetdump_callback(struct cdp_soc_t *soc_hdl,
  12989. uint8_t pdev_id)
  12990. {
  12991. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12992. struct dp_pdev *pdev;
  12993. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12994. if (!pdev) {
  12995. dp_err("pdev is NULL!");
  12996. return;
  12997. }
  12998. pdev->dp_tx_packetdump_cb = NULL;
  12999. pdev->dp_rx_packetdump_cb = NULL;
  13000. }
  13001. #endif
  13002. #ifdef FEATURE_RX_LINKSPEED_ROAM_TRIGGER
  13003. /**
  13004. * dp_set_bus_vote_lvl_high() - Take a vote on bus bandwidth from dp
  13005. * @soc_hdl: Datapath soc handle
  13006. * @high: whether the bus bw is high or not
  13007. *
  13008. * Return: void
  13009. */
  13010. static void
  13011. dp_set_bus_vote_lvl_high(ol_txrx_soc_handle soc_hdl, bool high)
  13012. {
  13013. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13014. soc->high_throughput = high;
  13015. }
  13016. /**
  13017. * dp_get_bus_vote_lvl_high() - get bus bandwidth vote to dp
  13018. * @soc_hdl: Datapath soc handle
  13019. *
  13020. * Return: bool
  13021. */
  13022. static bool
  13023. dp_get_bus_vote_lvl_high(ol_txrx_soc_handle soc_hdl)
  13024. {
  13025. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13026. return soc->high_throughput;
  13027. }
  13028. #endif
  13029. #ifdef DP_PEER_EXTENDED_API
  13030. static struct cdp_misc_ops dp_ops_misc = {
  13031. #ifdef FEATURE_WLAN_TDLS
  13032. .tx_non_std = dp_tx_non_std,
  13033. #endif /* FEATURE_WLAN_TDLS */
  13034. .get_opmode = dp_get_opmode,
  13035. #ifdef FEATURE_RUNTIME_PM
  13036. .runtime_suspend = dp_runtime_suspend,
  13037. .runtime_resume = dp_runtime_resume,
  13038. #endif /* FEATURE_RUNTIME_PM */
  13039. .get_num_rx_contexts = dp_get_num_rx_contexts,
  13040. .get_tx_ack_stats = dp_tx_get_success_ack_stats,
  13041. #ifdef WLAN_SUPPORT_DATA_STALL
  13042. .txrx_data_stall_cb_register = dp_register_data_stall_detect_cb,
  13043. .txrx_data_stall_cb_deregister = dp_deregister_data_stall_detect_cb,
  13044. .txrx_post_data_stall_event = dp_txrx_post_data_stall_event,
  13045. #endif
  13046. #ifdef WLAN_FEATURE_STATS_EXT
  13047. .txrx_ext_stats_request = dp_txrx_ext_stats_request,
  13048. .request_rx_hw_stats = dp_request_rx_hw_stats,
  13049. .reset_rx_hw_ext_stats = dp_reset_rx_hw_ext_stats,
  13050. #endif /* WLAN_FEATURE_STATS_EXT */
  13051. .vdev_inform_ll_conn = dp_vdev_inform_ll_conn,
  13052. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  13053. .set_swlm_enable = dp_soc_set_swlm_enable,
  13054. .is_swlm_enabled = dp_soc_is_swlm_enabled,
  13055. #endif
  13056. .display_txrx_hw_info = dp_display_srng_info,
  13057. .get_tx_rings_grp_bitmap = dp_get_tx_rings_grp_bitmap,
  13058. #ifdef WLAN_FEATURE_MARK_FIRST_WAKEUP_PACKET
  13059. .mark_first_wakeup_packet = dp_mark_first_wakeup_packet,
  13060. #endif
  13061. #ifdef WLAN_FEATURE_PEER_TXQ_FLUSH_CONF
  13062. .set_peer_txq_flush_config = dp_set_peer_txq_flush_config,
  13063. #endif
  13064. #ifdef CONNECTIVITY_PKTLOG
  13065. .register_pktdump_cb = dp_register_packetdump_callback,
  13066. .unregister_pktdump_cb = dp_deregister_packetdump_callback,
  13067. #endif
  13068. #ifdef FEATURE_RX_LINKSPEED_ROAM_TRIGGER
  13069. .set_bus_vote_lvl_high = dp_set_bus_vote_lvl_high,
  13070. .get_bus_vote_lvl_high = dp_get_bus_vote_lvl_high,
  13071. #endif
  13072. };
  13073. #endif
  13074. #ifdef DP_FLOW_CTL
  13075. static struct cdp_flowctl_ops dp_ops_flowctl = {
  13076. /* WIFI 3.0 DP implement as required. */
  13077. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  13078. .flow_pool_map_handler = dp_tx_flow_pool_map,
  13079. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  13080. .register_pause_cb = dp_txrx_register_pause_cb,
  13081. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  13082. .tx_desc_thresh_reached = dp_tx_desc_thresh_reached,
  13083. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  13084. };
  13085. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  13086. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  13087. };
  13088. #endif
  13089. #ifdef IPA_OFFLOAD
  13090. static struct cdp_ipa_ops dp_ops_ipa = {
  13091. .ipa_get_resource = dp_ipa_get_resource,
  13092. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  13093. .ipa_iounmap_doorbell_vaddr = dp_ipa_iounmap_doorbell_vaddr,
  13094. .ipa_op_response = dp_ipa_op_response,
  13095. .ipa_register_op_cb = dp_ipa_register_op_cb,
  13096. .ipa_deregister_op_cb = dp_ipa_deregister_op_cb,
  13097. .ipa_get_stat = dp_ipa_get_stat,
  13098. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  13099. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  13100. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  13101. .ipa_setup = dp_ipa_setup,
  13102. .ipa_cleanup = dp_ipa_cleanup,
  13103. .ipa_setup_iface = dp_ipa_setup_iface,
  13104. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  13105. .ipa_enable_pipes = dp_ipa_enable_pipes,
  13106. .ipa_disable_pipes = dp_ipa_disable_pipes,
  13107. .ipa_set_perf_level = dp_ipa_set_perf_level,
  13108. .ipa_rx_intrabss_fwd = dp_ipa_rx_intrabss_fwd,
  13109. .ipa_tx_buf_smmu_mapping = dp_ipa_tx_buf_smmu_mapping,
  13110. .ipa_tx_buf_smmu_unmapping = dp_ipa_tx_buf_smmu_unmapping,
  13111. #ifdef QCA_ENHANCED_STATS_SUPPORT
  13112. .ipa_update_peer_rx_stats = dp_ipa_update_peer_rx_stats,
  13113. #endif
  13114. #ifdef IPA_WDS_EASYMESH_FEATURE
  13115. .ipa_ast_create = dp_ipa_ast_create,
  13116. #endif
  13117. };
  13118. #endif
  13119. #ifdef DP_POWER_SAVE
  13120. static QDF_STATUS dp_bus_suspend(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  13121. {
  13122. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13123. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13124. int timeout = SUSPEND_DRAIN_WAIT;
  13125. int drain_wait_delay = 50; /* 50 ms */
  13126. int32_t tx_pending;
  13127. if (qdf_unlikely(!pdev)) {
  13128. dp_err("pdev is NULL");
  13129. return QDF_STATUS_E_INVAL;
  13130. }
  13131. /* Abort if there are any pending TX packets */
  13132. while ((tx_pending = dp_get_tx_pending((struct cdp_pdev *)pdev))) {
  13133. qdf_sleep(drain_wait_delay);
  13134. if (timeout <= 0) {
  13135. dp_info("TX frames are pending %d, abort suspend",
  13136. tx_pending);
  13137. dp_find_missing_tx_comp(soc);
  13138. return QDF_STATUS_E_TIMEOUT;
  13139. }
  13140. timeout = timeout - drain_wait_delay;
  13141. }
  13142. if (soc->intr_mode == DP_INTR_POLL)
  13143. qdf_timer_stop(&soc->int_timer);
  13144. /* Stop monitor reap timer and reap any pending frames in ring */
  13145. dp_monitor_reap_timer_suspend(soc);
  13146. dp_suspend_fse_cache_flush(soc);
  13147. dp_rx_fst_update_pm_suspend_status(soc, true);
  13148. return QDF_STATUS_SUCCESS;
  13149. }
  13150. static QDF_STATUS dp_bus_resume(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  13151. {
  13152. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13153. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13154. uint8_t i;
  13155. if (qdf_unlikely(!pdev)) {
  13156. dp_err("pdev is NULL");
  13157. return QDF_STATUS_E_INVAL;
  13158. }
  13159. if (soc->intr_mode == DP_INTR_POLL)
  13160. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  13161. /* Start monitor reap timer */
  13162. dp_monitor_reap_timer_start(soc, CDP_MON_REAP_SOURCE_ANY);
  13163. dp_resume_fse_cache_flush(soc);
  13164. for (i = 0; i < soc->num_tcl_data_rings; i++)
  13165. dp_flush_ring_hptp(soc, soc->tcl_data_ring[i].hal_srng);
  13166. dp_rx_fst_update_pm_suspend_status(soc, false);
  13167. dp_rx_fst_requeue_wq(soc);
  13168. return QDF_STATUS_SUCCESS;
  13169. }
  13170. /**
  13171. * dp_process_wow_ack_rsp() - process wow ack response
  13172. * @soc_hdl: datapath soc handle
  13173. * @pdev_id: data path pdev handle id
  13174. *
  13175. * Return: none
  13176. */
  13177. static void dp_process_wow_ack_rsp(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  13178. {
  13179. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13180. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13181. if (qdf_unlikely(!pdev)) {
  13182. dp_err("pdev is NULL");
  13183. return;
  13184. }
  13185. /*
  13186. * As part of wow enable FW disables the mon status ring and in wow ack
  13187. * response from FW reap mon status ring to make sure no packets pending
  13188. * in the ring.
  13189. */
  13190. dp_monitor_reap_timer_suspend(soc);
  13191. }
  13192. /**
  13193. * dp_process_target_suspend_req() - process target suspend request
  13194. * @soc_hdl: datapath soc handle
  13195. * @pdev_id: data path pdev handle id
  13196. *
  13197. * Return: none
  13198. */
  13199. static void dp_process_target_suspend_req(struct cdp_soc_t *soc_hdl,
  13200. uint8_t pdev_id)
  13201. {
  13202. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13203. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13204. if (qdf_unlikely(!pdev)) {
  13205. dp_err("pdev is NULL");
  13206. return;
  13207. }
  13208. /* Stop monitor reap timer and reap any pending frames in ring */
  13209. dp_monitor_reap_timer_suspend(soc);
  13210. }
  13211. static struct cdp_bus_ops dp_ops_bus = {
  13212. .bus_suspend = dp_bus_suspend,
  13213. .bus_resume = dp_bus_resume,
  13214. .process_wow_ack_rsp = dp_process_wow_ack_rsp,
  13215. .process_target_suspend_req = dp_process_target_suspend_req
  13216. };
  13217. #endif
  13218. #ifdef DP_FLOW_CTL
  13219. static struct cdp_throttle_ops dp_ops_throttle = {
  13220. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  13221. };
  13222. static struct cdp_cfg_ops dp_ops_cfg = {
  13223. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  13224. };
  13225. #endif
  13226. #ifdef DP_PEER_EXTENDED_API
  13227. static struct cdp_ocb_ops dp_ops_ocb = {
  13228. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  13229. };
  13230. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  13231. .clear_stats = dp_txrx_clear_dump_stats,
  13232. };
  13233. static struct cdp_peer_ops dp_ops_peer = {
  13234. .register_peer = dp_register_peer,
  13235. .clear_peer = dp_clear_peer,
  13236. .find_peer_exist = dp_find_peer_exist,
  13237. .find_peer_exist_on_vdev = dp_find_peer_exist_on_vdev,
  13238. .find_peer_exist_on_other_vdev = dp_find_peer_exist_on_other_vdev,
  13239. .peer_state_update = dp_peer_state_update,
  13240. .get_vdevid = dp_get_vdevid,
  13241. .get_vdev_by_peer_addr = dp_get_vdev_by_peer_addr,
  13242. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  13243. .get_peer_state = dp_get_peer_state,
  13244. .peer_flush_frags = dp_peer_flush_frags,
  13245. .set_peer_as_tdls_peer = dp_set_peer_as_tdls_peer,
  13246. };
  13247. #endif
  13248. static void dp_soc_txrx_ops_attach(struct dp_soc *soc)
  13249. {
  13250. soc->cdp_soc.ops->cmn_drv_ops = &dp_ops_cmn;
  13251. soc->cdp_soc.ops->ctrl_ops = &dp_ops_ctrl;
  13252. soc->cdp_soc.ops->me_ops = &dp_ops_me;
  13253. soc->cdp_soc.ops->host_stats_ops = &dp_ops_host_stats;
  13254. soc->cdp_soc.ops->wds_ops = &dp_ops_wds;
  13255. soc->cdp_soc.ops->raw_ops = &dp_ops_raw;
  13256. #ifdef PEER_FLOW_CONTROL
  13257. soc->cdp_soc.ops->pflow_ops = &dp_ops_pflow;
  13258. #endif /* PEER_FLOW_CONTROL */
  13259. #ifdef DP_PEER_EXTENDED_API
  13260. soc->cdp_soc.ops->misc_ops = &dp_ops_misc;
  13261. soc->cdp_soc.ops->ocb_ops = &dp_ops_ocb;
  13262. soc->cdp_soc.ops->peer_ops = &dp_ops_peer;
  13263. soc->cdp_soc.ops->mob_stats_ops = &dp_ops_mob_stats;
  13264. #endif
  13265. #ifdef DP_FLOW_CTL
  13266. soc->cdp_soc.ops->cfg_ops = &dp_ops_cfg;
  13267. soc->cdp_soc.ops->flowctl_ops = &dp_ops_flowctl;
  13268. soc->cdp_soc.ops->l_flowctl_ops = &dp_ops_l_flowctl;
  13269. soc->cdp_soc.ops->throttle_ops = &dp_ops_throttle;
  13270. #endif
  13271. #ifdef IPA_OFFLOAD
  13272. soc->cdp_soc.ops->ipa_ops = &dp_ops_ipa;
  13273. #endif
  13274. #ifdef DP_POWER_SAVE
  13275. soc->cdp_soc.ops->bus_ops = &dp_ops_bus;
  13276. #endif
  13277. #if defined(WLAN_CFR_ENABLE) && defined(WLAN_ENH_CFR_ENABLE)
  13278. soc->cdp_soc.ops->cfr_ops = &dp_ops_cfr;
  13279. #endif
  13280. #ifdef WLAN_SUPPORT_MSCS
  13281. soc->cdp_soc.ops->mscs_ops = &dp_ops_mscs;
  13282. #endif
  13283. #ifdef WLAN_SUPPORT_MESH_LATENCY
  13284. soc->cdp_soc.ops->mesh_latency_ops = &dp_ops_mesh_latency;
  13285. #endif
  13286. #ifdef CONFIG_SAWF_DEF_QUEUES
  13287. soc->cdp_soc.ops->sawf_ops = &dp_ops_sawf;
  13288. #endif
  13289. #ifdef WLAN_SUPPORT_SCS
  13290. soc->cdp_soc.ops->scs_ops = &dp_ops_scs;
  13291. #endif
  13292. };
  13293. /*
  13294. * dp_soc_set_txrx_ring_map()
  13295. * @dp_soc: DP handler for soc
  13296. *
  13297. * Return: Void
  13298. */
  13299. void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  13300. {
  13301. uint32_t i;
  13302. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  13303. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  13304. }
  13305. }
  13306. qdf_export_symbol(dp_soc_set_txrx_ring_map);
  13307. #if defined(QCA_WIFI_QCA8074) || defined(QCA_WIFI_QCA6018) || \
  13308. defined(QCA_WIFI_QCA5018) || defined(QCA_WIFI_QCA9574) || \
  13309. defined(QCA_WIFI_QCA5332)
  13310. /**
  13311. * dp_soc_attach_wifi3() - Attach txrx SOC
  13312. * @ctrl_psoc: Opaque SOC handle from control plane
  13313. * @params: SOC attach params
  13314. *
  13315. * Return: DP SOC handle on success, NULL on failure
  13316. */
  13317. struct cdp_soc_t *
  13318. dp_soc_attach_wifi3(struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  13319. struct cdp_soc_attach_params *params)
  13320. {
  13321. struct dp_soc *dp_soc = NULL;
  13322. dp_soc = dp_soc_attach(ctrl_psoc, params);
  13323. return dp_soc_to_cdp_soc_t(dp_soc);
  13324. }
  13325. static inline void dp_soc_set_def_pdev(struct dp_soc *soc)
  13326. {
  13327. int lmac_id;
  13328. for (lmac_id = 0; lmac_id < MAX_NUM_LMAC_HW; lmac_id++) {
  13329. /*Set default host PDEV ID for lmac_id*/
  13330. wlan_cfg_set_pdev_idx(soc->wlan_cfg_ctx,
  13331. INVALID_PDEV_ID, lmac_id);
  13332. }
  13333. }
  13334. static uint32_t
  13335. dp_get_link_desc_id_start(uint16_t arch_id)
  13336. {
  13337. switch (arch_id) {
  13338. case CDP_ARCH_TYPE_LI:
  13339. return LINK_DESC_ID_START_21_BITS_COOKIE;
  13340. case CDP_ARCH_TYPE_BE:
  13341. return LINK_DESC_ID_START_20_BITS_COOKIE;
  13342. default:
  13343. dp_err("unknown arch_id 0x%x", arch_id);
  13344. QDF_BUG(0);
  13345. return LINK_DESC_ID_START_21_BITS_COOKIE;
  13346. }
  13347. }
  13348. /**
  13349. * dp_soc_attach() - Attach txrx SOC
  13350. * @ctrl_psoc: Opaque SOC handle from control plane
  13351. * @params: SOC attach params
  13352. *
  13353. * Return: DP SOC handle on success, NULL on failure
  13354. */
  13355. static struct dp_soc *
  13356. dp_soc_attach(struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  13357. struct cdp_soc_attach_params *params)
  13358. {
  13359. int int_ctx;
  13360. struct dp_soc *soc = NULL;
  13361. uint16_t arch_id;
  13362. struct hif_opaque_softc *hif_handle = params->hif_handle;
  13363. qdf_device_t qdf_osdev = params->qdf_osdev;
  13364. struct ol_if_ops *ol_ops = params->ol_ops;
  13365. uint16_t device_id = params->device_id;
  13366. if (!hif_handle) {
  13367. dp_err("HIF handle is NULL");
  13368. goto fail0;
  13369. }
  13370. arch_id = cdp_get_arch_type_from_devid(device_id);
  13371. soc = qdf_mem_malloc(dp_get_soc_context_size(device_id));
  13372. if (!soc) {
  13373. dp_err("DP SOC memory allocation failed");
  13374. goto fail0;
  13375. }
  13376. dp_info("soc memory allocated %pK", soc);
  13377. soc->hif_handle = hif_handle;
  13378. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  13379. if (!soc->hal_soc)
  13380. goto fail1;
  13381. hif_get_cmem_info(soc->hif_handle,
  13382. &soc->cmem_base,
  13383. &soc->cmem_total_size);
  13384. soc->cmem_avail_size = soc->cmem_total_size;
  13385. int_ctx = 0;
  13386. soc->device_id = device_id;
  13387. soc->cdp_soc.ops =
  13388. (struct cdp_ops *)qdf_mem_malloc(sizeof(struct cdp_ops));
  13389. if (!soc->cdp_soc.ops)
  13390. goto fail1;
  13391. dp_soc_txrx_ops_attach(soc);
  13392. soc->cdp_soc.ol_ops = ol_ops;
  13393. soc->ctrl_psoc = ctrl_psoc;
  13394. soc->osdev = qdf_osdev;
  13395. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  13396. hal_rx_get_tlv_size(soc->hal_soc, &soc->rx_pkt_tlv_size,
  13397. &soc->rx_mon_pkt_tlv_size);
  13398. soc->idle_link_bm_id = hal_get_idle_link_bm_id(soc->hal_soc,
  13399. params->mlo_chip_id);
  13400. soc->features.dmac_cmn_src_rxbuf_ring_enabled =
  13401. hal_dmac_cmn_src_rxbuf_ring_get(soc->hal_soc);
  13402. soc->arch_id = arch_id;
  13403. soc->link_desc_id_start =
  13404. dp_get_link_desc_id_start(soc->arch_id);
  13405. dp_configure_arch_ops(soc);
  13406. /* Reset wbm sg list and flags */
  13407. dp_rx_wbm_sg_list_reset(soc);
  13408. dp_soc_tx_hw_desc_history_attach(soc);
  13409. dp_soc_rx_history_attach(soc);
  13410. dp_soc_mon_status_ring_history_attach(soc);
  13411. dp_soc_tx_history_attach(soc);
  13412. wlan_set_srng_cfg(&soc->wlan_srng_cfg);
  13413. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  13414. if (!soc->wlan_cfg_ctx) {
  13415. dp_err("wlan_cfg_ctx failed\n");
  13416. goto fail2;
  13417. }
  13418. dp_soc_cfg_attach(soc);
  13419. if (dp_hw_link_desc_pool_banks_alloc(soc, WLAN_INVALID_PDEV_ID)) {
  13420. dp_err("failed to allocate link desc pool banks");
  13421. goto fail3;
  13422. }
  13423. if (dp_hw_link_desc_ring_alloc(soc)) {
  13424. dp_err("failed to allocate link_desc_ring");
  13425. goto fail4;
  13426. }
  13427. if (!QDF_IS_STATUS_SUCCESS(soc->arch_ops.txrx_soc_attach(soc,
  13428. params))) {
  13429. dp_err("unable to do target specific attach");
  13430. goto fail5;
  13431. }
  13432. if (dp_soc_srng_alloc(soc)) {
  13433. dp_err("failed to allocate soc srng rings");
  13434. goto fail6;
  13435. }
  13436. if (dp_soc_tx_desc_sw_pools_alloc(soc)) {
  13437. dp_err("dp_soc_tx_desc_sw_pools_alloc failed");
  13438. goto fail7;
  13439. }
  13440. if (!dp_monitor_modularized_enable()) {
  13441. if (dp_mon_soc_attach_wrapper(soc)) {
  13442. dp_err("failed to attach monitor");
  13443. goto fail8;
  13444. }
  13445. }
  13446. if (dp_sysfs_initialize_stats(soc) != QDF_STATUS_SUCCESS) {
  13447. dp_err("failed to initialize dp stats sysfs file");
  13448. dp_sysfs_deinitialize_stats(soc);
  13449. }
  13450. dp_soc_swlm_attach(soc);
  13451. dp_soc_set_interrupt_mode(soc);
  13452. dp_soc_set_def_pdev(soc);
  13453. dp_info("Mem stats: DMA = %u HEAP = %u SKB = %u",
  13454. qdf_dma_mem_stats_read(),
  13455. qdf_heap_mem_stats_read(),
  13456. qdf_skb_total_mem_stats_read());
  13457. return soc;
  13458. fail8:
  13459. dp_soc_tx_desc_sw_pools_free(soc);
  13460. fail7:
  13461. dp_soc_srng_free(soc);
  13462. fail6:
  13463. soc->arch_ops.txrx_soc_detach(soc);
  13464. fail5:
  13465. dp_hw_link_desc_ring_free(soc);
  13466. fail4:
  13467. dp_hw_link_desc_pool_banks_free(soc, WLAN_INVALID_PDEV_ID);
  13468. fail3:
  13469. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  13470. fail2:
  13471. qdf_mem_free(soc->cdp_soc.ops);
  13472. fail1:
  13473. qdf_mem_free(soc);
  13474. fail0:
  13475. return NULL;
  13476. }
  13477. /**
  13478. * dp_soc_init() - Initialize txrx SOC
  13479. * @dp_soc: Opaque DP SOC handle
  13480. * @htc_handle: Opaque HTC handle
  13481. * @hif_handle: Opaque HIF handle
  13482. *
  13483. * Return: DP SOC handle on success, NULL on failure
  13484. */
  13485. void *dp_soc_init(struct dp_soc *soc, HTC_HANDLE htc_handle,
  13486. struct hif_opaque_softc *hif_handle)
  13487. {
  13488. struct htt_soc *htt_soc = (struct htt_soc *)soc->htt_handle;
  13489. bool is_monitor_mode = false;
  13490. uint8_t i;
  13491. int num_dp_msi;
  13492. wlan_minidump_log(soc, sizeof(*soc), soc->ctrl_psoc,
  13493. WLAN_MD_DP_SOC, "dp_soc");
  13494. soc->hif_handle = hif_handle;
  13495. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  13496. if (!soc->hal_soc)
  13497. goto fail0;
  13498. if (!QDF_IS_STATUS_SUCCESS(soc->arch_ops.txrx_soc_init(soc))) {
  13499. dp_err("unable to do target specific init");
  13500. goto fail0;
  13501. }
  13502. htt_soc = htt_soc_attach(soc, htc_handle);
  13503. if (!htt_soc)
  13504. goto fail1;
  13505. soc->htt_handle = htt_soc;
  13506. if (htt_soc_htc_prealloc(htt_soc) != QDF_STATUS_SUCCESS)
  13507. goto fail2;
  13508. htt_set_htc_handle(htt_soc, htc_handle);
  13509. dp_soc_cfg_init(soc);
  13510. dp_monitor_soc_cfg_init(soc);
  13511. /* Reset/Initialize wbm sg list and flags */
  13512. dp_rx_wbm_sg_list_reset(soc);
  13513. /* Note: Any SRNG ring initialization should happen only after
  13514. * Interrupt mode is set and followed by filling up the
  13515. * interrupt mask. IT SHOULD ALWAYS BE IN THIS ORDER.
  13516. */
  13517. dp_soc_set_interrupt_mode(soc);
  13518. if (soc->cdp_soc.ol_ops->get_con_mode &&
  13519. soc->cdp_soc.ol_ops->get_con_mode() ==
  13520. QDF_GLOBAL_MONITOR_MODE) {
  13521. is_monitor_mode = true;
  13522. soc->curr_rx_pkt_tlv_size = soc->rx_mon_pkt_tlv_size;
  13523. } else {
  13524. soc->curr_rx_pkt_tlv_size = soc->rx_pkt_tlv_size;
  13525. }
  13526. num_dp_msi = dp_get_num_msi_available(soc, soc->intr_mode);
  13527. if (num_dp_msi < 0) {
  13528. dp_init_err("%pK: dp_interrupt assignment failed", soc);
  13529. goto fail3;
  13530. }
  13531. wlan_cfg_fill_interrupt_mask(soc->wlan_cfg_ctx, num_dp_msi,
  13532. soc->intr_mode, is_monitor_mode);
  13533. /* initialize WBM_IDLE_LINK ring */
  13534. if (dp_hw_link_desc_ring_init(soc)) {
  13535. dp_init_err("%pK: dp_hw_link_desc_ring_init failed", soc);
  13536. goto fail3;
  13537. }
  13538. dp_link_desc_ring_replenish(soc, WLAN_INVALID_PDEV_ID);
  13539. if (dp_soc_srng_init(soc)) {
  13540. dp_init_err("%pK: dp_soc_srng_init failed", soc);
  13541. goto fail4;
  13542. }
  13543. if (htt_soc_initialize(soc->htt_handle, soc->ctrl_psoc,
  13544. htt_get_htc_handle(htt_soc),
  13545. soc->hal_soc, soc->osdev) == NULL)
  13546. goto fail5;
  13547. /* Initialize descriptors in TCL Rings */
  13548. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  13549. hal_tx_init_data_ring(soc->hal_soc,
  13550. soc->tcl_data_ring[i].hal_srng);
  13551. }
  13552. if (dp_soc_tx_desc_sw_pools_init(soc)) {
  13553. dp_init_err("%pK: dp_tx_soc_attach failed", soc);
  13554. goto fail6;
  13555. }
  13556. if (soc->arch_ops.txrx_soc_ppeds_start) {
  13557. if (soc->arch_ops.txrx_soc_ppeds_start(soc)) {
  13558. dp_init_err("%pK: ppeds start failed", soc);
  13559. goto fail7;
  13560. }
  13561. }
  13562. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  13563. cfg_get(soc->ctrl_psoc, CFG_DP_RX_HASH));
  13564. soc->cce_disable = false;
  13565. soc->max_ast_ageout_count = MAX_AST_AGEOUT_COUNT;
  13566. soc->sta_mode_search_policy = DP_TX_ADDR_SEARCH_ADDR_POLICY;
  13567. qdf_mem_zero(&soc->vdev_id_map, sizeof(soc->vdev_id_map));
  13568. qdf_spinlock_create(&soc->vdev_map_lock);
  13569. qdf_atomic_init(&soc->num_tx_outstanding);
  13570. qdf_atomic_init(&soc->num_tx_exception);
  13571. soc->num_tx_allowed =
  13572. wlan_cfg_get_dp_soc_tx_device_limit(soc->wlan_cfg_ctx);
  13573. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  13574. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  13575. CDP_CFG_MAX_PEER_ID);
  13576. if (ret != -EINVAL)
  13577. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  13578. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  13579. CDP_CFG_CCE_DISABLE);
  13580. if (ret == 1)
  13581. soc->cce_disable = true;
  13582. }
  13583. /*
  13584. * Skip registering hw ring interrupts for WMAC2 on IPQ6018
  13585. * and IPQ5018 WMAC2 is not there in these platforms.
  13586. */
  13587. if (hal_get_target_type(soc->hal_soc) == TARGET_TYPE_QCA6018 ||
  13588. soc->disable_mac2_intr)
  13589. dp_soc_disable_unused_mac_intr_mask(soc, 0x2);
  13590. /*
  13591. * Skip registering hw ring interrupts for WMAC1 on IPQ5018
  13592. * WMAC1 is not there in this platform.
  13593. */
  13594. if (soc->disable_mac1_intr)
  13595. dp_soc_disable_unused_mac_intr_mask(soc, 0x1);
  13596. /* setup the global rx defrag waitlist */
  13597. TAILQ_INIT(&soc->rx.defrag.waitlist);
  13598. soc->rx.defrag.timeout_ms =
  13599. wlan_cfg_get_rx_defrag_min_timeout(soc->wlan_cfg_ctx);
  13600. soc->rx.defrag.next_flush_ms = 0;
  13601. soc->rx.flags.defrag_timeout_check =
  13602. wlan_cfg_get_defrag_timeout_check(soc->wlan_cfg_ctx);
  13603. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  13604. dp_monitor_soc_init(soc);
  13605. qdf_atomic_set(&soc->cmn_init_done, 1);
  13606. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  13607. qdf_spinlock_create(&soc->ast_lock);
  13608. dp_peer_mec_spinlock_create(soc);
  13609. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  13610. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  13611. INIT_RX_HW_STATS_LOCK(soc);
  13612. qdf_nbuf_queue_init(&soc->invalid_buf_queue);
  13613. /* fill the tx/rx cpu ring map*/
  13614. dp_soc_set_txrx_ring_map(soc);
  13615. TAILQ_INIT(&soc->inactive_peer_list);
  13616. qdf_spinlock_create(&soc->inactive_peer_list_lock);
  13617. TAILQ_INIT(&soc->inactive_vdev_list);
  13618. qdf_spinlock_create(&soc->inactive_vdev_list_lock);
  13619. qdf_spinlock_create(&soc->htt_stats.lock);
  13620. /* initialize work queue for stats processing */
  13621. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  13622. dp_reo_desc_deferred_freelist_create(soc);
  13623. dp_info("Mem stats: DMA = %u HEAP = %u SKB = %u",
  13624. qdf_dma_mem_stats_read(),
  13625. qdf_heap_mem_stats_read(),
  13626. qdf_skb_total_mem_stats_read());
  13627. soc->vdev_stats_id_map = 0;
  13628. return soc;
  13629. fail7:
  13630. dp_soc_tx_desc_sw_pools_deinit(soc);
  13631. fail6:
  13632. htt_soc_htc_dealloc(soc->htt_handle);
  13633. fail5:
  13634. dp_soc_srng_deinit(soc);
  13635. fail4:
  13636. dp_hw_link_desc_ring_deinit(soc);
  13637. fail3:
  13638. htt_htc_pkt_pool_free(htt_soc);
  13639. fail2:
  13640. htt_soc_detach(htt_soc);
  13641. fail1:
  13642. soc->arch_ops.txrx_soc_deinit(soc);
  13643. fail0:
  13644. return NULL;
  13645. }
  13646. /**
  13647. * dp_soc_init_wifi3() - Initialize txrx SOC
  13648. * @soc: Opaque DP SOC handle
  13649. * @ctrl_psoc: Opaque SOC handle from control plane(Unused)
  13650. * @hif_handle: Opaque HIF handle
  13651. * @htc_handle: Opaque HTC handle
  13652. * @qdf_osdev: QDF device (Unused)
  13653. * @ol_ops: Offload Operations (Unused)
  13654. * @device_id: Device ID (Unused)
  13655. *
  13656. * Return: DP SOC handle on success, NULL on failure
  13657. */
  13658. void *dp_soc_init_wifi3(struct cdp_soc_t *soc,
  13659. struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  13660. struct hif_opaque_softc *hif_handle,
  13661. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  13662. struct ol_if_ops *ol_ops, uint16_t device_id)
  13663. {
  13664. return dp_soc_init((struct dp_soc *)soc, htc_handle, hif_handle);
  13665. }
  13666. #endif
  13667. /*
  13668. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  13669. *
  13670. * @soc: handle to DP soc
  13671. * @mac_id: MAC id
  13672. *
  13673. * Return: Return pdev corresponding to MAC
  13674. */
  13675. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  13676. {
  13677. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  13678. return (mac_id < MAX_PDEV_CNT) ? soc->pdev_list[mac_id] : NULL;
  13679. /* Typically for MCL as there only 1 PDEV*/
  13680. return soc->pdev_list[0];
  13681. }
  13682. void dp_update_num_mac_rings_for_dbs(struct dp_soc *soc,
  13683. int *max_mac_rings)
  13684. {
  13685. bool dbs_enable = false;
  13686. if (soc->cdp_soc.ol_ops->is_hw_dbs_capable)
  13687. dbs_enable = soc->cdp_soc.ol_ops->
  13688. is_hw_dbs_capable((void *)soc->ctrl_psoc);
  13689. *max_mac_rings = dbs_enable ? (*max_mac_rings) : 1;
  13690. dp_info("dbs_enable %d, max_mac_rings %d",
  13691. dbs_enable, *max_mac_rings);
  13692. }
  13693. qdf_export_symbol(dp_update_num_mac_rings_for_dbs);
  13694. #if defined(WLAN_CFR_ENABLE) && defined(WLAN_ENH_CFR_ENABLE)
  13695. /**
  13696. * dp_get_cfr_rcc() - get cfr rcc config
  13697. * @soc_hdl: Datapath soc handle
  13698. * @pdev_id: id of objmgr pdev
  13699. *
  13700. * Return: true/false based on cfr mode setting
  13701. */
  13702. static
  13703. bool dp_get_cfr_rcc(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  13704. {
  13705. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13706. struct dp_pdev *pdev = NULL;
  13707. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13708. if (!pdev) {
  13709. dp_err("pdev is NULL");
  13710. return false;
  13711. }
  13712. return pdev->cfr_rcc_mode;
  13713. }
  13714. /**
  13715. * dp_set_cfr_rcc() - enable/disable cfr rcc config
  13716. * @soc_hdl: Datapath soc handle
  13717. * @pdev_id: id of objmgr pdev
  13718. * @enable: Enable/Disable cfr rcc mode
  13719. *
  13720. * Return: none
  13721. */
  13722. static
  13723. void dp_set_cfr_rcc(struct cdp_soc_t *soc_hdl, uint8_t pdev_id, bool enable)
  13724. {
  13725. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13726. struct dp_pdev *pdev = NULL;
  13727. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13728. if (!pdev) {
  13729. dp_err("pdev is NULL");
  13730. return;
  13731. }
  13732. pdev->cfr_rcc_mode = enable;
  13733. }
  13734. /*
  13735. * dp_get_cfr_dbg_stats - Get the debug statistics for CFR
  13736. * @soc_hdl: Datapath soc handle
  13737. * @pdev_id: id of data path pdev handle
  13738. * @cfr_rcc_stats: CFR RCC debug statistics buffer
  13739. *
  13740. * Return: none
  13741. */
  13742. static inline void
  13743. dp_get_cfr_dbg_stats(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  13744. struct cdp_cfr_rcc_stats *cfr_rcc_stats)
  13745. {
  13746. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13747. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13748. if (!pdev) {
  13749. dp_err("Invalid pdev");
  13750. return;
  13751. }
  13752. qdf_mem_copy(cfr_rcc_stats, &pdev->stats.rcc,
  13753. sizeof(struct cdp_cfr_rcc_stats));
  13754. }
  13755. /*
  13756. * dp_clear_cfr_dbg_stats - Clear debug statistics for CFR
  13757. * @soc_hdl: Datapath soc handle
  13758. * @pdev_id: id of data path pdev handle
  13759. *
  13760. * Return: none
  13761. */
  13762. static void dp_clear_cfr_dbg_stats(struct cdp_soc_t *soc_hdl,
  13763. uint8_t pdev_id)
  13764. {
  13765. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13766. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13767. if (!pdev) {
  13768. dp_err("dp pdev is NULL");
  13769. return;
  13770. }
  13771. qdf_mem_zero(&pdev->stats.rcc, sizeof(pdev->stats.rcc));
  13772. }
  13773. #endif
  13774. /**
  13775. * dp_bucket_index() - Return index from array
  13776. *
  13777. * @delay: delay measured
  13778. * @array: array used to index corresponding delay
  13779. * @delay_in_us: flag to indicate whether the delay in ms or us
  13780. *
  13781. * Return: index
  13782. */
  13783. static uint8_t
  13784. dp_bucket_index(uint32_t delay, uint16_t *array, bool delay_in_us)
  13785. {
  13786. uint8_t i = CDP_DELAY_BUCKET_0;
  13787. uint32_t thr_low, thr_high;
  13788. for (; i < CDP_DELAY_BUCKET_MAX - 1; i++) {
  13789. thr_low = array[i];
  13790. thr_high = array[i + 1];
  13791. if (delay_in_us) {
  13792. thr_low = thr_low * USEC_PER_MSEC;
  13793. thr_high = thr_high * USEC_PER_MSEC;
  13794. }
  13795. if (delay >= thr_low && delay <= thr_high)
  13796. return i;
  13797. }
  13798. return (CDP_DELAY_BUCKET_MAX - 1);
  13799. }
  13800. #ifdef HW_TX_DELAY_STATS_ENABLE
  13801. /*
  13802. * cdp_fw_to_hw_delay_range
  13803. * Fw to hw delay ranges in milliseconds
  13804. */
  13805. static uint16_t cdp_fw_to_hw_delay[CDP_DELAY_BUCKET_MAX] = {
  13806. 0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 250, 500};
  13807. #else
  13808. static uint16_t cdp_fw_to_hw_delay[CDP_DELAY_BUCKET_MAX] = {
  13809. 0, 2, 4, 6, 8, 10, 20, 30, 40, 50, 100, 250, 500};
  13810. #endif
  13811. /*
  13812. * cdp_sw_enq_delay_range
  13813. * Software enqueue delay ranges in milliseconds
  13814. */
  13815. static uint16_t cdp_sw_enq_delay[CDP_DELAY_BUCKET_MAX] = {
  13816. 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12};
  13817. /*
  13818. * cdp_intfrm_delay_range
  13819. * Interframe delay ranges in milliseconds
  13820. */
  13821. static uint16_t cdp_intfrm_delay[CDP_DELAY_BUCKET_MAX] = {
  13822. 0, 5, 10, 15, 20, 25, 30, 35, 40, 45, 50, 55, 60};
  13823. /**
  13824. * dp_fill_delay_buckets() - Fill delay statistics bucket for each
  13825. * type of delay
  13826. * @tstats: tid tx stats
  13827. * @rstats: tid rx stats
  13828. * @delay: delay in ms
  13829. * @tid: tid value
  13830. * @mode: type of tx delay mode
  13831. * @ring_id: ring number
  13832. * @delay_in_us: flag to indicate whether the delay in ms or us
  13833. *
  13834. * Return: pointer to cdp_delay_stats structure
  13835. */
  13836. static struct cdp_delay_stats *
  13837. dp_fill_delay_buckets(struct cdp_tid_tx_stats *tstats,
  13838. struct cdp_tid_rx_stats *rstats, uint32_t delay,
  13839. uint8_t tid, uint8_t mode, uint8_t ring_id,
  13840. bool delay_in_us)
  13841. {
  13842. uint8_t delay_index = 0;
  13843. struct cdp_delay_stats *stats = NULL;
  13844. /*
  13845. * Update delay stats in proper bucket
  13846. */
  13847. switch (mode) {
  13848. /* Software Enqueue delay ranges */
  13849. case CDP_DELAY_STATS_SW_ENQ:
  13850. if (!tstats)
  13851. break;
  13852. delay_index = dp_bucket_index(delay, cdp_sw_enq_delay,
  13853. delay_in_us);
  13854. tstats->swq_delay.delay_bucket[delay_index]++;
  13855. stats = &tstats->swq_delay;
  13856. break;
  13857. /* Tx Completion delay ranges */
  13858. case CDP_DELAY_STATS_FW_HW_TRANSMIT:
  13859. if (!tstats)
  13860. break;
  13861. delay_index = dp_bucket_index(delay, cdp_fw_to_hw_delay,
  13862. delay_in_us);
  13863. tstats->hwtx_delay.delay_bucket[delay_index]++;
  13864. stats = &tstats->hwtx_delay;
  13865. break;
  13866. /* Interframe tx delay ranges */
  13867. case CDP_DELAY_STATS_TX_INTERFRAME:
  13868. if (!tstats)
  13869. break;
  13870. delay_index = dp_bucket_index(delay, cdp_intfrm_delay,
  13871. delay_in_us);
  13872. tstats->intfrm_delay.delay_bucket[delay_index]++;
  13873. stats = &tstats->intfrm_delay;
  13874. break;
  13875. /* Interframe rx delay ranges */
  13876. case CDP_DELAY_STATS_RX_INTERFRAME:
  13877. if (!rstats)
  13878. break;
  13879. delay_index = dp_bucket_index(delay, cdp_intfrm_delay,
  13880. delay_in_us);
  13881. rstats->intfrm_delay.delay_bucket[delay_index]++;
  13882. stats = &rstats->intfrm_delay;
  13883. break;
  13884. /* Ring reap to indication to network stack */
  13885. case CDP_DELAY_STATS_REAP_STACK:
  13886. if (!rstats)
  13887. break;
  13888. delay_index = dp_bucket_index(delay, cdp_intfrm_delay,
  13889. delay_in_us);
  13890. rstats->to_stack_delay.delay_bucket[delay_index]++;
  13891. stats = &rstats->to_stack_delay;
  13892. break;
  13893. default:
  13894. dp_debug("Incorrect delay mode: %d", mode);
  13895. }
  13896. return stats;
  13897. }
  13898. void dp_update_delay_stats(struct cdp_tid_tx_stats *tstats,
  13899. struct cdp_tid_rx_stats *rstats, uint32_t delay,
  13900. uint8_t tid, uint8_t mode, uint8_t ring_id,
  13901. bool delay_in_us)
  13902. {
  13903. struct cdp_delay_stats *dstats = NULL;
  13904. /*
  13905. * Delay ranges are different for different delay modes
  13906. * Get the correct index to update delay bucket
  13907. */
  13908. dstats = dp_fill_delay_buckets(tstats, rstats, delay, tid, mode,
  13909. ring_id, delay_in_us);
  13910. if (qdf_unlikely(!dstats))
  13911. return;
  13912. if (delay != 0) {
  13913. /*
  13914. * Compute minimum,average and maximum
  13915. * delay
  13916. */
  13917. if (delay < dstats->min_delay)
  13918. dstats->min_delay = delay;
  13919. if (delay > dstats->max_delay)
  13920. dstats->max_delay = delay;
  13921. /*
  13922. * Average over delay measured till now
  13923. */
  13924. if (!dstats->avg_delay)
  13925. dstats->avg_delay = delay;
  13926. else
  13927. dstats->avg_delay = ((delay + dstats->avg_delay) >> 1);
  13928. }
  13929. }
  13930. /**
  13931. * dp_get_peer_mac_list(): function to get peer mac list of vdev
  13932. * @soc: Datapath soc handle
  13933. * @vdev_id: vdev id
  13934. * @newmac: Table of the clients mac
  13935. * @mac_cnt: No. of MACs required
  13936. * @limit: Limit the number of clients
  13937. *
  13938. * return: no of clients
  13939. */
  13940. uint16_t dp_get_peer_mac_list(ol_txrx_soc_handle soc, uint8_t vdev_id,
  13941. u_int8_t newmac[][QDF_MAC_ADDR_SIZE],
  13942. u_int16_t mac_cnt, bool limit)
  13943. {
  13944. struct dp_soc *dp_soc = (struct dp_soc *)soc;
  13945. struct dp_vdev *vdev =
  13946. dp_vdev_get_ref_by_id(dp_soc, vdev_id, DP_MOD_ID_CDP);
  13947. struct dp_peer *peer;
  13948. uint16_t new_mac_cnt = 0;
  13949. if (!vdev)
  13950. return new_mac_cnt;
  13951. if (limit && (vdev->num_peers > mac_cnt))
  13952. return 0;
  13953. qdf_spin_lock_bh(&vdev->peer_list_lock);
  13954. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  13955. if (peer->bss_peer)
  13956. continue;
  13957. if (new_mac_cnt < mac_cnt) {
  13958. WLAN_ADDR_COPY(newmac[new_mac_cnt], peer->mac_addr.raw);
  13959. new_mac_cnt++;
  13960. }
  13961. }
  13962. qdf_spin_unlock_bh(&vdev->peer_list_lock);
  13963. dp_vdev_unref_delete(dp_soc, vdev, DP_MOD_ID_CDP);
  13964. return new_mac_cnt;
  13965. }
  13966. uint16_t dp_get_peer_id(ol_txrx_soc_handle soc, uint8_t vdev_id, uint8_t *mac)
  13967. {
  13968. struct dp_peer *peer = dp_peer_find_hash_find((struct dp_soc *)soc,
  13969. mac, 0, vdev_id,
  13970. DP_MOD_ID_CDP);
  13971. uint16_t peer_id = HTT_INVALID_PEER;
  13972. if (!peer) {
  13973. dp_cdp_debug("%pK: Peer is NULL!\n", (struct dp_soc *)soc);
  13974. return peer_id;
  13975. }
  13976. peer_id = peer->peer_id;
  13977. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  13978. return peer_id;
  13979. }
  13980. #ifdef QCA_SUPPORT_WDS_EXTENDED
  13981. QDF_STATUS dp_wds_ext_set_peer_rx(ol_txrx_soc_handle soc,
  13982. uint8_t vdev_id,
  13983. uint8_t *mac,
  13984. ol_txrx_rx_fp rx,
  13985. ol_osif_peer_handle osif_peer)
  13986. {
  13987. struct dp_txrx_peer *txrx_peer = NULL;
  13988. struct dp_peer *peer = dp_peer_find_hash_find((struct dp_soc *)soc,
  13989. mac, 0, vdev_id,
  13990. DP_MOD_ID_CDP);
  13991. QDF_STATUS status = QDF_STATUS_E_INVAL;
  13992. if (!peer) {
  13993. dp_cdp_debug("%pK: Peer is NULL!\n", (struct dp_soc *)soc);
  13994. return status;
  13995. }
  13996. txrx_peer = dp_get_txrx_peer(peer);
  13997. if (!txrx_peer) {
  13998. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  13999. return status;
  14000. }
  14001. if (rx) {
  14002. if (txrx_peer->osif_rx) {
  14003. status = QDF_STATUS_E_ALREADY;
  14004. } else {
  14005. txrx_peer->osif_rx = rx;
  14006. status = QDF_STATUS_SUCCESS;
  14007. }
  14008. } else {
  14009. if (txrx_peer->osif_rx) {
  14010. txrx_peer->osif_rx = NULL;
  14011. status = QDF_STATUS_SUCCESS;
  14012. } else {
  14013. status = QDF_STATUS_E_ALREADY;
  14014. }
  14015. }
  14016. txrx_peer->wds_ext.osif_peer = osif_peer;
  14017. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  14018. return status;
  14019. }
  14020. #endif /* QCA_SUPPORT_WDS_EXTENDED */
  14021. /**
  14022. * dp_pdev_srng_deinit() - de-initialize all pdev srng ring including
  14023. * monitor rings
  14024. * @pdev: Datapath pdev handle
  14025. *
  14026. */
  14027. static void dp_pdev_srng_deinit(struct dp_pdev *pdev)
  14028. {
  14029. struct dp_soc *soc = pdev->soc;
  14030. uint8_t i;
  14031. if (!soc->features.dmac_cmn_src_rxbuf_ring_enabled)
  14032. dp_srng_deinit(soc, &soc->rx_refill_buf_ring[pdev->lmac_id],
  14033. RXDMA_BUF,
  14034. pdev->lmac_id);
  14035. if (!soc->rxdma2sw_rings_not_supported) {
  14036. for (i = 0;
  14037. i < soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev; i++) {
  14038. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, i,
  14039. pdev->pdev_id);
  14040. wlan_minidump_remove(soc->rxdma_err_dst_ring[lmac_id].
  14041. base_vaddr_unaligned,
  14042. soc->rxdma_err_dst_ring[lmac_id].
  14043. alloc_size,
  14044. soc->ctrl_psoc,
  14045. WLAN_MD_DP_SRNG_RXDMA_ERR_DST,
  14046. "rxdma_err_dst");
  14047. dp_srng_deinit(soc, &soc->rxdma_err_dst_ring[lmac_id],
  14048. RXDMA_DST, lmac_id);
  14049. }
  14050. }
  14051. }
  14052. /**
  14053. * dp_pdev_srng_init() - initialize all pdev srng rings including
  14054. * monitor rings
  14055. * @pdev: Datapath pdev handle
  14056. *
  14057. * return: QDF_STATUS_SUCCESS on success
  14058. * QDF_STATUS_E_NOMEM on failure
  14059. */
  14060. static QDF_STATUS dp_pdev_srng_init(struct dp_pdev *pdev)
  14061. {
  14062. struct dp_soc *soc = pdev->soc;
  14063. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14064. uint32_t i;
  14065. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14066. if (!soc->features.dmac_cmn_src_rxbuf_ring_enabled) {
  14067. if (dp_srng_init(soc, &soc->rx_refill_buf_ring[pdev->lmac_id],
  14068. RXDMA_BUF, 0, pdev->lmac_id)) {
  14069. dp_init_err("%pK: dp_srng_init failed rx refill ring",
  14070. soc);
  14071. goto fail1;
  14072. }
  14073. }
  14074. /* LMAC RxDMA to SW Rings configuration */
  14075. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx))
  14076. /* Only valid for MCL */
  14077. pdev = soc->pdev_list[0];
  14078. if (!soc->rxdma2sw_rings_not_supported) {
  14079. for (i = 0;
  14080. i < soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev; i++) {
  14081. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, i,
  14082. pdev->pdev_id);
  14083. struct dp_srng *srng =
  14084. &soc->rxdma_err_dst_ring[lmac_id];
  14085. if (srng->hal_srng)
  14086. continue;
  14087. if (dp_srng_init(soc, srng, RXDMA_DST, 0, lmac_id)) {
  14088. dp_init_err("%pK:" RNG_ERR "rxdma_err_dst_ring",
  14089. soc);
  14090. goto fail1;
  14091. }
  14092. wlan_minidump_log(soc->rxdma_err_dst_ring[lmac_id].
  14093. base_vaddr_unaligned,
  14094. soc->rxdma_err_dst_ring[lmac_id].
  14095. alloc_size,
  14096. soc->ctrl_psoc,
  14097. WLAN_MD_DP_SRNG_RXDMA_ERR_DST,
  14098. "rxdma_err_dst");
  14099. }
  14100. }
  14101. return QDF_STATUS_SUCCESS;
  14102. fail1:
  14103. dp_pdev_srng_deinit(pdev);
  14104. return QDF_STATUS_E_NOMEM;
  14105. }
  14106. /**
  14107. * dp_pdev_srng_free() - free all pdev srng rings including monitor rings
  14108. * pdev: Datapath pdev handle
  14109. *
  14110. */
  14111. static void dp_pdev_srng_free(struct dp_pdev *pdev)
  14112. {
  14113. struct dp_soc *soc = pdev->soc;
  14114. uint8_t i;
  14115. if (!soc->features.dmac_cmn_src_rxbuf_ring_enabled)
  14116. dp_srng_free(soc, &soc->rx_refill_buf_ring[pdev->lmac_id]);
  14117. if (!soc->rxdma2sw_rings_not_supported) {
  14118. for (i = 0;
  14119. i < soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev; i++) {
  14120. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, i,
  14121. pdev->pdev_id);
  14122. dp_srng_free(soc, &soc->rxdma_err_dst_ring[lmac_id]);
  14123. }
  14124. }
  14125. }
  14126. /**
  14127. * dp_pdev_srng_alloc() - allocate memory for all pdev srng rings including
  14128. * monitor rings
  14129. * pdev: Datapath pdev handle
  14130. *
  14131. * return: QDF_STATUS_SUCCESS on success
  14132. * QDF_STATUS_E_NOMEM on failure
  14133. */
  14134. static QDF_STATUS dp_pdev_srng_alloc(struct dp_pdev *pdev)
  14135. {
  14136. struct dp_soc *soc = pdev->soc;
  14137. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14138. uint32_t ring_size;
  14139. uint32_t i;
  14140. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14141. ring_size = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  14142. if (!soc->features.dmac_cmn_src_rxbuf_ring_enabled) {
  14143. if (dp_srng_alloc(soc, &soc->rx_refill_buf_ring[pdev->lmac_id],
  14144. RXDMA_BUF, ring_size, 0)) {
  14145. dp_init_err("%pK: dp_srng_alloc failed rx refill ring",
  14146. soc);
  14147. goto fail1;
  14148. }
  14149. }
  14150. ring_size = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  14151. /* LMAC RxDMA to SW Rings configuration */
  14152. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx))
  14153. /* Only valid for MCL */
  14154. pdev = soc->pdev_list[0];
  14155. if (!soc->rxdma2sw_rings_not_supported) {
  14156. for (i = 0;
  14157. i < soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev; i++) {
  14158. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, i,
  14159. pdev->pdev_id);
  14160. struct dp_srng *srng =
  14161. &soc->rxdma_err_dst_ring[lmac_id];
  14162. if (srng->base_vaddr_unaligned)
  14163. continue;
  14164. if (dp_srng_alloc(soc, srng, RXDMA_DST, ring_size, 0)) {
  14165. dp_init_err("%pK:" RNG_ERR "rxdma_err_dst_ring",
  14166. soc);
  14167. goto fail1;
  14168. }
  14169. }
  14170. }
  14171. return QDF_STATUS_SUCCESS;
  14172. fail1:
  14173. dp_pdev_srng_free(pdev);
  14174. return QDF_STATUS_E_NOMEM;
  14175. }
  14176. #ifndef WLAN_DP_DISABLE_TCL_CMD_CRED_SRNG
  14177. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_init(struct dp_soc *soc)
  14178. {
  14179. QDF_STATUS status;
  14180. if (soc->init_tcl_cmd_cred_ring) {
  14181. status = dp_srng_init(soc, &soc->tcl_cmd_credit_ring,
  14182. TCL_CMD_CREDIT, 0, 0);
  14183. if (QDF_IS_STATUS_ERROR(status))
  14184. return status;
  14185. wlan_minidump_log(soc->tcl_cmd_credit_ring.base_vaddr_unaligned,
  14186. soc->tcl_cmd_credit_ring.alloc_size,
  14187. soc->ctrl_psoc,
  14188. WLAN_MD_DP_SRNG_TCL_CMD,
  14189. "wbm_desc_rel_ring");
  14190. }
  14191. return QDF_STATUS_SUCCESS;
  14192. }
  14193. static inline void dp_soc_tcl_cmd_cred_srng_deinit(struct dp_soc *soc)
  14194. {
  14195. if (soc->init_tcl_cmd_cred_ring) {
  14196. wlan_minidump_remove(soc->tcl_cmd_credit_ring.base_vaddr_unaligned,
  14197. soc->tcl_cmd_credit_ring.alloc_size,
  14198. soc->ctrl_psoc, WLAN_MD_DP_SRNG_TCL_CMD,
  14199. "wbm_desc_rel_ring");
  14200. dp_srng_deinit(soc, &soc->tcl_cmd_credit_ring,
  14201. TCL_CMD_CREDIT, 0);
  14202. }
  14203. }
  14204. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_alloc(struct dp_soc *soc)
  14205. {
  14206. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx = soc->wlan_cfg_ctx;
  14207. uint32_t entries;
  14208. QDF_STATUS status;
  14209. entries = wlan_cfg_get_dp_soc_tcl_cmd_credit_ring_size(soc_cfg_ctx);
  14210. if (soc->init_tcl_cmd_cred_ring) {
  14211. status = dp_srng_alloc(soc, &soc->tcl_cmd_credit_ring,
  14212. TCL_CMD_CREDIT, entries, 0);
  14213. if (QDF_IS_STATUS_ERROR(status))
  14214. return status;
  14215. }
  14216. return QDF_STATUS_SUCCESS;
  14217. }
  14218. static inline void dp_soc_tcl_cmd_cred_srng_free(struct dp_soc *soc)
  14219. {
  14220. if (soc->init_tcl_cmd_cred_ring)
  14221. dp_srng_free(soc, &soc->tcl_cmd_credit_ring);
  14222. }
  14223. static inline void dp_tx_init_cmd_credit_ring(struct dp_soc *soc)
  14224. {
  14225. if (soc->init_tcl_cmd_cred_ring)
  14226. hal_tx_init_cmd_credit_ring(soc->hal_soc,
  14227. soc->tcl_cmd_credit_ring.hal_srng);
  14228. }
  14229. #else
  14230. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_init(struct dp_soc *soc)
  14231. {
  14232. return QDF_STATUS_SUCCESS;
  14233. }
  14234. static inline void dp_soc_tcl_cmd_cred_srng_deinit(struct dp_soc *soc)
  14235. {
  14236. }
  14237. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_alloc(struct dp_soc *soc)
  14238. {
  14239. return QDF_STATUS_SUCCESS;
  14240. }
  14241. static inline void dp_soc_tcl_cmd_cred_srng_free(struct dp_soc *soc)
  14242. {
  14243. }
  14244. static inline void dp_tx_init_cmd_credit_ring(struct dp_soc *soc)
  14245. {
  14246. }
  14247. #endif
  14248. #ifndef WLAN_DP_DISABLE_TCL_STATUS_SRNG
  14249. static inline QDF_STATUS dp_soc_tcl_status_srng_init(struct dp_soc *soc)
  14250. {
  14251. QDF_STATUS status;
  14252. status = dp_srng_init(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0);
  14253. if (QDF_IS_STATUS_ERROR(status))
  14254. return status;
  14255. wlan_minidump_log(soc->tcl_status_ring.base_vaddr_unaligned,
  14256. soc->tcl_status_ring.alloc_size,
  14257. soc->ctrl_psoc,
  14258. WLAN_MD_DP_SRNG_TCL_STATUS,
  14259. "wbm_desc_rel_ring");
  14260. return QDF_STATUS_SUCCESS;
  14261. }
  14262. static inline void dp_soc_tcl_status_srng_deinit(struct dp_soc *soc)
  14263. {
  14264. wlan_minidump_remove(soc->tcl_status_ring.base_vaddr_unaligned,
  14265. soc->tcl_status_ring.alloc_size,
  14266. soc->ctrl_psoc, WLAN_MD_DP_SRNG_TCL_STATUS,
  14267. "wbm_desc_rel_ring");
  14268. dp_srng_deinit(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  14269. }
  14270. static inline QDF_STATUS dp_soc_tcl_status_srng_alloc(struct dp_soc *soc)
  14271. {
  14272. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx = soc->wlan_cfg_ctx;
  14273. uint32_t entries;
  14274. QDF_STATUS status = QDF_STATUS_SUCCESS;
  14275. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  14276. status = dp_srng_alloc(soc, &soc->tcl_status_ring,
  14277. TCL_STATUS, entries, 0);
  14278. return status;
  14279. }
  14280. static inline void dp_soc_tcl_status_srng_free(struct dp_soc *soc)
  14281. {
  14282. dp_srng_free(soc, &soc->tcl_status_ring);
  14283. }
  14284. #else
  14285. static inline QDF_STATUS dp_soc_tcl_status_srng_init(struct dp_soc *soc)
  14286. {
  14287. return QDF_STATUS_SUCCESS;
  14288. }
  14289. static inline void dp_soc_tcl_status_srng_deinit(struct dp_soc *soc)
  14290. {
  14291. }
  14292. static inline QDF_STATUS dp_soc_tcl_status_srng_alloc(struct dp_soc *soc)
  14293. {
  14294. return QDF_STATUS_SUCCESS;
  14295. }
  14296. static inline void dp_soc_tcl_status_srng_free(struct dp_soc *soc)
  14297. {
  14298. }
  14299. #endif
  14300. /**
  14301. * dp_soc_srng_deinit() - de-initialize soc srng rings
  14302. * @soc: Datapath soc handle
  14303. *
  14304. */
  14305. static void dp_soc_srng_deinit(struct dp_soc *soc)
  14306. {
  14307. uint32_t i;
  14308. if (soc->arch_ops.txrx_soc_srng_deinit)
  14309. soc->arch_ops.txrx_soc_srng_deinit(soc);
  14310. /* Free the ring memories */
  14311. /* Common rings */
  14312. wlan_minidump_remove(soc->wbm_desc_rel_ring.base_vaddr_unaligned,
  14313. soc->wbm_desc_rel_ring.alloc_size,
  14314. soc->ctrl_psoc, WLAN_MD_DP_SRNG_WBM_DESC_REL,
  14315. "wbm_desc_rel_ring");
  14316. dp_srng_deinit(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  14317. /* Tx data rings */
  14318. for (i = 0; i < soc->num_tcl_data_rings; i++)
  14319. dp_deinit_tx_pair_by_index(soc, i);
  14320. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14321. dp_deinit_tx_pair_by_index(soc, IPA_TCL_DATA_RING_IDX);
  14322. dp_ipa_deinit_alt_tx_ring(soc);
  14323. }
  14324. /* TCL command and status rings */
  14325. dp_soc_tcl_cmd_cred_srng_deinit(soc);
  14326. dp_soc_tcl_status_srng_deinit(soc);
  14327. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  14328. /* TODO: Get number of rings and ring sizes
  14329. * from wlan_cfg
  14330. */
  14331. wlan_minidump_remove(soc->reo_dest_ring[i].base_vaddr_unaligned,
  14332. soc->reo_dest_ring[i].alloc_size,
  14333. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_DEST,
  14334. "reo_dest_ring");
  14335. dp_srng_deinit(soc, &soc->reo_dest_ring[i], REO_DST, i);
  14336. }
  14337. /* REO reinjection ring */
  14338. wlan_minidump_remove(soc->reo_reinject_ring.base_vaddr_unaligned,
  14339. soc->reo_reinject_ring.alloc_size,
  14340. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_REINJECT,
  14341. "reo_reinject_ring");
  14342. dp_srng_deinit(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  14343. /* Rx release ring */
  14344. wlan_minidump_remove(soc->rx_rel_ring.base_vaddr_unaligned,
  14345. soc->rx_rel_ring.alloc_size,
  14346. soc->ctrl_psoc, WLAN_MD_DP_SRNG_RX_REL,
  14347. "reo_release_ring");
  14348. dp_srng_deinit(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  14349. /* Rx exception ring */
  14350. /* TODO: Better to store ring_type and ring_num in
  14351. * dp_srng during setup
  14352. */
  14353. wlan_minidump_remove(soc->reo_exception_ring.base_vaddr_unaligned,
  14354. soc->reo_exception_ring.alloc_size,
  14355. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_EXCEPTION,
  14356. "reo_exception_ring");
  14357. dp_srng_deinit(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  14358. /* REO command and status rings */
  14359. wlan_minidump_remove(soc->reo_cmd_ring.base_vaddr_unaligned,
  14360. soc->reo_cmd_ring.alloc_size,
  14361. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_CMD,
  14362. "reo_cmd_ring");
  14363. dp_srng_deinit(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  14364. wlan_minidump_remove(soc->reo_status_ring.base_vaddr_unaligned,
  14365. soc->reo_status_ring.alloc_size,
  14366. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_STATUS,
  14367. "reo_status_ring");
  14368. dp_srng_deinit(soc, &soc->reo_status_ring, REO_STATUS, 0);
  14369. }
  14370. /**
  14371. * dp_soc_srng_init() - Initialize soc level srng rings
  14372. * @soc: Datapath soc handle
  14373. *
  14374. * return: QDF_STATUS_SUCCESS on success
  14375. * QDF_STATUS_E_FAILURE on failure
  14376. */
  14377. static QDF_STATUS dp_soc_srng_init(struct dp_soc *soc)
  14378. {
  14379. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14380. uint8_t i;
  14381. uint8_t wbm2_sw_rx_rel_ring_id;
  14382. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14383. dp_enable_verbose_debug(soc);
  14384. /* WBM descriptor release ring */
  14385. if (dp_srng_init(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0)) {
  14386. dp_init_err("%pK: dp_srng_init failed for wbm_desc_rel_ring", soc);
  14387. goto fail1;
  14388. }
  14389. wlan_minidump_log(soc->wbm_desc_rel_ring.base_vaddr_unaligned,
  14390. soc->wbm_desc_rel_ring.alloc_size,
  14391. soc->ctrl_psoc,
  14392. WLAN_MD_DP_SRNG_WBM_DESC_REL,
  14393. "wbm_desc_rel_ring");
  14394. /* TCL command and status rings */
  14395. if (dp_soc_tcl_cmd_cred_srng_init(soc)) {
  14396. dp_init_err("%pK: dp_srng_init failed for tcl_cmd_ring", soc);
  14397. goto fail1;
  14398. }
  14399. if (dp_soc_tcl_status_srng_init(soc)) {
  14400. dp_init_err("%pK: dp_srng_init failed for tcl_status_ring", soc);
  14401. goto fail1;
  14402. }
  14403. /* REO reinjection ring */
  14404. if (dp_srng_init(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0)) {
  14405. dp_init_err("%pK: dp_srng_init failed for reo_reinject_ring", soc);
  14406. goto fail1;
  14407. }
  14408. wlan_minidump_log(soc->reo_reinject_ring.base_vaddr_unaligned,
  14409. soc->reo_reinject_ring.alloc_size,
  14410. soc->ctrl_psoc,
  14411. WLAN_MD_DP_SRNG_REO_REINJECT,
  14412. "reo_reinject_ring");
  14413. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(soc_cfg_ctx);
  14414. /* Rx release ring */
  14415. if (dp_srng_init(soc, &soc->rx_rel_ring, WBM2SW_RELEASE,
  14416. wbm2_sw_rx_rel_ring_id, 0)) {
  14417. dp_init_err("%pK: dp_srng_init failed for rx_rel_ring", soc);
  14418. goto fail1;
  14419. }
  14420. wlan_minidump_log(soc->rx_rel_ring.base_vaddr_unaligned,
  14421. soc->rx_rel_ring.alloc_size,
  14422. soc->ctrl_psoc,
  14423. WLAN_MD_DP_SRNG_RX_REL,
  14424. "reo_release_ring");
  14425. /* Rx exception ring */
  14426. if (dp_srng_init(soc, &soc->reo_exception_ring,
  14427. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS)) {
  14428. dp_init_err("%pK: dp_srng_init failed - reo_exception", soc);
  14429. goto fail1;
  14430. }
  14431. wlan_minidump_log(soc->reo_exception_ring.base_vaddr_unaligned,
  14432. soc->reo_exception_ring.alloc_size,
  14433. soc->ctrl_psoc,
  14434. WLAN_MD_DP_SRNG_REO_EXCEPTION,
  14435. "reo_exception_ring");
  14436. /* REO command and status rings */
  14437. if (dp_srng_init(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0)) {
  14438. dp_init_err("%pK: dp_srng_init failed for reo_cmd_ring", soc);
  14439. goto fail1;
  14440. }
  14441. wlan_minidump_log(soc->reo_cmd_ring.base_vaddr_unaligned,
  14442. soc->reo_cmd_ring.alloc_size,
  14443. soc->ctrl_psoc,
  14444. WLAN_MD_DP_SRNG_REO_CMD,
  14445. "reo_cmd_ring");
  14446. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  14447. TAILQ_INIT(&soc->rx.reo_cmd_list);
  14448. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  14449. if (dp_srng_init(soc, &soc->reo_status_ring, REO_STATUS, 0, 0)) {
  14450. dp_init_err("%pK: dp_srng_init failed for reo_status_ring", soc);
  14451. goto fail1;
  14452. }
  14453. wlan_minidump_log(soc->reo_status_ring.base_vaddr_unaligned,
  14454. soc->reo_status_ring.alloc_size,
  14455. soc->ctrl_psoc,
  14456. WLAN_MD_DP_SRNG_REO_STATUS,
  14457. "reo_status_ring");
  14458. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  14459. if (dp_init_tx_ring_pair_by_index(soc, i))
  14460. goto fail1;
  14461. }
  14462. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14463. if (dp_init_tx_ring_pair_by_index(soc, IPA_TCL_DATA_RING_IDX))
  14464. goto fail1;
  14465. if (dp_ipa_init_alt_tx_ring(soc))
  14466. goto fail1;
  14467. }
  14468. dp_create_ext_stats_event(soc);
  14469. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  14470. /* Initialize REO destination ring */
  14471. if (dp_srng_init(soc, &soc->reo_dest_ring[i], REO_DST, i, 0)) {
  14472. dp_init_err("%pK: dp_srng_init failed for reo_dest_ringn", soc);
  14473. goto fail1;
  14474. }
  14475. wlan_minidump_log(soc->reo_dest_ring[i].base_vaddr_unaligned,
  14476. soc->reo_dest_ring[i].alloc_size,
  14477. soc->ctrl_psoc,
  14478. WLAN_MD_DP_SRNG_REO_DEST,
  14479. "reo_dest_ring");
  14480. }
  14481. if (soc->arch_ops.txrx_soc_srng_init) {
  14482. if (soc->arch_ops.txrx_soc_srng_init(soc)) {
  14483. dp_init_err("%pK: dp_srng_init failed for arch rings",
  14484. soc);
  14485. goto fail1;
  14486. }
  14487. }
  14488. return QDF_STATUS_SUCCESS;
  14489. fail1:
  14490. /*
  14491. * Cleanup will be done as part of soc_detach, which will
  14492. * be called on pdev attach failure
  14493. */
  14494. dp_soc_srng_deinit(soc);
  14495. return QDF_STATUS_E_FAILURE;
  14496. }
  14497. /**
  14498. * dp_soc_srng_free() - free soc level srng rings
  14499. * @soc: Datapath soc handle
  14500. *
  14501. */
  14502. static void dp_soc_srng_free(struct dp_soc *soc)
  14503. {
  14504. uint32_t i;
  14505. if (soc->arch_ops.txrx_soc_srng_free)
  14506. soc->arch_ops.txrx_soc_srng_free(soc);
  14507. dp_srng_free(soc, &soc->wbm_desc_rel_ring);
  14508. for (i = 0; i < soc->num_tcl_data_rings; i++)
  14509. dp_free_tx_ring_pair_by_index(soc, i);
  14510. /* Free IPA rings for TCL_TX and TCL_COMPL ring */
  14511. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14512. dp_free_tx_ring_pair_by_index(soc, IPA_TCL_DATA_RING_IDX);
  14513. dp_ipa_free_alt_tx_ring(soc);
  14514. }
  14515. dp_soc_tcl_cmd_cred_srng_free(soc);
  14516. dp_soc_tcl_status_srng_free(soc);
  14517. for (i = 0; i < soc->num_reo_dest_rings; i++)
  14518. dp_srng_free(soc, &soc->reo_dest_ring[i]);
  14519. dp_srng_free(soc, &soc->reo_reinject_ring);
  14520. dp_srng_free(soc, &soc->rx_rel_ring);
  14521. dp_srng_free(soc, &soc->reo_exception_ring);
  14522. dp_srng_free(soc, &soc->reo_cmd_ring);
  14523. dp_srng_free(soc, &soc->reo_status_ring);
  14524. }
  14525. /**
  14526. * dp_soc_srng_alloc() - Allocate memory for soc level srng rings
  14527. * @soc: Datapath soc handle
  14528. *
  14529. * return: QDF_STATUS_SUCCESS on success
  14530. * QDF_STATUS_E_NOMEM on failure
  14531. */
  14532. static QDF_STATUS dp_soc_srng_alloc(struct dp_soc *soc)
  14533. {
  14534. uint32_t entries;
  14535. uint32_t i;
  14536. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14537. uint32_t cached = WLAN_CFG_DST_RING_CACHED_DESC;
  14538. uint32_t tx_comp_ring_size, tx_ring_size, reo_dst_ring_size;
  14539. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14540. /* sw2wbm link descriptor release ring */
  14541. entries = wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx);
  14542. if (dp_srng_alloc(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE,
  14543. entries, 0)) {
  14544. dp_init_err("%pK: dp_srng_alloc failed for wbm_desc_rel_ring", soc);
  14545. goto fail1;
  14546. }
  14547. /* TCL command and status rings */
  14548. if (dp_soc_tcl_cmd_cred_srng_alloc(soc)) {
  14549. dp_init_err("%pK: dp_srng_alloc failed for tcl_cmd_ring", soc);
  14550. goto fail1;
  14551. }
  14552. if (dp_soc_tcl_status_srng_alloc(soc)) {
  14553. dp_init_err("%pK: dp_srng_alloc failed for tcl_status_ring", soc);
  14554. goto fail1;
  14555. }
  14556. /* REO reinjection ring */
  14557. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  14558. if (dp_srng_alloc(soc, &soc->reo_reinject_ring, REO_REINJECT,
  14559. entries, 0)) {
  14560. dp_init_err("%pK: dp_srng_alloc failed for reo_reinject_ring", soc);
  14561. goto fail1;
  14562. }
  14563. /* Rx release ring */
  14564. entries = wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx);
  14565. if (dp_srng_alloc(soc, &soc->rx_rel_ring, WBM2SW_RELEASE,
  14566. entries, 0)) {
  14567. dp_init_err("%pK: dp_srng_alloc failed for rx_rel_ring", soc);
  14568. goto fail1;
  14569. }
  14570. /* Rx exception ring */
  14571. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  14572. if (dp_srng_alloc(soc, &soc->reo_exception_ring, REO_EXCEPTION,
  14573. entries, 0)) {
  14574. dp_init_err("%pK: dp_srng_alloc failed - reo_exception", soc);
  14575. goto fail1;
  14576. }
  14577. /* REO command and status rings */
  14578. entries = wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx);
  14579. if (dp_srng_alloc(soc, &soc->reo_cmd_ring, REO_CMD, entries, 0)) {
  14580. dp_init_err("%pK: dp_srng_alloc failed for reo_cmd_ring", soc);
  14581. goto fail1;
  14582. }
  14583. entries = wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx);
  14584. if (dp_srng_alloc(soc, &soc->reo_status_ring, REO_STATUS,
  14585. entries, 0)) {
  14586. dp_init_err("%pK: dp_srng_alloc failed for reo_status_ring", soc);
  14587. goto fail1;
  14588. }
  14589. tx_comp_ring_size = wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  14590. tx_ring_size = wlan_cfg_tx_ring_size(soc_cfg_ctx);
  14591. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc_cfg_ctx);
  14592. /* Disable cached desc if NSS offload is enabled */
  14593. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx))
  14594. cached = 0;
  14595. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  14596. if (dp_alloc_tx_ring_pair_by_index(soc, i))
  14597. goto fail1;
  14598. }
  14599. /* IPA rings for TCL_TX and TX_COMP will be allocated here */
  14600. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14601. if (dp_alloc_tx_ring_pair_by_index(soc, IPA_TCL_DATA_RING_IDX))
  14602. goto fail1;
  14603. if (dp_ipa_alloc_alt_tx_ring(soc))
  14604. goto fail1;
  14605. }
  14606. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  14607. /* Setup REO destination ring */
  14608. if (dp_srng_alloc(soc, &soc->reo_dest_ring[i], REO_DST,
  14609. reo_dst_ring_size, cached)) {
  14610. dp_init_err("%pK: dp_srng_alloc failed for reo_dest_ring", soc);
  14611. goto fail1;
  14612. }
  14613. }
  14614. if (soc->arch_ops.txrx_soc_srng_alloc) {
  14615. if (soc->arch_ops.txrx_soc_srng_alloc(soc)) {
  14616. dp_init_err("%pK: dp_srng_alloc failed for arch rings",
  14617. soc);
  14618. goto fail1;
  14619. }
  14620. }
  14621. return QDF_STATUS_SUCCESS;
  14622. fail1:
  14623. dp_soc_srng_free(soc);
  14624. return QDF_STATUS_E_NOMEM;
  14625. }
  14626. static void dp_soc_cfg_dump(struct dp_soc *soc, uint32_t target_type)
  14627. {
  14628. dp_init_info("DP soc Dump for Target = %d", target_type);
  14629. dp_init_info("ast_override_support = %d, da_war_enabled = %d,",
  14630. soc->ast_override_support, soc->da_war_enabled);
  14631. wlan_cfg_dp_soc_ctx_dump(soc->wlan_cfg_ctx);
  14632. }
  14633. /**
  14634. * dp_soc_cfg_init() - initialize target specific configuration
  14635. * during dp_soc_init
  14636. * @soc: dp soc handle
  14637. */
  14638. static void dp_soc_cfg_init(struct dp_soc *soc)
  14639. {
  14640. uint32_t target_type;
  14641. target_type = hal_get_target_type(soc->hal_soc);
  14642. switch (target_type) {
  14643. case TARGET_TYPE_QCA6290:
  14644. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  14645. REO_DST_RING_SIZE_QCA6290);
  14646. soc->ast_override_support = 1;
  14647. soc->da_war_enabled = false;
  14648. break;
  14649. case TARGET_TYPE_QCA6390:
  14650. case TARGET_TYPE_QCA6490:
  14651. case TARGET_TYPE_QCA6750:
  14652. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  14653. REO_DST_RING_SIZE_QCA6290);
  14654. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  14655. soc->ast_override_support = 1;
  14656. if (soc->cdp_soc.ol_ops->get_con_mode &&
  14657. soc->cdp_soc.ol_ops->get_con_mode() ==
  14658. QDF_GLOBAL_MONITOR_MODE) {
  14659. int int_ctx;
  14660. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  14661. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  14662. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  14663. }
  14664. }
  14665. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  14666. break;
  14667. case TARGET_TYPE_KIWI:
  14668. case TARGET_TYPE_MANGO:
  14669. soc->ast_override_support = 1;
  14670. soc->per_tid_basize_max_tid = 8;
  14671. if (soc->cdp_soc.ol_ops->get_con_mode &&
  14672. soc->cdp_soc.ol_ops->get_con_mode() ==
  14673. QDF_GLOBAL_MONITOR_MODE) {
  14674. int int_ctx;
  14675. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS;
  14676. int_ctx++) {
  14677. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  14678. if (dp_is_monitor_mode_using_poll(soc))
  14679. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  14680. }
  14681. }
  14682. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  14683. soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev = 1;
  14684. break;
  14685. case TARGET_TYPE_QCA8074:
  14686. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  14687. soc->da_war_enabled = true;
  14688. soc->is_rx_fse_full_cache_invalidate_war_enabled = true;
  14689. break;
  14690. case TARGET_TYPE_QCA8074V2:
  14691. case TARGET_TYPE_QCA6018:
  14692. case TARGET_TYPE_QCA9574:
  14693. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14694. soc->ast_override_support = 1;
  14695. soc->per_tid_basize_max_tid = 8;
  14696. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  14697. soc->da_war_enabled = false;
  14698. soc->is_rx_fse_full_cache_invalidate_war_enabled = true;
  14699. break;
  14700. case TARGET_TYPE_QCN9000:
  14701. soc->ast_override_support = 1;
  14702. soc->da_war_enabled = false;
  14703. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14704. soc->per_tid_basize_max_tid = 8;
  14705. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  14706. soc->lmac_polled_mode = 0;
  14707. soc->wbm_release_desc_rx_sg_support = 1;
  14708. soc->is_rx_fse_full_cache_invalidate_war_enabled = true;
  14709. break;
  14710. case TARGET_TYPE_QCA5018:
  14711. case TARGET_TYPE_QCN6122:
  14712. case TARGET_TYPE_QCN9160:
  14713. soc->ast_override_support = 1;
  14714. soc->da_war_enabled = false;
  14715. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14716. soc->per_tid_basize_max_tid = 8;
  14717. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS_11AX;
  14718. soc->disable_mac1_intr = 1;
  14719. soc->disable_mac2_intr = 1;
  14720. soc->wbm_release_desc_rx_sg_support = 1;
  14721. break;
  14722. case TARGET_TYPE_QCN9224:
  14723. soc->ast_override_support = 1;
  14724. soc->da_war_enabled = false;
  14725. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14726. soc->per_tid_basize_max_tid = 8;
  14727. soc->wbm_release_desc_rx_sg_support = 1;
  14728. soc->rxdma2sw_rings_not_supported = 1;
  14729. soc->wbm_sg_last_msdu_war = 1;
  14730. soc->ast_offload_support = AST_OFFLOAD_ENABLE_STATUS;
  14731. soc->mec_fw_offload = FW_MEC_FW_OFFLOAD_ENABLED;
  14732. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  14733. wlan_cfg_set_txmon_hw_support(soc->wlan_cfg_ctx, true);
  14734. soc->host_ast_db_enable = cfg_get(soc->ctrl_psoc,
  14735. CFG_DP_HOST_AST_DB_ENABLE);
  14736. break;
  14737. case TARGET_TYPE_QCA5332:
  14738. soc->ast_override_support = 1;
  14739. soc->da_war_enabled = false;
  14740. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14741. soc->per_tid_basize_max_tid = 8;
  14742. soc->wbm_release_desc_rx_sg_support = 1;
  14743. soc->rxdma2sw_rings_not_supported = 1;
  14744. soc->wbm_sg_last_msdu_war = 1;
  14745. soc->ast_offload_support = AST_OFFLOAD_ENABLE_STATUS;
  14746. soc->mec_fw_offload = FW_MEC_FW_OFFLOAD_ENABLED;
  14747. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS_5332;
  14748. wlan_cfg_set_txmon_hw_support(soc->wlan_cfg_ctx, true);
  14749. soc->host_ast_db_enable = cfg_get(soc->ctrl_psoc,
  14750. CFG_DP_HOST_AST_DB_ENABLE);
  14751. break;
  14752. default:
  14753. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  14754. qdf_assert_always(0);
  14755. break;
  14756. }
  14757. dp_soc_cfg_dump(soc, target_type);
  14758. }
  14759. /**
  14760. * dp_soc_cfg_attach() - set target specific configuration in
  14761. * dp soc cfg.
  14762. * @soc: dp soc handle
  14763. */
  14764. static void dp_soc_cfg_attach(struct dp_soc *soc)
  14765. {
  14766. int target_type;
  14767. int nss_cfg = 0;
  14768. target_type = hal_get_target_type(soc->hal_soc);
  14769. switch (target_type) {
  14770. case TARGET_TYPE_QCA6290:
  14771. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  14772. REO_DST_RING_SIZE_QCA6290);
  14773. break;
  14774. case TARGET_TYPE_QCA6390:
  14775. case TARGET_TYPE_QCA6490:
  14776. case TARGET_TYPE_QCA6750:
  14777. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  14778. REO_DST_RING_SIZE_QCA6290);
  14779. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  14780. break;
  14781. case TARGET_TYPE_KIWI:
  14782. case TARGET_TYPE_MANGO:
  14783. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  14784. break;
  14785. case TARGET_TYPE_QCA8074:
  14786. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  14787. break;
  14788. case TARGET_TYPE_QCA8074V2:
  14789. case TARGET_TYPE_QCA6018:
  14790. case TARGET_TYPE_QCA9574:
  14791. case TARGET_TYPE_QCN6122:
  14792. case TARGET_TYPE_QCN9160:
  14793. case TARGET_TYPE_QCA5018:
  14794. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  14795. wlan_cfg_set_rxdma1_enable(soc->wlan_cfg_ctx);
  14796. break;
  14797. case TARGET_TYPE_QCN9000:
  14798. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  14799. wlan_cfg_set_rxdma1_enable(soc->wlan_cfg_ctx);
  14800. break;
  14801. case TARGET_TYPE_QCN9224:
  14802. case TARGET_TYPE_QCA5332:
  14803. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  14804. wlan_cfg_set_rxdma1_enable(soc->wlan_cfg_ctx);
  14805. break;
  14806. default:
  14807. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  14808. qdf_assert_always(0);
  14809. break;
  14810. }
  14811. if (soc->cdp_soc.ol_ops->get_soc_nss_cfg)
  14812. nss_cfg = soc->cdp_soc.ol_ops->get_soc_nss_cfg(soc->ctrl_psoc);
  14813. wlan_cfg_set_dp_soc_nss_cfg(soc->wlan_cfg_ctx, nss_cfg);
  14814. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  14815. wlan_cfg_set_num_tx_desc_pool(soc->wlan_cfg_ctx, 0);
  14816. wlan_cfg_set_num_tx_ext_desc_pool(soc->wlan_cfg_ctx, 0);
  14817. wlan_cfg_set_num_tx_desc(soc->wlan_cfg_ctx, 0);
  14818. wlan_cfg_set_num_tx_ext_desc(soc->wlan_cfg_ctx, 0);
  14819. soc->init_tcl_cmd_cred_ring = false;
  14820. soc->num_tcl_data_rings =
  14821. wlan_cfg_num_nss_tcl_data_rings(soc->wlan_cfg_ctx);
  14822. soc->num_reo_dest_rings =
  14823. wlan_cfg_num_nss_reo_dest_rings(soc->wlan_cfg_ctx);
  14824. } else {
  14825. soc->init_tcl_cmd_cred_ring = true;
  14826. soc->num_tx_comp_rings =
  14827. wlan_cfg_num_tx_comp_rings(soc->wlan_cfg_ctx);
  14828. soc->num_tcl_data_rings =
  14829. wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  14830. soc->num_reo_dest_rings =
  14831. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  14832. }
  14833. soc->arch_ops.soc_cfg_attach(soc);
  14834. }
  14835. static inline void dp_pdev_set_default_reo(struct dp_pdev *pdev)
  14836. {
  14837. struct dp_soc *soc = pdev->soc;
  14838. switch (pdev->pdev_id) {
  14839. case 0:
  14840. pdev->reo_dest =
  14841. wlan_cfg_radio0_default_reo_get(soc->wlan_cfg_ctx);
  14842. break;
  14843. case 1:
  14844. pdev->reo_dest =
  14845. wlan_cfg_radio1_default_reo_get(soc->wlan_cfg_ctx);
  14846. break;
  14847. case 2:
  14848. pdev->reo_dest =
  14849. wlan_cfg_radio2_default_reo_get(soc->wlan_cfg_ctx);
  14850. break;
  14851. default:
  14852. dp_init_err("%pK: Invalid pdev_id %d for reo selection",
  14853. soc, pdev->pdev_id);
  14854. break;
  14855. }
  14856. }
  14857. static QDF_STATUS dp_pdev_init(struct cdp_soc_t *txrx_soc,
  14858. HTC_HANDLE htc_handle,
  14859. qdf_device_t qdf_osdev,
  14860. uint8_t pdev_id)
  14861. {
  14862. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14863. int nss_cfg;
  14864. void *sojourn_buf;
  14865. QDF_STATUS ret;
  14866. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  14867. struct dp_pdev *pdev = soc->pdev_list[pdev_id];
  14868. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14869. pdev->soc = soc;
  14870. pdev->pdev_id = pdev_id;
  14871. /*
  14872. * Variable to prevent double pdev deinitialization during
  14873. * radio detach execution .i.e. in the absence of any vdev.
  14874. */
  14875. pdev->pdev_deinit = 0;
  14876. if (dp_wdi_event_attach(pdev)) {
  14877. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  14878. "dp_wdi_evet_attach failed");
  14879. goto fail0;
  14880. }
  14881. if (dp_pdev_srng_init(pdev)) {
  14882. dp_init_err("%pK: Failed to initialize pdev srng rings", soc);
  14883. goto fail1;
  14884. }
  14885. /* Initialize descriptors in TCL Rings used by IPA */
  14886. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14887. hal_tx_init_data_ring(soc->hal_soc,
  14888. soc->tcl_data_ring[IPA_TCL_DATA_RING_IDX].hal_srng);
  14889. dp_ipa_hal_tx_init_alt_data_ring(soc);
  14890. }
  14891. /*
  14892. * Initialize command/credit ring descriptor
  14893. * Command/CREDIT ring also used for sending DATA cmds
  14894. */
  14895. dp_tx_init_cmd_credit_ring(soc);
  14896. dp_tx_pdev_init(pdev);
  14897. /*
  14898. * set nss pdev config based on soc config
  14899. */
  14900. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  14901. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  14902. (nss_cfg & (1 << pdev_id)));
  14903. pdev->target_pdev_id =
  14904. dp_calculate_target_pdev_id_from_host_pdev_id(soc, pdev_id);
  14905. if (soc->preferred_hw_mode == WMI_HOST_HW_MODE_2G_PHYB &&
  14906. pdev->lmac_id == PHYB_2G_LMAC_ID) {
  14907. pdev->target_pdev_id = PHYB_2G_TARGET_PDEV_ID;
  14908. }
  14909. /* Reset the cpu ring map if radio is NSS offloaded */
  14910. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  14911. dp_soc_reset_cpu_ring_map(soc);
  14912. dp_soc_reset_intr_mask(soc);
  14913. }
  14914. /* Reset the cpu ring map if radio is NSS offloaded */
  14915. dp_soc_reset_ipa_vlan_intr_mask(soc);
  14916. TAILQ_INIT(&pdev->vdev_list);
  14917. qdf_spinlock_create(&pdev->vdev_list_lock);
  14918. pdev->vdev_count = 0;
  14919. pdev->is_lro_hash_configured = 0;
  14920. qdf_spinlock_create(&pdev->tx_mutex);
  14921. pdev->ch_band_lmac_id_mapping[REG_BAND_2G] = DP_MON_INVALID_LMAC_ID;
  14922. pdev->ch_band_lmac_id_mapping[REG_BAND_5G] = DP_MON_INVALID_LMAC_ID;
  14923. pdev->ch_band_lmac_id_mapping[REG_BAND_6G] = DP_MON_INVALID_LMAC_ID;
  14924. DP_STATS_INIT(pdev);
  14925. dp_local_peer_id_pool_init(pdev);
  14926. dp_dscp_tid_map_setup(pdev);
  14927. dp_pcp_tid_map_setup(pdev);
  14928. /* set the reo destination during initialization */
  14929. dp_pdev_set_default_reo(pdev);
  14930. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  14931. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  14932. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  14933. TRUE);
  14934. if (!pdev->sojourn_buf) {
  14935. dp_init_err("%pK: Failed to allocate sojourn buf", soc);
  14936. goto fail2;
  14937. }
  14938. sojourn_buf = qdf_nbuf_data(pdev->sojourn_buf);
  14939. qdf_mem_zero(sojourn_buf, sizeof(struct cdp_tx_sojourn_stats));
  14940. qdf_event_create(&pdev->fw_peer_stats_event);
  14941. qdf_event_create(&pdev->fw_stats_event);
  14942. qdf_event_create(&pdev->fw_obss_stats_event);
  14943. pdev->num_tx_allowed = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  14944. if (dp_rxdma_ring_setup(soc, pdev)) {
  14945. dp_init_err("%pK: RXDMA ring config failed", soc);
  14946. goto fail3;
  14947. }
  14948. if (dp_init_ipa_rx_refill_buf_ring(soc, pdev))
  14949. goto fail3;
  14950. if (dp_ipa_ring_resource_setup(soc, pdev))
  14951. goto fail4;
  14952. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  14953. dp_init_err("%pK: dp_ipa_uc_attach failed", soc);
  14954. goto fail4;
  14955. }
  14956. ret = dp_rx_fst_attach(soc, pdev);
  14957. if ((ret != QDF_STATUS_SUCCESS) &&
  14958. (ret != QDF_STATUS_E_NOSUPPORT)) {
  14959. dp_init_err("%pK: RX Flow Search Table attach failed: pdev %d err %d",
  14960. soc, pdev_id, ret);
  14961. goto fail5;
  14962. }
  14963. if (dp_pdev_bkp_stats_attach(pdev) != QDF_STATUS_SUCCESS) {
  14964. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  14965. FL("dp_pdev_bkp_stats_attach failed"));
  14966. goto fail6;
  14967. }
  14968. if (dp_monitor_pdev_init(pdev)) {
  14969. dp_init_err("%pK: dp_monitor_pdev_init failed\n", soc);
  14970. goto fail7;
  14971. }
  14972. /* initialize sw rx descriptors */
  14973. dp_rx_pdev_desc_pool_init(pdev);
  14974. /* allocate buffers and replenish the RxDMA ring */
  14975. dp_rx_pdev_buffers_alloc(pdev);
  14976. dp_init_tso_stats(pdev);
  14977. pdev->rx_fast_flag = false;
  14978. dp_info("Mem stats: DMA = %u HEAP = %u SKB = %u",
  14979. qdf_dma_mem_stats_read(),
  14980. qdf_heap_mem_stats_read(),
  14981. qdf_skb_total_mem_stats_read());
  14982. return QDF_STATUS_SUCCESS;
  14983. fail7:
  14984. dp_pdev_bkp_stats_detach(pdev);
  14985. fail6:
  14986. dp_rx_fst_detach(soc, pdev);
  14987. fail5:
  14988. dp_ipa_uc_detach(soc, pdev);
  14989. fail4:
  14990. dp_deinit_ipa_rx_refill_buf_ring(soc, pdev);
  14991. fail3:
  14992. dp_rxdma_ring_cleanup(soc, pdev);
  14993. qdf_nbuf_free(pdev->sojourn_buf);
  14994. fail2:
  14995. qdf_spinlock_destroy(&pdev->tx_mutex);
  14996. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  14997. dp_pdev_srng_deinit(pdev);
  14998. fail1:
  14999. dp_wdi_event_detach(pdev);
  15000. fail0:
  15001. return QDF_STATUS_E_FAILURE;
  15002. }
  15003. /*
  15004. * dp_pdev_init_wifi3() - Init txrx pdev
  15005. * @htc_handle: HTC handle for host-target interface
  15006. * @qdf_osdev: QDF OS device
  15007. * @force: Force deinit
  15008. *
  15009. * Return: QDF_STATUS
  15010. */
  15011. static QDF_STATUS dp_pdev_init_wifi3(struct cdp_soc_t *txrx_soc,
  15012. HTC_HANDLE htc_handle,
  15013. qdf_device_t qdf_osdev,
  15014. uint8_t pdev_id)
  15015. {
  15016. return dp_pdev_init(txrx_soc, htc_handle, qdf_osdev, pdev_id);
  15017. }
  15018. #ifdef FEATURE_DIRECT_LINK
  15019. struct dp_srng *dp_setup_direct_link_refill_ring(struct cdp_soc_t *soc_hdl,
  15020. uint8_t pdev_id)
  15021. {
  15022. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  15023. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  15024. if (!pdev) {
  15025. dp_err("DP pdev is NULL");
  15026. return NULL;
  15027. }
  15028. if (dp_srng_alloc(soc, &pdev->rx_refill_buf_ring4,
  15029. RXDMA_BUF, DIRECT_LINK_REFILL_RING_ENTRIES, false)) {
  15030. dp_err("SRNG alloc failed for rx_refill_buf_ring4");
  15031. return NULL;
  15032. }
  15033. if (dp_srng_init(soc, &pdev->rx_refill_buf_ring4,
  15034. RXDMA_BUF, DIRECT_LINK_REFILL_RING_IDX, 0)) {
  15035. dp_err("SRNG init failed for rx_refill_buf_ring4");
  15036. dp_srng_free(soc, &pdev->rx_refill_buf_ring4);
  15037. return NULL;
  15038. }
  15039. if (htt_srng_setup(soc->htt_handle, pdev_id,
  15040. pdev->rx_refill_buf_ring4.hal_srng, RXDMA_BUF)) {
  15041. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring4, RXDMA_BUF,
  15042. DIRECT_LINK_REFILL_RING_IDX);
  15043. dp_srng_free(soc, &pdev->rx_refill_buf_ring4);
  15044. return NULL;
  15045. }
  15046. return &pdev->rx_refill_buf_ring4;
  15047. }
  15048. void dp_destroy_direct_link_refill_ring(struct cdp_soc_t *soc_hdl,
  15049. uint8_t pdev_id)
  15050. {
  15051. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  15052. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  15053. if (!pdev) {
  15054. dp_err("DP pdev is NULL");
  15055. return;
  15056. }
  15057. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring4, RXDMA_BUF, 0);
  15058. dp_srng_free(soc, &pdev->rx_refill_buf_ring4);
  15059. }
  15060. #endif