sde_kms.c 85 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451
  1. /*
  2. * Copyright (c) 2014-2019, The Linux Foundation. All rights reserved.
  3. * Copyright (C) 2013 Red Hat
  4. * Author: Rob Clark <[email protected]>
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License version 2 as published by
  8. * the Free Software Foundation.
  9. *
  10. * This program is distributed in the hope that it will be useful, but WITHOUT
  11. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  13. * more details.
  14. *
  15. * You should have received a copy of the GNU General Public License along with
  16. * this program. If not, see <http://www.gnu.org/licenses/>.
  17. */
  18. #define pr_fmt(fmt) "[drm:%s:%d] " fmt, __func__, __LINE__
  19. #include <drm/drm_crtc.h>
  20. #include <linux/debugfs.h>
  21. #include <linux/of_address.h>
  22. #include <linux/of_irq.h>
  23. #include <linux/dma-buf.h>
  24. #include <linux/memblock.h>
  25. #include <linux/bootmem.h>
  26. #include "msm_drv.h"
  27. #include "msm_mmu.h"
  28. #include "msm_gem.h"
  29. #include "dsi_display.h"
  30. #include "dsi_drm.h"
  31. #include "sde_wb.h"
  32. #include "dp_display.h"
  33. #include "dp_drm.h"
  34. #include "sde_kms.h"
  35. #include "sde_core_irq.h"
  36. #include "sde_formats.h"
  37. #include "sde_hw_vbif.h"
  38. #include "sde_vbif.h"
  39. #include "sde_encoder.h"
  40. #include "sde_plane.h"
  41. #include "sde_crtc.h"
  42. #include "sde_reg_dma.h"
  43. #include <soc/qcom/scm.h>
  44. #include "soc/qcom/secure_buffer.h"
  45. #include "soc/qcom/qtee_shmbridge.h"
  46. #define CREATE_TRACE_POINTS
  47. #include "sde_trace.h"
  48. /* defines for secure channel call */
  49. #define MEM_PROTECT_SD_CTRL_SWITCH 0x18
  50. #define MDP_DEVICE_ID 0x1A
  51. static const char * const iommu_ports[] = {
  52. "mdp_0",
  53. };
  54. /**
  55. * Controls size of event log buffer. Specified as a power of 2.
  56. */
  57. #define SDE_EVTLOG_SIZE 1024
  58. /*
  59. * To enable overall DRM driver logging
  60. * # echo 0x2 > /sys/module/drm/parameters/debug
  61. *
  62. * To enable DRM driver h/w logging
  63. * # echo <mask> > /sys/kernel/debug/dri/0/debug/hw_log_mask
  64. *
  65. * See sde_hw_mdss.h for h/w logging mask definitions (search for SDE_DBG_MASK_)
  66. */
  67. #define SDE_DEBUGFS_DIR "msm_sde"
  68. #define SDE_DEBUGFS_HWMASKNAME "hw_log_mask"
  69. #define SDE_KMS_MODESET_LOCK_TIMEOUT_US 500
  70. #define SDE_KMS_MODESET_LOCK_MAX_TRIALS 20
  71. /**
  72. * sdecustom - enable certain driver customizations for sde clients
  73. * Enabling this modifies the standard DRM behavior slightly and assumes
  74. * that the clients have specific knowledge about the modifications that
  75. * are involved, so don't enable this unless you know what you're doing.
  76. *
  77. * Parts of the driver that are affected by this setting may be located by
  78. * searching for invocations of the 'sde_is_custom_client()' function.
  79. *
  80. * This is disabled by default.
  81. */
  82. static bool sdecustom = true;
  83. module_param(sdecustom, bool, 0400);
  84. MODULE_PARM_DESC(sdecustom, "Enable customizations for sde clients");
  85. static int sde_kms_hw_init(struct msm_kms *kms);
  86. static int _sde_kms_mmu_destroy(struct sde_kms *sde_kms);
  87. static int _sde_kms_mmu_init(struct sde_kms *sde_kms);
  88. static int _sde_kms_register_events(struct msm_kms *kms,
  89. struct drm_mode_object *obj, u32 event, bool en);
  90. bool sde_is_custom_client(void)
  91. {
  92. return sdecustom;
  93. }
  94. #ifdef CONFIG_DEBUG_FS
  95. void *sde_debugfs_get_root(struct sde_kms *sde_kms)
  96. {
  97. struct msm_drm_private *priv;
  98. if (!sde_kms || !sde_kms->dev || !sde_kms->dev->dev_private)
  99. return NULL;
  100. priv = sde_kms->dev->dev_private;
  101. return priv->debug_root;
  102. }
  103. static int _sde_debugfs_init(struct sde_kms *sde_kms)
  104. {
  105. void *p;
  106. int rc;
  107. void *debugfs_root;
  108. p = sde_hw_util_get_log_mask_ptr();
  109. if (!sde_kms || !p)
  110. return -EINVAL;
  111. debugfs_root = sde_debugfs_get_root(sde_kms);
  112. if (!debugfs_root)
  113. return -EINVAL;
  114. /* allow debugfs_root to be NULL */
  115. debugfs_create_x32(SDE_DEBUGFS_HWMASKNAME, 0600, debugfs_root, p);
  116. (void) sde_debugfs_vbif_init(sde_kms, debugfs_root);
  117. (void) sde_debugfs_core_irq_init(sde_kms, debugfs_root);
  118. rc = sde_core_perf_debugfs_init(&sde_kms->perf, debugfs_root);
  119. if (rc) {
  120. SDE_ERROR("failed to init perf %d\n", rc);
  121. return rc;
  122. }
  123. if (sde_kms->catalog->qdss_count)
  124. debugfs_create_u32("qdss", 0600, debugfs_root,
  125. (u32 *)&sde_kms->qdss_enabled);
  126. return 0;
  127. }
  128. static void _sde_debugfs_destroy(struct sde_kms *sde_kms)
  129. {
  130. /* don't need to NULL check debugfs_root */
  131. if (sde_kms) {
  132. sde_debugfs_vbif_destroy(sde_kms);
  133. sde_debugfs_core_irq_destroy(sde_kms);
  134. }
  135. }
  136. #else
  137. static int _sde_debugfs_init(struct sde_kms *sde_kms)
  138. {
  139. return 0;
  140. }
  141. static void _sde_debugfs_destroy(struct sde_kms *sde_kms)
  142. {
  143. }
  144. #endif
  145. static int sde_kms_enable_vblank(struct msm_kms *kms, struct drm_crtc *crtc)
  146. {
  147. int ret = 0;
  148. SDE_ATRACE_BEGIN("sde_kms_enable_vblank");
  149. ret = sde_crtc_vblank(crtc, true);
  150. SDE_ATRACE_END("sde_kms_enable_vblank");
  151. return ret;
  152. }
  153. static void sde_kms_disable_vblank(struct msm_kms *kms, struct drm_crtc *crtc)
  154. {
  155. SDE_ATRACE_BEGIN("sde_kms_disable_vblank");
  156. sde_crtc_vblank(crtc, false);
  157. SDE_ATRACE_END("sde_kms_disable_vblank");
  158. }
  159. static void sde_kms_wait_for_frame_transfer_complete(struct msm_kms *kms,
  160. struct drm_crtc *crtc)
  161. {
  162. struct drm_encoder *encoder;
  163. struct drm_device *dev;
  164. int ret;
  165. if (!kms || !crtc || !crtc->state || !crtc->dev) {
  166. SDE_ERROR("invalid params\n");
  167. return;
  168. }
  169. if (!crtc->state->enable) {
  170. SDE_DEBUG("[crtc:%d] not enable\n", crtc->base.id);
  171. return;
  172. }
  173. if (!crtc->state->active) {
  174. SDE_DEBUG("[crtc:%d] not active\n", crtc->base.id);
  175. return;
  176. }
  177. dev = crtc->dev;
  178. list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
  179. if (encoder->crtc != crtc)
  180. continue;
  181. /*
  182. * Video Mode - Wait for VSYNC
  183. * Cmd Mode - Wait for PP_DONE. Will be no-op if transfer is
  184. * complete
  185. */
  186. SDE_EVT32_VERBOSE(DRMID(crtc));
  187. ret = sde_encoder_wait_for_event(encoder, MSM_ENC_TX_COMPLETE);
  188. if (ret && ret != -EWOULDBLOCK) {
  189. SDE_ERROR(
  190. "[crtc: %d][enc: %d] wait for commit done returned %d\n",
  191. crtc->base.id, encoder->base.id, ret);
  192. break;
  193. }
  194. }
  195. }
  196. static int _sde_kms_secure_ctrl_xin_clients(struct sde_kms *sde_kms,
  197. struct drm_crtc *crtc, bool enable)
  198. {
  199. struct drm_device *dev;
  200. struct msm_drm_private *priv;
  201. struct sde_mdss_cfg *sde_cfg;
  202. struct drm_plane *plane;
  203. int i, ret;
  204. dev = sde_kms->dev;
  205. priv = dev->dev_private;
  206. sde_cfg = sde_kms->catalog;
  207. ret = sde_vbif_halt_xin_mask(sde_kms,
  208. sde_cfg->sui_block_xin_mask, enable);
  209. if (ret) {
  210. SDE_ERROR("failed to halt some xin-clients, ret:%d\n", ret);
  211. return ret;
  212. }
  213. if (enable) {
  214. for (i = 0; i < priv->num_planes; i++) {
  215. plane = priv->planes[i];
  216. sde_plane_secure_ctrl_xin_client(plane, crtc);
  217. }
  218. }
  219. return 0;
  220. }
  221. /**
  222. * _sde_kms_scm_call - makes secure channel call to switch the VMIDs
  223. * @sde_kms: Pointer to sde_kms struct
  224. * @vimd: switch the stage 2 translation to this VMID
  225. */
  226. static int _sde_kms_scm_call(struct sde_kms *sde_kms, int vmid)
  227. {
  228. struct scm_desc desc = {0};
  229. uint32_t num_sids;
  230. uint32_t *sec_sid;
  231. uint32_t mem_protect_sd_ctrl_id = MEM_PROTECT_SD_CTRL_SWITCH;
  232. struct sde_mdss_cfg *sde_cfg = sde_kms->catalog;
  233. int ret = 0, i;
  234. struct qtee_shm shm;
  235. bool qtee_en = qtee_shmbridge_is_enabled();
  236. num_sids = sde_cfg->sec_sid_mask_count;
  237. if (!num_sids) {
  238. SDE_ERROR("secure SID masks not configured, vmid 0x%x\n", vmid);
  239. return -EINVAL;
  240. }
  241. if (qtee_en) {
  242. ret = qtee_shmbridge_allocate_shm(num_sids * sizeof(uint32_t),
  243. &shm);
  244. if (ret)
  245. return -ENOMEM;
  246. sec_sid = (uint32_t *) shm.vaddr;
  247. desc.args[1] = shm.paddr;
  248. desc.args[2] = shm.size;
  249. } else {
  250. sec_sid = kcalloc(num_sids, sizeof(uint32_t), GFP_KERNEL);
  251. if (!sec_sid)
  252. return -ENOMEM;
  253. desc.args[1] = SCM_BUFFER_PHYS(sec_sid);
  254. desc.args[2] = sizeof(uint32_t) * num_sids;
  255. }
  256. desc.arginfo = SCM_ARGS(4, SCM_VAL, SCM_RW, SCM_VAL, SCM_VAL);
  257. desc.args[0] = MDP_DEVICE_ID;
  258. desc.args[3] = vmid;
  259. for (i = 0; i < num_sids; i++) {
  260. sec_sid[i] = sde_cfg->sec_sid_mask[i];
  261. SDE_DEBUG("sid_mask[%d]: %d\n", i, sec_sid[i]);
  262. }
  263. dmac_flush_range(sec_sid, sec_sid + num_sids);
  264. SDE_DEBUG("calling scm_call for vmid 0x%x, num_sids %d, qtee_en %d",
  265. vmid, num_sids, qtee_en);
  266. ret = scm_call2(SCM_SIP_FNID(SCM_SVC_MP,
  267. mem_protect_sd_ctrl_id), &desc);
  268. if (ret)
  269. SDE_ERROR("Error:scm_call2, vmid %lld, ret%d\n",
  270. desc.args[3], ret);
  271. SDE_EVT32(mem_protect_sd_ctrl_id, desc.args[0], desc.args[2],
  272. desc.args[3], qtee_en, num_sids, ret);
  273. if (qtee_en)
  274. qtee_shmbridge_free_shm(&shm);
  275. else
  276. kfree(sec_sid);
  277. return ret;
  278. }
  279. static int _sde_kms_detach_all_cb(struct sde_kms *sde_kms, u32 vmid)
  280. {
  281. u32 ret = 0;
  282. if (atomic_inc_return(&sde_kms->detach_all_cb) > 1)
  283. goto end;
  284. /* detach_all_contexts */
  285. ret = sde_kms_mmu_detach(sde_kms, false);
  286. if (ret) {
  287. SDE_ERROR("failed to detach all cb ret:%d\n", ret);
  288. goto end;
  289. }
  290. ret = _sde_kms_scm_call(sde_kms, vmid);
  291. if (ret)
  292. goto end;
  293. end:
  294. return ret;
  295. }
  296. static int _sde_kms_attach_all_cb(struct sde_kms *sde_kms, int vmid)
  297. {
  298. u32 ret = 0;
  299. if (atomic_dec_return(&sde_kms->detach_all_cb) != 0)
  300. goto end;
  301. ret = _sde_kms_scm_call(sde_kms, vmid);
  302. if (ret)
  303. goto end;
  304. /* attach_all_contexts */
  305. ret = sde_kms_mmu_attach(sde_kms, false);
  306. if (ret) {
  307. SDE_ERROR("failed to attach all cb ret:%d\n", ret);
  308. goto end;
  309. }
  310. end:
  311. return ret;
  312. }
  313. static int _sde_kms_detach_sec_cb(struct sde_kms *sde_kms, int vmid)
  314. {
  315. u32 ret = 0;
  316. if (atomic_inc_return(&sde_kms->detach_sec_cb) > 1)
  317. goto end;
  318. /* detach secure_context */
  319. ret = sde_kms_mmu_detach(sde_kms, true);
  320. if (ret) {
  321. SDE_ERROR("failed to detach sec cb ret:%d\n", ret);
  322. goto end;
  323. }
  324. ret = _sde_kms_scm_call(sde_kms, vmid);
  325. if (ret)
  326. goto end;
  327. end:
  328. return ret;
  329. }
  330. static int _sde_kms_attach_sec_cb(struct sde_kms *sde_kms, int vmid)
  331. {
  332. u32 ret = 0;
  333. if (atomic_dec_return(&sde_kms->detach_sec_cb) != 0)
  334. goto end;
  335. ret = _sde_kms_scm_call(sde_kms, vmid);
  336. if (ret)
  337. goto end;
  338. ret = sde_kms_mmu_attach(sde_kms, true);
  339. if (ret) {
  340. SDE_ERROR("failed to attach sec cb ret:%d\n", ret);
  341. goto end;
  342. }
  343. end:
  344. return ret;
  345. }
  346. static int _sde_kms_sui_misr_ctrl(struct sde_kms *sde_kms,
  347. struct drm_crtc *crtc, bool enable)
  348. {
  349. int ret;
  350. if (enable) {
  351. ret = pm_runtime_get_sync(sde_kms->dev->dev);
  352. if (ret < 0) {
  353. SDE_ERROR("failed to enable resource, ret:%d\n", ret);
  354. return ret;
  355. }
  356. sde_crtc_misr_setup(crtc, true, 1);
  357. ret = _sde_kms_secure_ctrl_xin_clients(sde_kms, crtc, true);
  358. if (ret) {
  359. pm_runtime_put_sync(sde_kms->dev->dev);
  360. return ret;
  361. }
  362. } else {
  363. _sde_kms_secure_ctrl_xin_clients(sde_kms, crtc, false);
  364. sde_crtc_misr_setup(crtc, false, 0);
  365. pm_runtime_put_sync(sde_kms->dev->dev);
  366. }
  367. return 0;
  368. }
  369. static int _sde_kms_secure_ctrl(struct sde_kms *sde_kms, struct drm_crtc *crtc,
  370. bool post_commit)
  371. {
  372. struct sde_kms_smmu_state_data *smmu_state = &sde_kms->smmu_state;
  373. int old_smmu_state = smmu_state->state;
  374. int ret = 0;
  375. u32 vmid;
  376. if (!sde_kms || !crtc) {
  377. SDE_ERROR("invalid argument(s)\n");
  378. return -EINVAL;
  379. }
  380. SDE_EVT32(DRMID(crtc), smmu_state->state, smmu_state->transition_type,
  381. post_commit, smmu_state->sui_misr_state,
  382. smmu_state->secure_level, SDE_EVTLOG_FUNC_ENTRY);
  383. if ((!smmu_state->transition_type) ||
  384. ((smmu_state->transition_type == POST_COMMIT) && !post_commit))
  385. /* Bail out */
  386. return 0;
  387. /* enable sui misr if requested, before the transition */
  388. if (smmu_state->sui_misr_state == SUI_MISR_ENABLE_REQ) {
  389. ret = _sde_kms_sui_misr_ctrl(sde_kms, crtc, true);
  390. if (ret)
  391. goto end;
  392. }
  393. mutex_lock(&sde_kms->secure_transition_lock);
  394. switch (smmu_state->state) {
  395. case DETACH_ALL_REQ:
  396. ret = _sde_kms_detach_all_cb(sde_kms, VMID_CP_SEC_DISPLAY);
  397. if (!ret)
  398. smmu_state->state = DETACHED;
  399. break;
  400. case ATTACH_ALL_REQ:
  401. ret = _sde_kms_attach_all_cb(sde_kms, VMID_CP_PIXEL);
  402. if (!ret) {
  403. smmu_state->state = ATTACHED;
  404. smmu_state->secure_level = SDE_DRM_SEC_NON_SEC;
  405. }
  406. break;
  407. case DETACH_SEC_REQ:
  408. vmid = (smmu_state->secure_level == SDE_DRM_SEC_ONLY) ?
  409. VMID_CP_SEC_DISPLAY : VMID_CP_CAMERA_PREVIEW;
  410. ret = _sde_kms_detach_sec_cb(sde_kms, vmid);
  411. if (!ret)
  412. smmu_state->state = DETACHED_SEC;
  413. break;
  414. case ATTACH_SEC_REQ:
  415. ret = _sde_kms_attach_sec_cb(sde_kms, VMID_CP_PIXEL);
  416. if (!ret) {
  417. smmu_state->state = ATTACHED;
  418. smmu_state->secure_level = SDE_DRM_SEC_NON_SEC;
  419. }
  420. break;
  421. default:
  422. SDE_ERROR("crtc%d: invalid smmu state %d transition type %d\n",
  423. DRMID(crtc), smmu_state->state,
  424. smmu_state->transition_type);
  425. ret = -EINVAL;
  426. break;
  427. }
  428. mutex_unlock(&sde_kms->secure_transition_lock);
  429. /* disable sui misr if requested, after the transition */
  430. if (!ret && (smmu_state->sui_misr_state == SUI_MISR_DISABLE_REQ)) {
  431. ret = _sde_kms_sui_misr_ctrl(sde_kms, crtc, false);
  432. if (ret)
  433. goto end;
  434. }
  435. end:
  436. smmu_state->sui_misr_state = NONE;
  437. smmu_state->transition_type = NONE;
  438. smmu_state->transition_error = ret ? true : false;
  439. SDE_DEBUG("crtc %d: old_state %d, new_state %d, sec_lvl %d, ret %d\n",
  440. DRMID(crtc), old_smmu_state, smmu_state->state,
  441. smmu_state->secure_level, ret);
  442. SDE_EVT32(DRMID(crtc), smmu_state->state, smmu_state->transition_type,
  443. smmu_state->transition_error, smmu_state->secure_level,
  444. smmu_state->sui_misr_state, ret, SDE_EVTLOG_FUNC_EXIT);
  445. return ret;
  446. }
  447. static int sde_kms_prepare_secure_transition(struct msm_kms *kms,
  448. struct drm_atomic_state *state)
  449. {
  450. struct drm_crtc *crtc;
  451. struct drm_crtc_state *old_crtc_state;
  452. struct drm_plane *plane;
  453. struct drm_plane_state *plane_state;
  454. struct sde_kms *sde_kms = to_sde_kms(kms);
  455. struct drm_device *dev = sde_kms->dev;
  456. int i, ops = 0, ret = 0;
  457. bool old_valid_fb = false;
  458. for_each_old_crtc_in_state(state, crtc, old_crtc_state, i) {
  459. if (!crtc->state || !crtc->state->active)
  460. continue;
  461. /*
  462. * It is safe to assume only one active crtc,
  463. * and compatible translation modes on the
  464. * planes staged on this crtc.
  465. * otherwise validation would have failed.
  466. * For this CRTC,
  467. */
  468. /*
  469. * 1. Check if old state on the CRTC has planes
  470. * staged with valid fbs
  471. */
  472. for_each_old_plane_in_state(state, plane, plane_state, i) {
  473. if (!plane_state->crtc)
  474. continue;
  475. if (plane_state->fb) {
  476. old_valid_fb = true;
  477. break;
  478. }
  479. }
  480. /*
  481. * 2.Get the operations needed to be performed before
  482. * secure transition can be initiated.
  483. */
  484. ops = sde_crtc_get_secure_transition_ops(crtc,
  485. old_crtc_state, old_valid_fb);
  486. if (ops < 0) {
  487. SDE_ERROR("invalid secure operations %x\n", ops);
  488. return ops;
  489. }
  490. if (!ops)
  491. goto no_ops;
  492. SDE_DEBUG("%d:secure operations(%x) started on state:%pK\n",
  493. crtc->base.id, ops, crtc->state);
  494. SDE_EVT32(DRMID(crtc), ops, crtc->state, old_valid_fb);
  495. /* 3. Perform operations needed for secure transition */
  496. if (ops & SDE_KMS_OPS_WAIT_FOR_TX_DONE) {
  497. SDE_DEBUG("wait_for_transfer_done\n");
  498. sde_kms_wait_for_frame_transfer_complete(kms, crtc);
  499. }
  500. if (ops & SDE_KMS_OPS_CLEANUP_PLANE_FB) {
  501. SDE_DEBUG("cleanup planes\n");
  502. drm_atomic_helper_cleanup_planes(dev, state);
  503. }
  504. if (ops & SDE_KMS_OPS_SECURE_STATE_CHANGE) {
  505. SDE_DEBUG("secure ctrl\n");
  506. _sde_kms_secure_ctrl(sde_kms, crtc, false);
  507. }
  508. if (ops & SDE_KMS_OPS_PREPARE_PLANE_FB) {
  509. SDE_DEBUG("prepare planes %d",
  510. crtc->state->plane_mask);
  511. drm_atomic_crtc_for_each_plane(plane,
  512. crtc) {
  513. const struct drm_plane_helper_funcs *funcs;
  514. plane_state = plane->state;
  515. funcs = plane->helper_private;
  516. SDE_DEBUG("psde:%d FB[%u]\n",
  517. plane->base.id,
  518. plane->fb->base.id);
  519. if (!funcs)
  520. continue;
  521. if (funcs->prepare_fb(plane, plane_state)) {
  522. ret = funcs->prepare_fb(plane,
  523. plane_state);
  524. if (ret)
  525. return ret;
  526. }
  527. }
  528. }
  529. SDE_EVT32(DRMID(crtc), SDE_EVTLOG_FUNC_EXIT);
  530. SDE_DEBUG("secure operations completed\n");
  531. }
  532. no_ops:
  533. return 0;
  534. }
  535. static int _sde_kms_release_splash_buffer(unsigned int mem_addr,
  536. unsigned int splash_buffer_size,
  537. unsigned int ramdump_base,
  538. unsigned int ramdump_buffer_size)
  539. {
  540. unsigned long pfn_start, pfn_end, pfn_idx;
  541. int ret = 0;
  542. if (!mem_addr || !splash_buffer_size) {
  543. SDE_ERROR("invalid params\n");
  544. return -EINVAL;
  545. }
  546. /* leave ramdump memory only if base address matches */
  547. if (ramdump_base == mem_addr &&
  548. ramdump_buffer_size <= splash_buffer_size) {
  549. mem_addr += ramdump_buffer_size;
  550. splash_buffer_size -= ramdump_buffer_size;
  551. }
  552. pfn_start = mem_addr >> PAGE_SHIFT;
  553. pfn_end = (mem_addr + splash_buffer_size) >> PAGE_SHIFT;
  554. ret = memblock_free(mem_addr, splash_buffer_size);
  555. if (ret) {
  556. SDE_ERROR("continuous splash memory free failed:%d\n", ret);
  557. return ret;
  558. }
  559. for (pfn_idx = pfn_start; pfn_idx < pfn_end; pfn_idx++)
  560. free_reserved_page(pfn_to_page(pfn_idx));
  561. return ret;
  562. }
  563. static int _sde_kms_splash_mem_get(struct sde_kms *sde_kms,
  564. struct sde_splash_mem *splash)
  565. {
  566. struct msm_mmu *mmu = NULL;
  567. int ret = 0;
  568. if (!sde_kms->aspace[0]) {
  569. SDE_ERROR("aspace not found for sde kms node\n");
  570. return -EINVAL;
  571. }
  572. mmu = sde_kms->aspace[0]->mmu;
  573. if (!mmu) {
  574. SDE_ERROR("mmu not found for aspace\n");
  575. return -EINVAL;
  576. }
  577. if (!splash || !mmu->funcs || !mmu->funcs->one_to_one_map) {
  578. SDE_ERROR("invalid input params for map\n");
  579. return -EINVAL;
  580. }
  581. if (!splash->ref_cnt) {
  582. ret = mmu->funcs->one_to_one_map(mmu, splash->splash_buf_base,
  583. splash->splash_buf_base,
  584. splash->splash_buf_size,
  585. IOMMU_READ | IOMMU_NOEXEC);
  586. if (ret)
  587. SDE_ERROR("splash memory smmu map failed:%d\n", ret);
  588. }
  589. splash->ref_cnt++;
  590. SDE_DEBUG("one2one mapping done for base:%lx size:%x ref_cnt:%d\n",
  591. splash->splash_buf_base,
  592. splash->splash_buf_size,
  593. splash->ref_cnt);
  594. return ret;
  595. }
  596. static int _sde_kms_map_all_splash_regions(struct sde_kms *sde_kms)
  597. {
  598. int i = 0;
  599. int ret = 0;
  600. if (!sde_kms)
  601. return -EINVAL;
  602. for (i = 0; i < sde_kms->splash_data.num_splash_displays; i++) {
  603. ret = _sde_kms_splash_mem_get(sde_kms,
  604. sde_kms->splash_data.splash_display[i].splash);
  605. if (ret)
  606. return ret;
  607. }
  608. return ret;
  609. }
  610. static int _sde_kms_splash_mem_put(struct sde_kms *sde_kms,
  611. struct sde_splash_mem *splash)
  612. {
  613. struct msm_mmu *mmu = NULL;
  614. int rc = 0;
  615. if (!sde_kms || !sde_kms->aspace[0] || !sde_kms->aspace[0]->mmu) {
  616. SDE_ERROR("invalid params\n");
  617. return -EINVAL;
  618. }
  619. mmu = sde_kms->aspace[0]->mmu;
  620. if (!splash || !splash->ref_cnt ||
  621. !mmu || !mmu->funcs || !mmu->funcs->one_to_one_unmap)
  622. return -EINVAL;
  623. splash->ref_cnt--;
  624. SDE_DEBUG("splash base:%lx refcnt:%d\n",
  625. splash->splash_buf_base, splash->ref_cnt);
  626. if (!splash->ref_cnt) {
  627. mmu->funcs->one_to_one_unmap(mmu, splash->splash_buf_base,
  628. splash->splash_buf_size);
  629. rc = _sde_kms_release_splash_buffer(splash->splash_buf_base,
  630. splash->splash_buf_size, splash->ramdump_base,
  631. splash->ramdump_size);
  632. splash->splash_buf_base = 0;
  633. splash->splash_buf_size = 0;
  634. }
  635. return rc;
  636. }
  637. static int _sde_kms_unmap_all_splash_regions(struct sde_kms *sde_kms)
  638. {
  639. int i = 0;
  640. int ret = 0;
  641. if (!sde_kms)
  642. return -EINVAL;
  643. for (i = 0; i < sde_kms->splash_data.num_splash_displays; i++) {
  644. ret = _sde_kms_splash_mem_put(sde_kms,
  645. sde_kms->splash_data.splash_display[i].splash);
  646. if (ret)
  647. return ret;
  648. }
  649. return ret;
  650. }
  651. static void sde_kms_prepare_commit(struct msm_kms *kms,
  652. struct drm_atomic_state *state)
  653. {
  654. struct sde_kms *sde_kms;
  655. struct msm_drm_private *priv;
  656. struct drm_device *dev;
  657. struct drm_encoder *encoder;
  658. struct drm_crtc *crtc;
  659. struct drm_crtc_state *crtc_state;
  660. int i, rc;
  661. if (!kms)
  662. return;
  663. sde_kms = to_sde_kms(kms);
  664. dev = sde_kms->dev;
  665. if (!dev || !dev->dev_private)
  666. return;
  667. priv = dev->dev_private;
  668. SDE_ATRACE_BEGIN("prepare_commit");
  669. rc = pm_runtime_get_sync(sde_kms->dev->dev);
  670. if (rc < 0) {
  671. SDE_ERROR("failed to enable power resources %d\n", rc);
  672. SDE_EVT32(rc, SDE_EVTLOG_ERROR);
  673. goto end;
  674. }
  675. if (sde_kms->first_kickoff) {
  676. sde_power_scale_reg_bus(&priv->phandle, VOTE_INDEX_HIGH, false);
  677. sde_kms->first_kickoff = false;
  678. }
  679. for_each_old_crtc_in_state(state, crtc, crtc_state, i) {
  680. list_for_each_entry(encoder, &dev->mode_config.encoder_list,
  681. head) {
  682. if (encoder->crtc != crtc)
  683. continue;
  684. sde_encoder_prepare_commit(encoder);
  685. }
  686. }
  687. /*
  688. * NOTE: for secure use cases we want to apply the new HW
  689. * configuration only after completing preparation for secure
  690. * transitions prepare below if any transtions is required.
  691. */
  692. sde_kms_prepare_secure_transition(kms, state);
  693. end:
  694. SDE_ATRACE_END("prepare_commit");
  695. }
  696. static void sde_kms_commit(struct msm_kms *kms,
  697. struct drm_atomic_state *old_state)
  698. {
  699. struct sde_kms *sde_kms;
  700. struct drm_crtc *crtc;
  701. struct drm_crtc_state *old_crtc_state;
  702. int i;
  703. if (!kms || !old_state)
  704. return;
  705. sde_kms = to_sde_kms(kms);
  706. if (!sde_kms_power_resource_is_enabled(sde_kms->dev)) {
  707. SDE_ERROR("power resource is not enabled\n");
  708. return;
  709. }
  710. SDE_ATRACE_BEGIN("sde_kms_commit");
  711. for_each_old_crtc_in_state(old_state, crtc, old_crtc_state, i) {
  712. if (crtc->state->active) {
  713. SDE_EVT32(DRMID(crtc));
  714. sde_crtc_commit_kickoff(crtc, old_crtc_state);
  715. }
  716. }
  717. SDE_ATRACE_END("sde_kms_commit");
  718. }
  719. static void _sde_kms_free_splash_region(struct sde_kms *sde_kms,
  720. struct sde_splash_display *splash_display)
  721. {
  722. if (!sde_kms || !splash_display ||
  723. !sde_kms->splash_data.num_splash_displays)
  724. return;
  725. _sde_kms_splash_mem_put(sde_kms, splash_display->splash);
  726. sde_kms->splash_data.num_splash_displays--;
  727. SDE_DEBUG("cont_splash handoff done, remaining:%d\n",
  728. sde_kms->splash_data.num_splash_displays);
  729. memset(splash_display, 0x0, sizeof(struct sde_splash_display));
  730. }
  731. static void _sde_kms_release_splash_resource(struct sde_kms *sde_kms,
  732. struct drm_crtc *crtc)
  733. {
  734. struct msm_drm_private *priv;
  735. struct sde_splash_display *splash_display;
  736. int i;
  737. if (!sde_kms || !crtc)
  738. return;
  739. priv = sde_kms->dev->dev_private;
  740. if (!crtc->state->active || !sde_kms->splash_data.num_splash_displays)
  741. return;
  742. SDE_EVT32(DRMID(crtc), crtc->state->active,
  743. sde_kms->splash_data.num_splash_displays);
  744. for (i = 0; i < MAX_DSI_DISPLAYS; i++) {
  745. splash_display = &sde_kms->splash_data.splash_display[i];
  746. if (splash_display->encoder &&
  747. crtc == splash_display->encoder->crtc)
  748. break;
  749. }
  750. if (i >= MAX_DSI_DISPLAYS)
  751. return;
  752. if (splash_display->cont_splash_enabled) {
  753. sde_encoder_update_caps_for_cont_splash(splash_display->encoder,
  754. splash_display, false);
  755. _sde_kms_free_splash_region(sde_kms, splash_display);
  756. }
  757. /* remove the votes if all displays are done with splash */
  758. if (!sde_kms->splash_data.num_splash_displays) {
  759. for (i = 0; i < SDE_POWER_HANDLE_DBUS_ID_MAX; i++)
  760. sde_power_data_bus_set_quota(&priv->phandle, i,
  761. SDE_POWER_HANDLE_ENABLE_BUS_AB_QUOTA,
  762. SDE_POWER_HANDLE_ENABLE_BUS_IB_QUOTA);
  763. pm_runtime_put_sync(sde_kms->dev->dev);
  764. }
  765. }
  766. static void sde_kms_complete_commit(struct msm_kms *kms,
  767. struct drm_atomic_state *old_state)
  768. {
  769. struct sde_kms *sde_kms;
  770. struct msm_drm_private *priv;
  771. struct drm_crtc *crtc;
  772. struct drm_crtc_state *old_crtc_state;
  773. struct drm_connector *connector;
  774. struct drm_connector_state *old_conn_state;
  775. int i, rc = 0;
  776. if (!kms || !old_state)
  777. return;
  778. sde_kms = to_sde_kms(kms);
  779. if (!sde_kms->dev || !sde_kms->dev->dev_private)
  780. return;
  781. priv = sde_kms->dev->dev_private;
  782. if (sde_kms_power_resource_is_enabled(sde_kms->dev) < 0) {
  783. SDE_ERROR("power resource is not enabled\n");
  784. return;
  785. }
  786. SDE_ATRACE_BEGIN("sde_kms_complete_commit");
  787. for_each_old_crtc_in_state(old_state, crtc, old_crtc_state, i) {
  788. sde_crtc_complete_commit(crtc, old_crtc_state);
  789. /* complete secure transitions if any */
  790. if (sde_kms->smmu_state.transition_type == POST_COMMIT)
  791. _sde_kms_secure_ctrl(sde_kms, crtc, true);
  792. }
  793. for_each_old_connector_in_state(old_state, connector,
  794. old_conn_state, i) {
  795. struct sde_connector *c_conn;
  796. c_conn = to_sde_connector(connector);
  797. if (!c_conn->ops.post_kickoff)
  798. continue;
  799. rc = c_conn->ops.post_kickoff(connector);
  800. if (rc) {
  801. pr_err("Connector Post kickoff failed rc=%d\n",
  802. rc);
  803. }
  804. }
  805. pm_runtime_put_sync(sde_kms->dev->dev);
  806. for_each_old_crtc_in_state(old_state, crtc, old_crtc_state, i)
  807. _sde_kms_release_splash_resource(sde_kms, crtc);
  808. SDE_EVT32_VERBOSE(SDE_EVTLOG_FUNC_EXIT);
  809. SDE_ATRACE_END("sde_kms_complete_commit");
  810. }
  811. static void sde_kms_wait_for_commit_done(struct msm_kms *kms,
  812. struct drm_crtc *crtc)
  813. {
  814. struct drm_encoder *encoder;
  815. struct drm_device *dev;
  816. int ret;
  817. if (!kms || !crtc || !crtc->state) {
  818. SDE_ERROR("invalid params\n");
  819. return;
  820. }
  821. dev = crtc->dev;
  822. if (!crtc->state->enable) {
  823. SDE_DEBUG("[crtc:%d] not enable\n", crtc->base.id);
  824. return;
  825. }
  826. if (!crtc->state->active) {
  827. SDE_DEBUG("[crtc:%d] not active\n", crtc->base.id);
  828. return;
  829. }
  830. if (!sde_kms_power_resource_is_enabled(crtc->dev)) {
  831. SDE_ERROR("power resource is not enabled\n");
  832. return;
  833. }
  834. SDE_ATRACE_BEGIN("sde_kms_wait_for_commit_done");
  835. list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
  836. if (encoder->crtc != crtc)
  837. continue;
  838. /*
  839. * Wait for post-flush if necessary to delay before
  840. * plane_cleanup. For example, wait for vsync in case of video
  841. * mode panels. This may be a no-op for command mode panels.
  842. */
  843. SDE_EVT32_VERBOSE(DRMID(crtc));
  844. ret = sde_encoder_wait_for_event(encoder, MSM_ENC_COMMIT_DONE);
  845. if (ret && ret != -EWOULDBLOCK) {
  846. SDE_ERROR("wait for commit done returned %d\n", ret);
  847. sde_crtc_request_frame_reset(crtc);
  848. break;
  849. }
  850. sde_crtc_complete_flip(crtc, NULL);
  851. }
  852. SDE_ATRACE_END("sde_ksm_wait_for_commit_done");
  853. }
  854. static void sde_kms_prepare_fence(struct msm_kms *kms,
  855. struct drm_atomic_state *old_state)
  856. {
  857. struct drm_crtc *crtc;
  858. struct drm_crtc_state *old_crtc_state;
  859. int i, rc;
  860. if (!kms || !old_state || !old_state->dev || !old_state->acquire_ctx) {
  861. SDE_ERROR("invalid argument(s)\n");
  862. return;
  863. }
  864. SDE_ATRACE_BEGIN("sde_kms_prepare_fence");
  865. retry:
  866. /* attempt to acquire ww mutex for connection */
  867. rc = drm_modeset_lock(&old_state->dev->mode_config.connection_mutex,
  868. old_state->acquire_ctx);
  869. if (rc == -EDEADLK) {
  870. drm_modeset_backoff(old_state->acquire_ctx);
  871. goto retry;
  872. }
  873. /* old_state actually contains updated crtc pointers */
  874. for_each_old_crtc_in_state(old_state, crtc, old_crtc_state, i) {
  875. if (crtc->state->active)
  876. sde_crtc_prepare_commit(crtc, old_crtc_state);
  877. }
  878. SDE_ATRACE_END("sde_kms_prepare_fence");
  879. }
  880. /**
  881. * _sde_kms_get_displays - query for underlying display handles and cache them
  882. * @sde_kms: Pointer to sde kms structure
  883. * Returns: Zero on success
  884. */
  885. static int _sde_kms_get_displays(struct sde_kms *sde_kms)
  886. {
  887. int rc = -ENOMEM;
  888. if (!sde_kms) {
  889. SDE_ERROR("invalid sde kms\n");
  890. return -EINVAL;
  891. }
  892. /* dsi */
  893. sde_kms->dsi_displays = NULL;
  894. sde_kms->dsi_display_count = dsi_display_get_num_of_displays();
  895. if (sde_kms->dsi_display_count) {
  896. sde_kms->dsi_displays = kcalloc(sde_kms->dsi_display_count,
  897. sizeof(void *),
  898. GFP_KERNEL);
  899. if (!sde_kms->dsi_displays) {
  900. SDE_ERROR("failed to allocate dsi displays\n");
  901. goto exit_deinit_dsi;
  902. }
  903. sde_kms->dsi_display_count =
  904. dsi_display_get_active_displays(sde_kms->dsi_displays,
  905. sde_kms->dsi_display_count);
  906. }
  907. /* wb */
  908. sde_kms->wb_displays = NULL;
  909. sde_kms->wb_display_count = sde_wb_get_num_of_displays();
  910. if (sde_kms->wb_display_count) {
  911. sde_kms->wb_displays = kcalloc(sde_kms->wb_display_count,
  912. sizeof(void *),
  913. GFP_KERNEL);
  914. if (!sde_kms->wb_displays) {
  915. SDE_ERROR("failed to allocate wb displays\n");
  916. goto exit_deinit_wb;
  917. }
  918. sde_kms->wb_display_count =
  919. wb_display_get_displays(sde_kms->wb_displays,
  920. sde_kms->wb_display_count);
  921. }
  922. /* dp */
  923. sde_kms->dp_displays = NULL;
  924. sde_kms->dp_display_count = dp_display_get_num_of_displays();
  925. if (sde_kms->dp_display_count) {
  926. sde_kms->dp_displays = kcalloc(sde_kms->dp_display_count,
  927. sizeof(void *), GFP_KERNEL);
  928. if (!sde_kms->dp_displays) {
  929. SDE_ERROR("failed to allocate dp displays\n");
  930. goto exit_deinit_dp;
  931. }
  932. sde_kms->dp_display_count =
  933. dp_display_get_displays(sde_kms->dp_displays,
  934. sde_kms->dp_display_count);
  935. sde_kms->dp_stream_count = dp_display_get_num_of_streams();
  936. }
  937. return 0;
  938. exit_deinit_dp:
  939. kfree(sde_kms->dp_displays);
  940. sde_kms->dp_stream_count = 0;
  941. sde_kms->dp_display_count = 0;
  942. sde_kms->dp_displays = NULL;
  943. exit_deinit_wb:
  944. kfree(sde_kms->wb_displays);
  945. sde_kms->wb_display_count = 0;
  946. sde_kms->wb_displays = NULL;
  947. exit_deinit_dsi:
  948. kfree(sde_kms->dsi_displays);
  949. sde_kms->dsi_display_count = 0;
  950. sde_kms->dsi_displays = NULL;
  951. return rc;
  952. }
  953. /**
  954. * _sde_kms_release_displays - release cache of underlying display handles
  955. * @sde_kms: Pointer to sde kms structure
  956. */
  957. static void _sde_kms_release_displays(struct sde_kms *sde_kms)
  958. {
  959. if (!sde_kms) {
  960. SDE_ERROR("invalid sde kms\n");
  961. return;
  962. }
  963. kfree(sde_kms->wb_displays);
  964. sde_kms->wb_displays = NULL;
  965. sde_kms->wb_display_count = 0;
  966. kfree(sde_kms->dsi_displays);
  967. sde_kms->dsi_displays = NULL;
  968. sde_kms->dsi_display_count = 0;
  969. }
  970. /**
  971. * _sde_kms_setup_displays - create encoders, bridges and connectors
  972. * for underlying displays
  973. * @dev: Pointer to drm device structure
  974. * @priv: Pointer to private drm device data
  975. * @sde_kms: Pointer to sde kms structure
  976. * Returns: Zero on success
  977. */
  978. static int _sde_kms_setup_displays(struct drm_device *dev,
  979. struct msm_drm_private *priv,
  980. struct sde_kms *sde_kms)
  981. {
  982. static const struct sde_connector_ops dsi_ops = {
  983. .set_info_blob = dsi_conn_set_info_blob,
  984. .detect = dsi_conn_detect,
  985. .get_modes = dsi_connector_get_modes,
  986. .pre_destroy = dsi_connector_put_modes,
  987. .mode_valid = dsi_conn_mode_valid,
  988. .get_info = dsi_display_get_info,
  989. .set_backlight = dsi_display_set_backlight,
  990. .soft_reset = dsi_display_soft_reset,
  991. .pre_kickoff = dsi_conn_pre_kickoff,
  992. .clk_ctrl = dsi_display_clk_ctrl,
  993. .set_power = dsi_display_set_power,
  994. .get_mode_info = dsi_conn_get_mode_info,
  995. .get_dst_format = dsi_display_get_dst_format,
  996. .post_kickoff = dsi_conn_post_kickoff,
  997. .check_status = dsi_display_check_status,
  998. .enable_event = dsi_conn_enable_event,
  999. .cmd_transfer = dsi_display_cmd_transfer,
  1000. .cont_splash_config = dsi_display_cont_splash_config,
  1001. .get_panel_vfp = dsi_display_get_panel_vfp,
  1002. .get_default_lms = dsi_display_get_default_lms,
  1003. };
  1004. static const struct sde_connector_ops wb_ops = {
  1005. .post_init = sde_wb_connector_post_init,
  1006. .set_info_blob = sde_wb_connector_set_info_blob,
  1007. .detect = sde_wb_connector_detect,
  1008. .get_modes = sde_wb_connector_get_modes,
  1009. .set_property = sde_wb_connector_set_property,
  1010. .get_info = sde_wb_get_info,
  1011. .soft_reset = NULL,
  1012. .get_mode_info = sde_wb_get_mode_info,
  1013. .get_dst_format = NULL,
  1014. .check_status = NULL,
  1015. .cmd_transfer = NULL,
  1016. .cont_splash_config = NULL,
  1017. .get_panel_vfp = NULL,
  1018. };
  1019. static const struct sde_connector_ops dp_ops = {
  1020. .post_init = dp_connector_post_init,
  1021. .detect = dp_connector_detect,
  1022. .get_modes = dp_connector_get_modes,
  1023. .mode_valid = dp_connector_mode_valid,
  1024. .get_info = dp_connector_get_info,
  1025. .get_mode_info = dp_connector_get_mode_info,
  1026. .post_open = dp_connector_post_open,
  1027. .check_status = NULL,
  1028. .config_hdr = dp_connector_config_hdr,
  1029. .cmd_transfer = NULL,
  1030. .cont_splash_config = NULL,
  1031. .get_panel_vfp = NULL,
  1032. .update_pps = dp_connector_update_pps,
  1033. };
  1034. struct msm_display_info info;
  1035. struct drm_encoder *encoder;
  1036. void *display, *connector;
  1037. int i, max_encoders;
  1038. int rc = 0;
  1039. if (!dev || !priv || !sde_kms) {
  1040. SDE_ERROR("invalid argument(s)\n");
  1041. return -EINVAL;
  1042. }
  1043. max_encoders = sde_kms->dsi_display_count + sde_kms->wb_display_count +
  1044. sde_kms->dp_display_count +
  1045. sde_kms->dp_stream_count;
  1046. if (max_encoders > ARRAY_SIZE(priv->encoders)) {
  1047. max_encoders = ARRAY_SIZE(priv->encoders);
  1048. SDE_ERROR("capping number of displays to %d", max_encoders);
  1049. }
  1050. /* dsi */
  1051. for (i = 0; i < sde_kms->dsi_display_count &&
  1052. priv->num_encoders < max_encoders; ++i) {
  1053. display = sde_kms->dsi_displays[i];
  1054. encoder = NULL;
  1055. memset(&info, 0x0, sizeof(info));
  1056. rc = dsi_display_get_info(NULL, &info, display);
  1057. if (rc) {
  1058. SDE_ERROR("dsi get_info %d failed\n", i);
  1059. continue;
  1060. }
  1061. encoder = sde_encoder_init(dev, &info);
  1062. if (IS_ERR_OR_NULL(encoder)) {
  1063. SDE_ERROR("encoder init failed for dsi %d\n", i);
  1064. continue;
  1065. }
  1066. rc = dsi_display_drm_bridge_init(display, encoder);
  1067. if (rc) {
  1068. SDE_ERROR("dsi bridge %d init failed, %d\n", i, rc);
  1069. sde_encoder_destroy(encoder);
  1070. continue;
  1071. }
  1072. connector = sde_connector_init(dev,
  1073. encoder,
  1074. 0,
  1075. display,
  1076. &dsi_ops,
  1077. DRM_CONNECTOR_POLL_HPD,
  1078. DRM_MODE_CONNECTOR_DSI);
  1079. if (connector) {
  1080. priv->encoders[priv->num_encoders++] = encoder;
  1081. priv->connectors[priv->num_connectors++] = connector;
  1082. } else {
  1083. SDE_ERROR("dsi %d connector init failed\n", i);
  1084. dsi_display_drm_bridge_deinit(display);
  1085. sde_encoder_destroy(encoder);
  1086. }
  1087. }
  1088. /* wb */
  1089. for (i = 0; i < sde_kms->wb_display_count &&
  1090. priv->num_encoders < max_encoders; ++i) {
  1091. display = sde_kms->wb_displays[i];
  1092. encoder = NULL;
  1093. memset(&info, 0x0, sizeof(info));
  1094. rc = sde_wb_get_info(NULL, &info, display);
  1095. if (rc) {
  1096. SDE_ERROR("wb get_info %d failed\n", i);
  1097. continue;
  1098. }
  1099. encoder = sde_encoder_init(dev, &info);
  1100. if (IS_ERR_OR_NULL(encoder)) {
  1101. SDE_ERROR("encoder init failed for wb %d\n", i);
  1102. continue;
  1103. }
  1104. rc = sde_wb_drm_init(display, encoder);
  1105. if (rc) {
  1106. SDE_ERROR("wb bridge %d init failed, %d\n", i, rc);
  1107. sde_encoder_destroy(encoder);
  1108. continue;
  1109. }
  1110. connector = sde_connector_init(dev,
  1111. encoder,
  1112. 0,
  1113. display,
  1114. &wb_ops,
  1115. DRM_CONNECTOR_POLL_HPD,
  1116. DRM_MODE_CONNECTOR_VIRTUAL);
  1117. if (connector) {
  1118. priv->encoders[priv->num_encoders++] = encoder;
  1119. priv->connectors[priv->num_connectors++] = connector;
  1120. } else {
  1121. SDE_ERROR("wb %d connector init failed\n", i);
  1122. sde_wb_drm_deinit(display);
  1123. sde_encoder_destroy(encoder);
  1124. }
  1125. }
  1126. /* dp */
  1127. for (i = 0; i < sde_kms->dp_display_count &&
  1128. priv->num_encoders < max_encoders; ++i) {
  1129. int idx;
  1130. display = sde_kms->dp_displays[i];
  1131. encoder = NULL;
  1132. memset(&info, 0x0, sizeof(info));
  1133. rc = dp_connector_get_info(NULL, &info, display);
  1134. if (rc) {
  1135. SDE_ERROR("dp get_info %d failed\n", i);
  1136. continue;
  1137. }
  1138. encoder = sde_encoder_init(dev, &info);
  1139. if (IS_ERR_OR_NULL(encoder)) {
  1140. SDE_ERROR("dp encoder init failed %d\n", i);
  1141. continue;
  1142. }
  1143. rc = dp_drm_bridge_init(display, encoder);
  1144. if (rc) {
  1145. SDE_ERROR("dp bridge %d init failed, %d\n", i, rc);
  1146. sde_encoder_destroy(encoder);
  1147. continue;
  1148. }
  1149. connector = sde_connector_init(dev,
  1150. encoder,
  1151. NULL,
  1152. display,
  1153. &dp_ops,
  1154. DRM_CONNECTOR_POLL_HPD,
  1155. DRM_MODE_CONNECTOR_DisplayPort);
  1156. if (connector) {
  1157. priv->encoders[priv->num_encoders++] = encoder;
  1158. priv->connectors[priv->num_connectors++] = connector;
  1159. } else {
  1160. SDE_ERROR("dp %d connector init failed\n", i);
  1161. dp_drm_bridge_deinit(display);
  1162. sde_encoder_destroy(encoder);
  1163. }
  1164. /* update display cap to MST_MODE for DP MST encoders */
  1165. info.capabilities |= MSM_DISPLAY_CAP_MST_MODE;
  1166. for (idx = 0; idx < sde_kms->dp_stream_count; idx++) {
  1167. info.h_tile_instance[0] = idx;
  1168. encoder = sde_encoder_init(dev, &info);
  1169. if (IS_ERR_OR_NULL(encoder)) {
  1170. SDE_ERROR("dp mst encoder init failed %d\n", i);
  1171. continue;
  1172. }
  1173. rc = dp_mst_drm_bridge_init(display, encoder);
  1174. if (rc) {
  1175. SDE_ERROR("dp mst bridge %d init failed, %d\n",
  1176. i, rc);
  1177. sde_encoder_destroy(encoder);
  1178. continue;
  1179. }
  1180. priv->encoders[priv->num_encoders++] = encoder;
  1181. }
  1182. }
  1183. return 0;
  1184. }
  1185. static void _sde_kms_drm_obj_destroy(struct sde_kms *sde_kms)
  1186. {
  1187. struct msm_drm_private *priv;
  1188. int i;
  1189. if (!sde_kms) {
  1190. SDE_ERROR("invalid sde_kms\n");
  1191. return;
  1192. } else if (!sde_kms->dev) {
  1193. SDE_ERROR("invalid dev\n");
  1194. return;
  1195. } else if (!sde_kms->dev->dev_private) {
  1196. SDE_ERROR("invalid dev_private\n");
  1197. return;
  1198. }
  1199. priv = sde_kms->dev->dev_private;
  1200. for (i = 0; i < priv->num_crtcs; i++)
  1201. priv->crtcs[i]->funcs->destroy(priv->crtcs[i]);
  1202. priv->num_crtcs = 0;
  1203. for (i = 0; i < priv->num_planes; i++)
  1204. priv->planes[i]->funcs->destroy(priv->planes[i]);
  1205. priv->num_planes = 0;
  1206. for (i = 0; i < priv->num_connectors; i++)
  1207. priv->connectors[i]->funcs->destroy(priv->connectors[i]);
  1208. priv->num_connectors = 0;
  1209. for (i = 0; i < priv->num_encoders; i++)
  1210. priv->encoders[i]->funcs->destroy(priv->encoders[i]);
  1211. priv->num_encoders = 0;
  1212. _sde_kms_release_displays(sde_kms);
  1213. }
  1214. static int _sde_kms_drm_obj_init(struct sde_kms *sde_kms)
  1215. {
  1216. struct drm_device *dev;
  1217. struct drm_plane *primary_planes[MAX_PLANES], *plane;
  1218. struct drm_crtc *crtc;
  1219. struct msm_drm_private *priv;
  1220. struct sde_mdss_cfg *catalog;
  1221. int primary_planes_idx = 0, i, ret;
  1222. int max_crtc_count;
  1223. u32 sspp_id[MAX_PLANES];
  1224. u32 master_plane_id[MAX_PLANES];
  1225. u32 num_virt_planes = 0;
  1226. if (!sde_kms || !sde_kms->dev || !sde_kms->dev->dev) {
  1227. SDE_ERROR("invalid sde_kms\n");
  1228. return -EINVAL;
  1229. }
  1230. dev = sde_kms->dev;
  1231. priv = dev->dev_private;
  1232. catalog = sde_kms->catalog;
  1233. ret = sde_core_irq_domain_add(sde_kms);
  1234. if (ret)
  1235. goto fail_irq;
  1236. /*
  1237. * Query for underlying display drivers, and create connectors,
  1238. * bridges and encoders for them.
  1239. */
  1240. if (!_sde_kms_get_displays(sde_kms))
  1241. (void)_sde_kms_setup_displays(dev, priv, sde_kms);
  1242. max_crtc_count = min(catalog->mixer_count, priv->num_encoders);
  1243. /* Create the planes */
  1244. for (i = 0; i < catalog->sspp_count; i++) {
  1245. bool primary = true;
  1246. if (catalog->sspp[i].features & BIT(SDE_SSPP_CURSOR)
  1247. || primary_planes_idx >= max_crtc_count)
  1248. primary = false;
  1249. plane = sde_plane_init(dev, catalog->sspp[i].id, primary,
  1250. (1UL << max_crtc_count) - 1, 0);
  1251. if (IS_ERR(plane)) {
  1252. SDE_ERROR("sde_plane_init failed\n");
  1253. ret = PTR_ERR(plane);
  1254. goto fail;
  1255. }
  1256. priv->planes[priv->num_planes++] = plane;
  1257. if (primary)
  1258. primary_planes[primary_planes_idx++] = plane;
  1259. if (sde_hw_sspp_multirect_enabled(&catalog->sspp[i]) &&
  1260. sde_is_custom_client()) {
  1261. int priority =
  1262. catalog->sspp[i].sblk->smart_dma_priority;
  1263. sspp_id[priority - 1] = catalog->sspp[i].id;
  1264. master_plane_id[priority - 1] = plane->base.id;
  1265. num_virt_planes++;
  1266. }
  1267. }
  1268. /* Initialize smart DMA virtual planes */
  1269. for (i = 0; i < num_virt_planes; i++) {
  1270. plane = sde_plane_init(dev, sspp_id[i], false,
  1271. (1UL << max_crtc_count) - 1, master_plane_id[i]);
  1272. if (IS_ERR(plane)) {
  1273. SDE_ERROR("sde_plane for virtual SSPP init failed\n");
  1274. ret = PTR_ERR(plane);
  1275. goto fail;
  1276. }
  1277. priv->planes[priv->num_planes++] = plane;
  1278. }
  1279. max_crtc_count = min(max_crtc_count, primary_planes_idx);
  1280. /* Create one CRTC per encoder */
  1281. for (i = 0; i < max_crtc_count; i++) {
  1282. crtc = sde_crtc_init(dev, primary_planes[i]);
  1283. if (IS_ERR(crtc)) {
  1284. ret = PTR_ERR(crtc);
  1285. goto fail;
  1286. }
  1287. priv->crtcs[priv->num_crtcs++] = crtc;
  1288. }
  1289. if (sde_is_custom_client()) {
  1290. /* All CRTCs are compatible with all planes */
  1291. for (i = 0; i < priv->num_planes; i++)
  1292. priv->planes[i]->possible_crtcs =
  1293. (1 << priv->num_crtcs) - 1;
  1294. }
  1295. /* All CRTCs are compatible with all encoders */
  1296. for (i = 0; i < priv->num_encoders; i++)
  1297. priv->encoders[i]->possible_crtcs = (1 << priv->num_crtcs) - 1;
  1298. return 0;
  1299. fail:
  1300. _sde_kms_drm_obj_destroy(sde_kms);
  1301. fail_irq:
  1302. sde_core_irq_domain_fini(sde_kms);
  1303. return ret;
  1304. }
  1305. /**
  1306. * sde_kms_timeline_status - provides current timeline status
  1307. * This API should be called without mode config lock.
  1308. * @dev: Pointer to drm device
  1309. */
  1310. void sde_kms_timeline_status(struct drm_device *dev)
  1311. {
  1312. struct drm_crtc *crtc;
  1313. struct drm_connector *conn;
  1314. struct drm_connector_list_iter conn_iter;
  1315. if (!dev) {
  1316. SDE_ERROR("invalid drm device node\n");
  1317. return;
  1318. }
  1319. drm_for_each_crtc(crtc, dev)
  1320. sde_crtc_timeline_status(crtc);
  1321. if (mutex_is_locked(&dev->mode_config.mutex)) {
  1322. /*
  1323. *Probably locked from last close dumping status anyway
  1324. */
  1325. SDE_ERROR("dumping conn_timeline without mode_config lock\n");
  1326. drm_connector_list_iter_begin(dev, &conn_iter);
  1327. drm_for_each_connector_iter(conn, &conn_iter)
  1328. sde_conn_timeline_status(conn);
  1329. drm_connector_list_iter_end(&conn_iter);
  1330. return;
  1331. }
  1332. mutex_lock(&dev->mode_config.mutex);
  1333. drm_connector_list_iter_begin(dev, &conn_iter);
  1334. drm_for_each_connector_iter(conn, &conn_iter)
  1335. sde_conn_timeline_status(conn);
  1336. drm_connector_list_iter_end(&conn_iter);
  1337. mutex_unlock(&dev->mode_config.mutex);
  1338. }
  1339. static int sde_kms_postinit(struct msm_kms *kms)
  1340. {
  1341. struct sde_kms *sde_kms = to_sde_kms(kms);
  1342. struct drm_device *dev;
  1343. struct drm_crtc *crtc;
  1344. int rc;
  1345. if (!sde_kms || !sde_kms->dev || !sde_kms->dev->dev) {
  1346. SDE_ERROR("invalid sde_kms\n");
  1347. return -EINVAL;
  1348. }
  1349. dev = sde_kms->dev;
  1350. rc = _sde_debugfs_init(sde_kms);
  1351. if (rc)
  1352. SDE_ERROR("sde_debugfs init failed: %d\n", rc);
  1353. drm_for_each_crtc(crtc, dev)
  1354. sde_crtc_post_init(dev, crtc);
  1355. return rc;
  1356. }
  1357. static long sde_kms_round_pixclk(struct msm_kms *kms, unsigned long rate,
  1358. struct drm_encoder *encoder)
  1359. {
  1360. return rate;
  1361. }
  1362. static void _sde_kms_hw_destroy(struct sde_kms *sde_kms,
  1363. struct platform_device *pdev)
  1364. {
  1365. struct drm_device *dev;
  1366. struct msm_drm_private *priv;
  1367. int i;
  1368. if (!sde_kms || !pdev)
  1369. return;
  1370. dev = sde_kms->dev;
  1371. if (!dev)
  1372. return;
  1373. priv = dev->dev_private;
  1374. if (!priv)
  1375. return;
  1376. if (sde_kms->genpd_init) {
  1377. sde_kms->genpd_init = false;
  1378. pm_genpd_remove(&sde_kms->genpd);
  1379. of_genpd_del_provider(pdev->dev.of_node);
  1380. }
  1381. if (sde_kms->hw_intr)
  1382. sde_hw_intr_destroy(sde_kms->hw_intr);
  1383. sde_kms->hw_intr = NULL;
  1384. if (sde_kms->power_event)
  1385. sde_power_handle_unregister_event(
  1386. &priv->phandle, sde_kms->power_event);
  1387. _sde_kms_release_displays(sde_kms);
  1388. _sde_kms_unmap_all_splash_regions(sde_kms);
  1389. /* safe to call these more than once during shutdown */
  1390. _sde_debugfs_destroy(sde_kms);
  1391. _sde_kms_mmu_destroy(sde_kms);
  1392. if (sde_kms->catalog) {
  1393. for (i = 0; i < sde_kms->catalog->vbif_count; i++) {
  1394. u32 vbif_idx = sde_kms->catalog->vbif[i].id;
  1395. if ((vbif_idx < VBIF_MAX) && sde_kms->hw_vbif[vbif_idx])
  1396. sde_hw_vbif_destroy(sde_kms->hw_vbif[vbif_idx]);
  1397. }
  1398. }
  1399. if (sde_kms->rm_init)
  1400. sde_rm_destroy(&sde_kms->rm);
  1401. sde_kms->rm_init = false;
  1402. if (sde_kms->catalog)
  1403. sde_hw_catalog_deinit(sde_kms->catalog);
  1404. sde_kms->catalog = NULL;
  1405. if (sde_kms->sid)
  1406. msm_iounmap(pdev, sde_kms->sid);
  1407. sde_kms->sid = NULL;
  1408. if (sde_kms->reg_dma)
  1409. msm_iounmap(pdev, sde_kms->reg_dma);
  1410. sde_kms->reg_dma = NULL;
  1411. if (sde_kms->vbif[VBIF_NRT])
  1412. msm_iounmap(pdev, sde_kms->vbif[VBIF_NRT]);
  1413. sde_kms->vbif[VBIF_NRT] = NULL;
  1414. if (sde_kms->vbif[VBIF_RT])
  1415. msm_iounmap(pdev, sde_kms->vbif[VBIF_RT]);
  1416. sde_kms->vbif[VBIF_RT] = NULL;
  1417. if (sde_kms->mmio)
  1418. msm_iounmap(pdev, sde_kms->mmio);
  1419. sde_kms->mmio = NULL;
  1420. sde_reg_dma_deinit();
  1421. }
  1422. int sde_kms_mmu_detach(struct sde_kms *sde_kms, bool secure_only)
  1423. {
  1424. int i;
  1425. if (!sde_kms)
  1426. return -EINVAL;
  1427. for (i = 0; i < MSM_SMMU_DOMAIN_MAX; i++) {
  1428. struct msm_mmu *mmu;
  1429. struct msm_gem_address_space *aspace = sde_kms->aspace[i];
  1430. if (!aspace)
  1431. continue;
  1432. mmu = sde_kms->aspace[i]->mmu;
  1433. if (secure_only &&
  1434. !aspace->mmu->funcs->is_domain_secure(mmu))
  1435. continue;
  1436. /* cleanup aspace before detaching */
  1437. msm_gem_aspace_domain_attach_detach_update(aspace, true);
  1438. SDE_DEBUG("Detaching domain:%d\n", i);
  1439. aspace->mmu->funcs->detach(mmu, (const char **)iommu_ports,
  1440. ARRAY_SIZE(iommu_ports));
  1441. aspace->domain_attached = false;
  1442. }
  1443. return 0;
  1444. }
  1445. int sde_kms_mmu_attach(struct sde_kms *sde_kms, bool secure_only)
  1446. {
  1447. int i;
  1448. if (!sde_kms)
  1449. return -EINVAL;
  1450. for (i = 0; i < MSM_SMMU_DOMAIN_MAX; i++) {
  1451. struct msm_mmu *mmu;
  1452. struct msm_gem_address_space *aspace = sde_kms->aspace[i];
  1453. if (!aspace)
  1454. continue;
  1455. mmu = sde_kms->aspace[i]->mmu;
  1456. if (secure_only &&
  1457. !aspace->mmu->funcs->is_domain_secure(mmu))
  1458. continue;
  1459. SDE_DEBUG("Attaching domain:%d\n", i);
  1460. aspace->mmu->funcs->attach(mmu, (const char **)iommu_ports,
  1461. ARRAY_SIZE(iommu_ports));
  1462. aspace->domain_attached = true;
  1463. msm_gem_aspace_domain_attach_detach_update(aspace, false);
  1464. }
  1465. return 0;
  1466. }
  1467. static void sde_kms_destroy(struct msm_kms *kms)
  1468. {
  1469. struct sde_kms *sde_kms;
  1470. struct drm_device *dev;
  1471. if (!kms) {
  1472. SDE_ERROR("invalid kms\n");
  1473. return;
  1474. }
  1475. sde_kms = to_sde_kms(kms);
  1476. dev = sde_kms->dev;
  1477. if (!dev || !dev->dev) {
  1478. SDE_ERROR("invalid device\n");
  1479. return;
  1480. }
  1481. _sde_kms_hw_destroy(sde_kms, to_platform_device(dev->dev));
  1482. kfree(sde_kms);
  1483. }
  1484. static void _sde_kms_plane_force_remove(struct drm_plane *plane,
  1485. struct drm_atomic_state *state)
  1486. {
  1487. struct drm_plane_state *plane_state;
  1488. int ret = 0;
  1489. plane_state = drm_atomic_get_plane_state(state, plane);
  1490. if (IS_ERR(plane_state)) {
  1491. ret = PTR_ERR(plane_state);
  1492. SDE_ERROR("error %d getting plane %d state\n",
  1493. ret, plane->base.id);
  1494. return;
  1495. }
  1496. plane->old_fb = plane->fb;
  1497. SDE_DEBUG("disabling plane %d\n", plane->base.id);
  1498. ret = __drm_atomic_helper_disable_plane(plane, plane_state);
  1499. if (ret != 0)
  1500. SDE_ERROR("error %d disabling plane %d\n", ret,
  1501. plane->base.id);
  1502. }
  1503. static int _sde_kms_remove_fbs(struct sde_kms *sde_kms, struct drm_file *file,
  1504. struct drm_atomic_state *state)
  1505. {
  1506. struct drm_device *dev = sde_kms->dev;
  1507. struct drm_framebuffer *fb, *tfb;
  1508. struct list_head fbs;
  1509. struct drm_plane *plane;
  1510. int ret = 0;
  1511. u32 plane_mask = 0;
  1512. INIT_LIST_HEAD(&fbs);
  1513. list_for_each_entry_safe(fb, tfb, &file->fbs, filp_head) {
  1514. if (drm_framebuffer_read_refcount(fb) > 1) {
  1515. list_move_tail(&fb->filp_head, &fbs);
  1516. drm_for_each_plane(plane, dev) {
  1517. if (plane->fb == fb) {
  1518. plane_mask |=
  1519. 1 << drm_plane_index(plane);
  1520. _sde_kms_plane_force_remove(
  1521. plane, state);
  1522. }
  1523. }
  1524. } else {
  1525. list_del_init(&fb->filp_head);
  1526. drm_framebuffer_put(fb);
  1527. }
  1528. }
  1529. if (list_empty(&fbs)) {
  1530. SDE_DEBUG("skip commit as no fb(s)\n");
  1531. drm_atomic_state_put(state);
  1532. return 0;
  1533. }
  1534. SDE_DEBUG("committing after removing all the pipes\n");
  1535. ret = drm_atomic_commit(state);
  1536. if (ret) {
  1537. /*
  1538. * move the fbs back to original list, so it would be
  1539. * handled during drm_release
  1540. */
  1541. list_for_each_entry_safe(fb, tfb, &fbs, filp_head)
  1542. list_move_tail(&fb->filp_head, &file->fbs);
  1543. SDE_ERROR("atomic commit failed in preclose, ret:%d\n", ret);
  1544. goto end;
  1545. }
  1546. while (!list_empty(&fbs)) {
  1547. fb = list_first_entry(&fbs, typeof(*fb), filp_head);
  1548. list_del_init(&fb->filp_head);
  1549. drm_framebuffer_put(fb);
  1550. }
  1551. end:
  1552. return ret;
  1553. }
  1554. static void sde_kms_preclose(struct msm_kms *kms, struct drm_file *file)
  1555. {
  1556. struct sde_kms *sde_kms = to_sde_kms(kms);
  1557. struct drm_device *dev = sde_kms->dev;
  1558. struct msm_drm_private *priv = dev->dev_private;
  1559. unsigned int i;
  1560. struct drm_atomic_state *state = NULL;
  1561. struct drm_modeset_acquire_ctx ctx;
  1562. int ret = 0;
  1563. /* cancel pending flip event */
  1564. for (i = 0; i < priv->num_crtcs; i++)
  1565. sde_crtc_complete_flip(priv->crtcs[i], file);
  1566. drm_modeset_acquire_init(&ctx, 0);
  1567. retry:
  1568. ret = drm_modeset_lock_all_ctx(dev, &ctx);
  1569. if (ret == -EDEADLK) {
  1570. drm_modeset_backoff(&ctx);
  1571. goto retry;
  1572. } else if (WARN_ON(ret)) {
  1573. goto end;
  1574. }
  1575. state = drm_atomic_state_alloc(dev);
  1576. if (!state) {
  1577. ret = -ENOMEM;
  1578. goto end;
  1579. }
  1580. state->acquire_ctx = &ctx;
  1581. for (i = 0; i < TEARDOWN_DEADLOCK_RETRY_MAX; i++) {
  1582. ret = _sde_kms_remove_fbs(sde_kms, file, state);
  1583. if (ret != -EDEADLK)
  1584. break;
  1585. drm_atomic_state_clear(state);
  1586. drm_modeset_backoff(&ctx);
  1587. }
  1588. end:
  1589. if (state)
  1590. drm_atomic_state_put(state);
  1591. SDE_DEBUG("sde preclose done, ret:%d\n", ret);
  1592. drm_modeset_drop_locks(&ctx);
  1593. drm_modeset_acquire_fini(&ctx);
  1594. }
  1595. static int _sde_kms_helper_reset_custom_properties(struct sde_kms *sde_kms,
  1596. struct drm_atomic_state *state)
  1597. {
  1598. struct drm_device *dev = sde_kms->dev;
  1599. struct drm_plane *plane;
  1600. struct drm_plane_state *plane_state;
  1601. struct drm_crtc *crtc;
  1602. struct drm_crtc_state *crtc_state;
  1603. struct drm_connector *conn;
  1604. struct drm_connector_state *conn_state;
  1605. struct drm_connector_list_iter conn_iter;
  1606. int ret = 0;
  1607. drm_for_each_plane(plane, dev) {
  1608. plane_state = drm_atomic_get_plane_state(state, plane);
  1609. if (IS_ERR(plane_state)) {
  1610. ret = PTR_ERR(plane_state);
  1611. SDE_ERROR("error %d getting plane %d state\n",
  1612. ret, DRMID(plane));
  1613. return ret;
  1614. }
  1615. ret = sde_plane_helper_reset_custom_properties(plane,
  1616. plane_state);
  1617. if (ret) {
  1618. SDE_ERROR("error %d resetting plane props %d\n",
  1619. ret, DRMID(plane));
  1620. return ret;
  1621. }
  1622. }
  1623. drm_for_each_crtc(crtc, dev) {
  1624. crtc_state = drm_atomic_get_crtc_state(state, crtc);
  1625. if (IS_ERR(crtc_state)) {
  1626. ret = PTR_ERR(crtc_state);
  1627. SDE_ERROR("error %d getting crtc %d state\n",
  1628. ret, DRMID(crtc));
  1629. return ret;
  1630. }
  1631. ret = sde_crtc_helper_reset_custom_properties(crtc, crtc_state);
  1632. if (ret) {
  1633. SDE_ERROR("error %d resetting crtc props %d\n",
  1634. ret, DRMID(crtc));
  1635. return ret;
  1636. }
  1637. }
  1638. drm_connector_list_iter_begin(dev, &conn_iter);
  1639. drm_for_each_connector_iter(conn, &conn_iter) {
  1640. conn_state = drm_atomic_get_connector_state(state, conn);
  1641. if (IS_ERR(conn_state)) {
  1642. ret = PTR_ERR(conn_state);
  1643. SDE_ERROR("error %d getting connector %d state\n",
  1644. ret, DRMID(conn));
  1645. return ret;
  1646. }
  1647. ret = sde_connector_helper_reset_custom_properties(conn,
  1648. conn_state);
  1649. if (ret) {
  1650. SDE_ERROR("error %d resetting connector props %d\n",
  1651. ret, DRMID(conn));
  1652. return ret;
  1653. }
  1654. }
  1655. drm_connector_list_iter_end(&conn_iter);
  1656. return ret;
  1657. }
  1658. static void sde_kms_lastclose(struct msm_kms *kms,
  1659. struct drm_modeset_acquire_ctx *ctx)
  1660. {
  1661. struct sde_kms *sde_kms;
  1662. struct drm_device *dev;
  1663. struct drm_atomic_state *state;
  1664. int ret, i;
  1665. if (!kms) {
  1666. SDE_ERROR("invalid argument\n");
  1667. return;
  1668. }
  1669. sde_kms = to_sde_kms(kms);
  1670. dev = sde_kms->dev;
  1671. state = drm_atomic_state_alloc(dev);
  1672. if (!state)
  1673. return;
  1674. state->acquire_ctx = ctx;
  1675. for (i = 0; i < TEARDOWN_DEADLOCK_RETRY_MAX; i++) {
  1676. /* add reset of custom properties to the state */
  1677. ret = _sde_kms_helper_reset_custom_properties(sde_kms, state);
  1678. if (ret)
  1679. break;
  1680. ret = drm_atomic_commit(state);
  1681. if (ret != -EDEADLK)
  1682. break;
  1683. drm_atomic_state_clear(state);
  1684. drm_modeset_backoff(ctx);
  1685. SDE_DEBUG("deadlock backoff on attempt %d\n", i);
  1686. }
  1687. if (ret)
  1688. SDE_ERROR("failed to run last close: %d\n", ret);
  1689. drm_atomic_state_put(state);
  1690. }
  1691. static int sde_kms_check_secure_transition(struct msm_kms *kms,
  1692. struct drm_atomic_state *state)
  1693. {
  1694. struct sde_kms *sde_kms;
  1695. struct drm_device *dev;
  1696. struct drm_crtc *crtc;
  1697. struct drm_crtc *cur_crtc = NULL, *global_crtc = NULL;
  1698. struct drm_crtc_state *crtc_state;
  1699. int active_crtc_cnt = 0, global_active_crtc_cnt = 0;
  1700. bool sec_session = false, global_sec_session = false;
  1701. uint32_t fb_ns = 0, fb_sec = 0, fb_sec_dir = 0;
  1702. int i;
  1703. if (!kms || !state) {
  1704. return -EINVAL;
  1705. SDE_ERROR("invalid arguments\n");
  1706. }
  1707. sde_kms = to_sde_kms(kms);
  1708. dev = sde_kms->dev;
  1709. /* iterate state object for active secure/non-secure crtc */
  1710. for_each_new_crtc_in_state(state, crtc, crtc_state, i) {
  1711. if (!crtc_state->active)
  1712. continue;
  1713. active_crtc_cnt++;
  1714. sde_crtc_state_find_plane_fb_modes(crtc_state, &fb_ns,
  1715. &fb_sec, &fb_sec_dir);
  1716. if (fb_sec_dir)
  1717. sec_session = true;
  1718. cur_crtc = crtc;
  1719. }
  1720. /* iterate global list for active and secure/non-secure crtc */
  1721. list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
  1722. if (!crtc->state->active)
  1723. continue;
  1724. global_active_crtc_cnt++;
  1725. /* update only when crtc is not the same as current crtc */
  1726. if (crtc != cur_crtc) {
  1727. fb_ns = fb_sec = fb_sec_dir = 0;
  1728. sde_crtc_find_plane_fb_modes(crtc, &fb_ns,
  1729. &fb_sec, &fb_sec_dir);
  1730. if (fb_sec_dir)
  1731. global_sec_session = true;
  1732. global_crtc = crtc;
  1733. }
  1734. }
  1735. if (!global_sec_session && !sec_session)
  1736. return 0;
  1737. /*
  1738. * - fail crtc commit, if secure-camera/secure-ui session is
  1739. * in-progress in any other display
  1740. * - fail secure-camera/secure-ui crtc commit, if any other display
  1741. * session is in-progress
  1742. */
  1743. if ((global_active_crtc_cnt > MAX_ALLOWED_CRTC_CNT_DURING_SECURE) ||
  1744. (active_crtc_cnt > MAX_ALLOWED_CRTC_CNT_DURING_SECURE)) {
  1745. SDE_ERROR(
  1746. "crtc%d secure check failed global_active:%d active:%d\n",
  1747. cur_crtc ? cur_crtc->base.id : -1,
  1748. global_active_crtc_cnt, active_crtc_cnt);
  1749. return -EPERM;
  1750. /*
  1751. * As only one crtc is allowed during secure session, the crtc
  1752. * in this commit should match with the global crtc
  1753. */
  1754. } else if (global_crtc && cur_crtc && (global_crtc != cur_crtc)) {
  1755. SDE_ERROR("crtc%d-sec%d not allowed during crtc%d-sec%d\n",
  1756. cur_crtc->base.id, sec_session,
  1757. global_crtc->base.id, global_sec_session);
  1758. return -EPERM;
  1759. }
  1760. return 0;
  1761. }
  1762. static int sde_kms_atomic_check(struct msm_kms *kms,
  1763. struct drm_atomic_state *state)
  1764. {
  1765. struct sde_kms *sde_kms;
  1766. struct drm_device *dev;
  1767. int ret;
  1768. if (!kms || !state)
  1769. return -EINVAL;
  1770. sde_kms = to_sde_kms(kms);
  1771. dev = sde_kms->dev;
  1772. SDE_ATRACE_BEGIN("atomic_check");
  1773. if (sde_kms_is_suspend_blocked(dev)) {
  1774. SDE_DEBUG("suspended, skip atomic_check\n");
  1775. ret = -EBUSY;
  1776. goto end;
  1777. }
  1778. ret = drm_atomic_helper_check(dev, state);
  1779. if (ret)
  1780. goto end;
  1781. /*
  1782. * Check if any secure transition(moving CRTC between secure and
  1783. * non-secure state and vice-versa) is allowed or not. when moving
  1784. * to secure state, planes with fb_mode set to dir_translated only can
  1785. * be staged on the CRTC, and only one CRTC can be active during
  1786. * Secure state
  1787. */
  1788. ret = sde_kms_check_secure_transition(kms, state);
  1789. end:
  1790. SDE_ATRACE_END("atomic_check");
  1791. return ret;
  1792. }
  1793. static struct msm_gem_address_space*
  1794. _sde_kms_get_address_space(struct msm_kms *kms,
  1795. unsigned int domain)
  1796. {
  1797. struct sde_kms *sde_kms;
  1798. if (!kms) {
  1799. SDE_ERROR("invalid kms\n");
  1800. return NULL;
  1801. }
  1802. sde_kms = to_sde_kms(kms);
  1803. if (!sde_kms) {
  1804. SDE_ERROR("invalid sde_kms\n");
  1805. return NULL;
  1806. }
  1807. if (domain >= MSM_SMMU_DOMAIN_MAX)
  1808. return NULL;
  1809. return (sde_kms->aspace[domain] &&
  1810. sde_kms->aspace[domain]->domain_attached) ?
  1811. sde_kms->aspace[domain] : NULL;
  1812. }
  1813. static struct device *_sde_kms_get_address_space_device(struct msm_kms *kms,
  1814. unsigned int domain)
  1815. {
  1816. struct msm_gem_address_space *aspace =
  1817. _sde_kms_get_address_space(kms, domain);
  1818. return (aspace && aspace->domain_attached) ?
  1819. msm_gem_get_aspace_device(aspace) : NULL;
  1820. }
  1821. static void _sde_kms_post_open(struct msm_kms *kms, struct drm_file *file)
  1822. {
  1823. struct drm_device *dev = NULL;
  1824. struct sde_kms *sde_kms = NULL;
  1825. struct drm_connector *connector = NULL;
  1826. struct drm_connector_list_iter conn_iter;
  1827. struct sde_connector *sde_conn = NULL;
  1828. int i;
  1829. if (!kms) {
  1830. SDE_ERROR("invalid kms\n");
  1831. return;
  1832. }
  1833. sde_kms = to_sde_kms(kms);
  1834. dev = sde_kms->dev;
  1835. if (!dev) {
  1836. SDE_ERROR("invalid device\n");
  1837. return;
  1838. }
  1839. if (!dev->mode_config.poll_enabled)
  1840. return;
  1841. /* init external dsi bridge here to make sure ext bridge is probed*/
  1842. for (i = 0; i < sde_kms->dsi_display_count; ++i) {
  1843. struct dsi_display *dsi_display;
  1844. dsi_display = sde_kms->dsi_displays[i];
  1845. if (dsi_display->bridge) {
  1846. dsi_display_drm_ext_bridge_init(dsi_display,
  1847. dsi_display->bridge->base.encoder,
  1848. dsi_display->drm_conn);
  1849. }
  1850. }
  1851. mutex_lock(&dev->mode_config.mutex);
  1852. drm_connector_list_iter_begin(dev, &conn_iter);
  1853. drm_for_each_connector_iter(connector, &conn_iter) {
  1854. /* Only handle HPD capable connectors. */
  1855. if (!(connector->polled & DRM_CONNECTOR_POLL_HPD))
  1856. continue;
  1857. sde_conn = to_sde_connector(connector);
  1858. if (sde_conn->ops.post_open)
  1859. sde_conn->ops.post_open(&sde_conn->base,
  1860. sde_conn->display);
  1861. }
  1862. drm_connector_list_iter_end(&conn_iter);
  1863. mutex_unlock(&dev->mode_config.mutex);
  1864. }
  1865. static int _sde_kms_update_planes_for_cont_splash(struct sde_kms *sde_kms,
  1866. struct sde_splash_display *splash_display,
  1867. struct drm_crtc *crtc)
  1868. {
  1869. struct msm_drm_private *priv;
  1870. struct drm_plane *plane;
  1871. struct sde_splash_mem *splash;
  1872. enum sde_sspp plane_id;
  1873. bool is_virtual;
  1874. int i, j;
  1875. if (!sde_kms || !splash_display || !crtc) {
  1876. SDE_ERROR("invalid input args\n");
  1877. return -EINVAL;
  1878. }
  1879. priv = sde_kms->dev->dev_private;
  1880. for (i = 0; i < priv->num_planes; i++) {
  1881. plane = priv->planes[i];
  1882. plane_id = sde_plane_pipe(plane);
  1883. is_virtual = is_sde_plane_virtual(plane);
  1884. splash = splash_display->splash;
  1885. for (j = 0; j < splash_display->pipe_cnt; j++) {
  1886. if ((plane_id != splash_display->pipes[j].sspp) ||
  1887. (splash_display->pipes[j].is_virtual
  1888. != is_virtual))
  1889. continue;
  1890. if (splash && sde_plane_validate_src_addr(plane,
  1891. splash->splash_buf_base,
  1892. splash->splash_buf_size)) {
  1893. SDE_ERROR("invalid adr on pipe:%d crtc:%d\n",
  1894. plane_id, crtc->base.id);
  1895. }
  1896. SDE_DEBUG("set crtc:%d for plane:%d rect:%d\n",
  1897. crtc->base.id, plane_id, is_virtual);
  1898. }
  1899. }
  1900. return 0;
  1901. }
  1902. static int sde_kms_cont_splash_config(struct msm_kms *kms)
  1903. {
  1904. void *display;
  1905. struct dsi_display *dsi_display;
  1906. struct msm_display_info info;
  1907. struct drm_encoder *encoder = NULL;
  1908. struct drm_crtc *crtc = NULL;
  1909. int i, rc = 0;
  1910. struct drm_display_mode *drm_mode = NULL;
  1911. struct drm_device *dev;
  1912. struct msm_drm_private *priv;
  1913. struct sde_kms *sde_kms;
  1914. struct drm_connector_list_iter conn_iter;
  1915. struct drm_connector *connector = NULL;
  1916. struct sde_connector *sde_conn = NULL;
  1917. struct sde_splash_display *splash_display;
  1918. if (!kms) {
  1919. SDE_ERROR("invalid kms\n");
  1920. return -EINVAL;
  1921. }
  1922. sde_kms = to_sde_kms(kms);
  1923. dev = sde_kms->dev;
  1924. if (!dev) {
  1925. SDE_ERROR("invalid device\n");
  1926. return -EINVAL;
  1927. }
  1928. if (!sde_kms->splash_data.num_splash_regions ||
  1929. !sde_kms->splash_data.num_splash_displays) {
  1930. DRM_INFO("cont_splash feature not enabled\n");
  1931. return rc;
  1932. }
  1933. DRM_INFO("cont_splash enabled in %d of %d display(s)\n",
  1934. sde_kms->splash_data.num_splash_displays,
  1935. sde_kms->dsi_display_count);
  1936. /* dsi */
  1937. for (i = 0; i < sde_kms->dsi_display_count; ++i) {
  1938. display = sde_kms->dsi_displays[i];
  1939. dsi_display = (struct dsi_display *)display;
  1940. splash_display = &sde_kms->splash_data.splash_display[i];
  1941. if (!splash_display->cont_splash_enabled) {
  1942. SDE_DEBUG("display->name = %s splash not enabled\n",
  1943. dsi_display->name);
  1944. continue;
  1945. }
  1946. SDE_DEBUG("display->name = %s\n", dsi_display->name);
  1947. if (dsi_display->bridge->base.encoder) {
  1948. encoder = dsi_display->bridge->base.encoder;
  1949. SDE_DEBUG("encoder name = %s\n", encoder->name);
  1950. }
  1951. memset(&info, 0x0, sizeof(info));
  1952. rc = dsi_display_get_info(NULL, &info, display);
  1953. if (rc) {
  1954. SDE_ERROR("dsi get_info %d failed\n", i);
  1955. encoder = NULL;
  1956. continue;
  1957. }
  1958. SDE_DEBUG("info.is_connected = %s, info.display_type = %d\n",
  1959. ((info.is_connected) ? "true" : "false"),
  1960. info.display_type);
  1961. if (!encoder) {
  1962. SDE_ERROR("encoder not initialized\n");
  1963. return -EINVAL;
  1964. }
  1965. priv = sde_kms->dev->dev_private;
  1966. encoder->crtc = priv->crtcs[i];
  1967. crtc = encoder->crtc;
  1968. splash_display->encoder = encoder;
  1969. SDE_DEBUG("for dsi-display:%d crtc id = %d enc id =%d\n",
  1970. i, crtc->base.id, encoder->base.id);
  1971. mutex_lock(&dev->mode_config.mutex);
  1972. drm_connector_list_iter_begin(dev, &conn_iter);
  1973. drm_for_each_connector_iter(connector, &conn_iter) {
  1974. /**
  1975. * SDE_KMS doesn't attach more than one encoder to
  1976. * a DSI connector. So it is safe to check only with
  1977. * the first encoder entry. Revisit this logic if we
  1978. * ever have to support continuous splash for
  1979. * external displays in MST configuration.
  1980. */
  1981. if (connector->encoder_ids[0] == encoder->base.id)
  1982. break;
  1983. }
  1984. drm_connector_list_iter_end(&conn_iter);
  1985. if (!connector) {
  1986. SDE_ERROR("connector not initialized\n");
  1987. mutex_unlock(&dev->mode_config.mutex);
  1988. return -EINVAL;
  1989. }
  1990. if (connector->funcs->fill_modes) {
  1991. connector->funcs->fill_modes(connector,
  1992. dev->mode_config.max_width,
  1993. dev->mode_config.max_height);
  1994. } else {
  1995. SDE_ERROR("fill_modes api not defined\n");
  1996. mutex_unlock(&dev->mode_config.mutex);
  1997. return -EINVAL;
  1998. }
  1999. mutex_unlock(&dev->mode_config.mutex);
  2000. crtc->state->encoder_mask = (1 << drm_encoder_index(encoder));
  2001. /* currently consider modes[0] as the preferred mode */
  2002. drm_mode = list_first_entry(&connector->modes,
  2003. struct drm_display_mode, head);
  2004. SDE_DEBUG("drm_mode->name = %s, id=%d, type=0x%x, flags=0x%x\n",
  2005. drm_mode->name, drm_mode->base.id,
  2006. drm_mode->type, drm_mode->flags);
  2007. /* Update CRTC drm structure */
  2008. crtc->state->active = true;
  2009. rc = drm_atomic_set_mode_for_crtc(crtc->state, drm_mode);
  2010. if (rc) {
  2011. SDE_ERROR("Failed: set mode for crtc. rc = %d\n", rc);
  2012. return rc;
  2013. }
  2014. drm_mode_copy(&crtc->state->adjusted_mode, drm_mode);
  2015. drm_mode_copy(&crtc->mode, drm_mode);
  2016. /* Update encoder structure */
  2017. sde_encoder_update_caps_for_cont_splash(encoder,
  2018. splash_display, true);
  2019. sde_crtc_update_cont_splash_settings(crtc);
  2020. sde_conn = to_sde_connector(connector);
  2021. if (sde_conn && sde_conn->ops.cont_splash_config)
  2022. sde_conn->ops.cont_splash_config(sde_conn->display);
  2023. rc = _sde_kms_update_planes_for_cont_splash(sde_kms,
  2024. splash_display, crtc);
  2025. if (rc) {
  2026. SDE_ERROR("Failed: updating plane status rc=%d\n", rc);
  2027. return rc;
  2028. }
  2029. }
  2030. return rc;
  2031. }
  2032. static bool sde_kms_check_for_splash(struct msm_kms *kms)
  2033. {
  2034. struct sde_kms *sde_kms;
  2035. if (!kms) {
  2036. SDE_ERROR("invalid kms\n");
  2037. return false;
  2038. }
  2039. sde_kms = to_sde_kms(kms);
  2040. return sde_kms->splash_data.num_splash_displays;
  2041. }
  2042. static void _sde_kms_null_commit(struct drm_device *dev,
  2043. struct drm_encoder *enc)
  2044. {
  2045. struct drm_modeset_acquire_ctx ctx;
  2046. struct drm_connector *conn = NULL;
  2047. struct drm_connector *tmp_conn = NULL;
  2048. struct drm_connector_list_iter conn_iter;
  2049. struct drm_atomic_state *state = NULL;
  2050. struct drm_crtc_state *crtc_state = NULL;
  2051. struct drm_connector_state *conn_state = NULL;
  2052. int retry_cnt = 0;
  2053. int ret = 0;
  2054. drm_modeset_acquire_init(&ctx, 0);
  2055. retry:
  2056. ret = drm_modeset_lock_all_ctx(dev, &ctx);
  2057. if (ret == -EDEADLK && retry_cnt < SDE_KMS_MODESET_LOCK_MAX_TRIALS) {
  2058. drm_modeset_backoff(&ctx);
  2059. retry_cnt++;
  2060. udelay(SDE_KMS_MODESET_LOCK_TIMEOUT_US);
  2061. goto retry;
  2062. } else if (WARN_ON(ret)) {
  2063. goto end;
  2064. }
  2065. state = drm_atomic_state_alloc(dev);
  2066. if (!state) {
  2067. DRM_ERROR("failed to allocate atomic state, %d\n", ret);
  2068. goto end;
  2069. }
  2070. state->acquire_ctx = &ctx;
  2071. drm_connector_list_iter_begin(dev, &conn_iter);
  2072. drm_for_each_connector_iter(tmp_conn, &conn_iter) {
  2073. if (enc == tmp_conn->state->best_encoder) {
  2074. conn = tmp_conn;
  2075. break;
  2076. }
  2077. }
  2078. drm_connector_list_iter_end(&conn_iter);
  2079. if (!conn) {
  2080. SDE_ERROR("error in finding conn for enc:%d\n", DRMID(enc));
  2081. goto end;
  2082. }
  2083. crtc_state = drm_atomic_get_crtc_state(state, enc->crtc);
  2084. conn_state = drm_atomic_get_connector_state(state, conn);
  2085. if (IS_ERR(conn_state)) {
  2086. SDE_ERROR("error %d getting connector %d state\n",
  2087. ret, DRMID(conn));
  2088. goto end;
  2089. }
  2090. crtc_state->active = true;
  2091. ret = drm_atomic_set_crtc_for_connector(conn_state, enc->crtc);
  2092. if (ret)
  2093. SDE_ERROR("error %d setting the crtc\n", ret);
  2094. ret = drm_atomic_commit(state);
  2095. if (ret)
  2096. SDE_ERROR("Error %d doing the atomic commit\n", ret);
  2097. end:
  2098. if (state)
  2099. drm_atomic_state_put(state);
  2100. drm_modeset_drop_locks(&ctx);
  2101. drm_modeset_acquire_fini(&ctx);
  2102. }
  2103. static int sde_kms_pm_suspend(struct device *dev)
  2104. {
  2105. struct drm_device *ddev;
  2106. struct drm_modeset_acquire_ctx ctx;
  2107. struct drm_connector *conn;
  2108. struct drm_encoder *enc;
  2109. struct drm_connector_list_iter conn_iter;
  2110. struct drm_atomic_state *state = NULL;
  2111. struct sde_kms *sde_kms;
  2112. int ret = 0, num_crtcs = 0;
  2113. if (!dev)
  2114. return -EINVAL;
  2115. ddev = dev_get_drvdata(dev);
  2116. if (!ddev || !ddev_to_msm_kms(ddev))
  2117. return -EINVAL;
  2118. sde_kms = to_sde_kms(ddev_to_msm_kms(ddev));
  2119. SDE_EVT32(0);
  2120. /* disable hot-plug polling */
  2121. drm_kms_helper_poll_disable(ddev);
  2122. /* if a display stuck in CS trigger a null commit to complete handoff */
  2123. drm_for_each_encoder(enc, ddev) {
  2124. if (sde_encoder_in_cont_splash(enc) && enc->crtc)
  2125. _sde_kms_null_commit(ddev, enc);
  2126. }
  2127. /* acquire modeset lock(s) */
  2128. drm_modeset_acquire_init(&ctx, 0);
  2129. retry:
  2130. ret = drm_modeset_lock_all_ctx(ddev, &ctx);
  2131. if (ret)
  2132. goto unlock;
  2133. /* save current state for resume */
  2134. if (sde_kms->suspend_state)
  2135. drm_atomic_state_put(sde_kms->suspend_state);
  2136. sde_kms->suspend_state = drm_atomic_helper_duplicate_state(ddev, &ctx);
  2137. if (IS_ERR_OR_NULL(sde_kms->suspend_state)) {
  2138. ret = PTR_ERR(sde_kms->suspend_state);
  2139. DRM_ERROR("failed to back up suspend state, %d\n", ret);
  2140. sde_kms->suspend_state = NULL;
  2141. goto unlock;
  2142. }
  2143. /* create atomic state to disable all CRTCs */
  2144. state = drm_atomic_state_alloc(ddev);
  2145. if (!state) {
  2146. ret = -ENOMEM;
  2147. DRM_ERROR("failed to allocate crtc disable state, %d\n", ret);
  2148. goto unlock;
  2149. }
  2150. state->acquire_ctx = &ctx;
  2151. drm_connector_list_iter_begin(ddev, &conn_iter);
  2152. drm_for_each_connector_iter(conn, &conn_iter) {
  2153. struct drm_crtc_state *crtc_state;
  2154. uint64_t lp;
  2155. if (!conn->state || !conn->state->crtc ||
  2156. conn->dpms != DRM_MODE_DPMS_ON)
  2157. continue;
  2158. lp = sde_connector_get_lp(conn);
  2159. if (lp == SDE_MODE_DPMS_LP1) {
  2160. /* transition LP1->LP2 on pm suspend */
  2161. ret = sde_connector_set_property_for_commit(conn, state,
  2162. CONNECTOR_PROP_LP, SDE_MODE_DPMS_LP2);
  2163. if (ret) {
  2164. DRM_ERROR("failed to set lp2 for conn %d\n",
  2165. conn->base.id);
  2166. drm_connector_list_iter_end(&conn_iter);
  2167. goto unlock;
  2168. }
  2169. }
  2170. if (lp != SDE_MODE_DPMS_LP2) {
  2171. /* force CRTC to be inactive */
  2172. crtc_state = drm_atomic_get_crtc_state(state,
  2173. conn->state->crtc);
  2174. if (IS_ERR_OR_NULL(crtc_state)) {
  2175. DRM_ERROR("failed to get crtc %d state\n",
  2176. conn->state->crtc->base.id);
  2177. drm_connector_list_iter_end(&conn_iter);
  2178. goto unlock;
  2179. }
  2180. if (lp != SDE_MODE_DPMS_LP1)
  2181. crtc_state->active = false;
  2182. ++num_crtcs;
  2183. }
  2184. }
  2185. drm_connector_list_iter_end(&conn_iter);
  2186. /* check for nothing to do */
  2187. if (num_crtcs == 0) {
  2188. DRM_DEBUG("all crtcs are already in the off state\n");
  2189. sde_kms->suspend_block = true;
  2190. goto unlock;
  2191. }
  2192. /* commit the "disable all" state */
  2193. ret = drm_atomic_commit(state);
  2194. if (ret < 0) {
  2195. DRM_ERROR("failed to disable crtcs, %d\n", ret);
  2196. goto unlock;
  2197. }
  2198. sde_kms->suspend_block = true;
  2199. drm_connector_list_iter_begin(ddev, &conn_iter);
  2200. drm_for_each_connector_iter(conn, &conn_iter) {
  2201. uint64_t lp;
  2202. lp = sde_connector_get_lp(conn);
  2203. if (lp != SDE_MODE_DPMS_LP2)
  2204. continue;
  2205. ret = sde_encoder_wait_for_event(conn->encoder,
  2206. MSM_ENC_TX_COMPLETE);
  2207. if (ret && ret != -EWOULDBLOCK)
  2208. SDE_ERROR(
  2209. "[enc: %d] wait for commit done returned %d\n",
  2210. conn->encoder->base.id, ret);
  2211. else if (!ret)
  2212. sde_encoder_idle_request(conn->encoder);
  2213. }
  2214. drm_connector_list_iter_end(&conn_iter);
  2215. unlock:
  2216. if (state) {
  2217. drm_atomic_state_put(state);
  2218. state = NULL;
  2219. }
  2220. if (ret == -EDEADLK) {
  2221. drm_modeset_backoff(&ctx);
  2222. goto retry;
  2223. }
  2224. drm_modeset_drop_locks(&ctx);
  2225. drm_modeset_acquire_fini(&ctx);
  2226. return ret;
  2227. }
  2228. static int sde_kms_pm_resume(struct device *dev)
  2229. {
  2230. struct drm_device *ddev;
  2231. struct sde_kms *sde_kms;
  2232. struct drm_modeset_acquire_ctx ctx;
  2233. int ret, i;
  2234. if (!dev)
  2235. return -EINVAL;
  2236. ddev = dev_get_drvdata(dev);
  2237. if (!ddev || !ddev_to_msm_kms(ddev))
  2238. return -EINVAL;
  2239. sde_kms = to_sde_kms(ddev_to_msm_kms(ddev));
  2240. SDE_EVT32(sde_kms->suspend_state != NULL);
  2241. drm_mode_config_reset(ddev);
  2242. drm_modeset_acquire_init(&ctx, 0);
  2243. retry:
  2244. ret = drm_modeset_lock_all_ctx(ddev, &ctx);
  2245. if (ret == -EDEADLK) {
  2246. drm_modeset_backoff(&ctx);
  2247. goto retry;
  2248. } else if (WARN_ON(ret)) {
  2249. goto end;
  2250. }
  2251. sde_kms->suspend_block = false;
  2252. if (sde_kms->suspend_state) {
  2253. sde_kms->suspend_state->acquire_ctx = &ctx;
  2254. for (i = 0; i < TEARDOWN_DEADLOCK_RETRY_MAX; i++) {
  2255. ret = drm_atomic_helper_commit_duplicated_state(
  2256. sde_kms->suspend_state, &ctx);
  2257. if (ret != -EDEADLK)
  2258. break;
  2259. drm_modeset_backoff(&ctx);
  2260. }
  2261. if (ret < 0)
  2262. DRM_ERROR("failed to restore state, %d\n", ret);
  2263. drm_atomic_state_put(sde_kms->suspend_state);
  2264. sde_kms->suspend_state = NULL;
  2265. }
  2266. end:
  2267. drm_modeset_drop_locks(&ctx);
  2268. drm_modeset_acquire_fini(&ctx);
  2269. /* enable hot-plug polling */
  2270. drm_kms_helper_poll_enable(ddev);
  2271. return 0;
  2272. }
  2273. static const struct msm_kms_funcs kms_funcs = {
  2274. .hw_init = sde_kms_hw_init,
  2275. .postinit = sde_kms_postinit,
  2276. .irq_preinstall = sde_irq_preinstall,
  2277. .irq_postinstall = sde_irq_postinstall,
  2278. .irq_uninstall = sde_irq_uninstall,
  2279. .irq = sde_irq,
  2280. .preclose = sde_kms_preclose,
  2281. .lastclose = sde_kms_lastclose,
  2282. .prepare_fence = sde_kms_prepare_fence,
  2283. .prepare_commit = sde_kms_prepare_commit,
  2284. .commit = sde_kms_commit,
  2285. .complete_commit = sde_kms_complete_commit,
  2286. .wait_for_crtc_commit_done = sde_kms_wait_for_commit_done,
  2287. .wait_for_tx_complete = sde_kms_wait_for_frame_transfer_complete,
  2288. .enable_vblank = sde_kms_enable_vblank,
  2289. .disable_vblank = sde_kms_disable_vblank,
  2290. .check_modified_format = sde_format_check_modified_format,
  2291. .atomic_check = sde_kms_atomic_check,
  2292. .get_format = sde_get_msm_format,
  2293. .round_pixclk = sde_kms_round_pixclk,
  2294. .pm_suspend = sde_kms_pm_suspend,
  2295. .pm_resume = sde_kms_pm_resume,
  2296. .destroy = sde_kms_destroy,
  2297. .cont_splash_config = sde_kms_cont_splash_config,
  2298. .register_events = _sde_kms_register_events,
  2299. .get_address_space = _sde_kms_get_address_space,
  2300. .get_address_space_device = _sde_kms_get_address_space_device,
  2301. .postopen = _sde_kms_post_open,
  2302. .check_for_splash = sde_kms_check_for_splash,
  2303. };
  2304. /* the caller api needs to turn on clock before calling it */
  2305. static inline void _sde_kms_core_hw_rev_init(struct sde_kms *sde_kms)
  2306. {
  2307. sde_kms->core_rev = readl_relaxed(sde_kms->mmio + 0x0);
  2308. }
  2309. static int _sde_kms_mmu_destroy(struct sde_kms *sde_kms)
  2310. {
  2311. int i;
  2312. for (i = ARRAY_SIZE(sde_kms->aspace) - 1; i >= 0; i--) {
  2313. if (!sde_kms->aspace[i])
  2314. continue;
  2315. msm_gem_address_space_put(sde_kms->aspace[i]);
  2316. sde_kms->aspace[i] = NULL;
  2317. }
  2318. return 0;
  2319. }
  2320. static int _sde_kms_mmu_init(struct sde_kms *sde_kms)
  2321. {
  2322. struct msm_mmu *mmu;
  2323. int i, ret;
  2324. int early_map = 0;
  2325. for (i = 0; i < MSM_SMMU_DOMAIN_MAX; i++) {
  2326. struct msm_gem_address_space *aspace;
  2327. mmu = msm_smmu_new(sde_kms->dev->dev, i);
  2328. if (IS_ERR(mmu)) {
  2329. ret = PTR_ERR(mmu);
  2330. SDE_DEBUG("failed to init iommu id %d: rc:%d\n",
  2331. i, ret);
  2332. continue;
  2333. }
  2334. aspace = msm_gem_smmu_address_space_create(sde_kms->dev,
  2335. mmu, "sde");
  2336. if (IS_ERR(aspace)) {
  2337. ret = PTR_ERR(aspace);
  2338. goto fail;
  2339. }
  2340. sde_kms->aspace[i] = aspace;
  2341. aspace->domain_attached = true;
  2342. /* Mapping splash memory block */
  2343. if ((i == MSM_SMMU_DOMAIN_UNSECURE) &&
  2344. sde_kms->splash_data.num_splash_regions) {
  2345. ret = _sde_kms_map_all_splash_regions(sde_kms);
  2346. if (ret) {
  2347. SDE_ERROR("failed to map ret:%d\n", ret);
  2348. goto fail;
  2349. }
  2350. }
  2351. /*
  2352. * disable early-map which would have been enabled during
  2353. * bootup by smmu through the device-tree hint for cont-spash
  2354. */
  2355. ret = mmu->funcs->set_attribute(mmu, DOMAIN_ATTR_EARLY_MAP,
  2356. &early_map);
  2357. if (ret) {
  2358. SDE_ERROR("failed to set_att ret:%d, early_map:%d\n",
  2359. ret, early_map);
  2360. goto early_map_fail;
  2361. }
  2362. }
  2363. return 0;
  2364. early_map_fail:
  2365. _sde_kms_unmap_all_splash_regions(sde_kms);
  2366. fail:
  2367. mmu->funcs->destroy(mmu);
  2368. _sde_kms_mmu_destroy(sde_kms);
  2369. return ret;
  2370. }
  2371. static void sde_kms_init_shared_hw(struct sde_kms *sde_kms)
  2372. {
  2373. if (!sde_kms || !sde_kms->hw_mdp || !sde_kms->catalog)
  2374. return;
  2375. if (sde_kms->hw_mdp->ops.reset_ubwc)
  2376. sde_kms->hw_mdp->ops.reset_ubwc(sde_kms->hw_mdp,
  2377. sde_kms->catalog);
  2378. sde_hw_sid_rotator_set(sde_kms->hw_sid);
  2379. }
  2380. static void _sde_kms_set_lutdma_vbif_remap(struct sde_kms *sde_kms)
  2381. {
  2382. struct sde_vbif_set_qos_params qos_params;
  2383. struct sde_mdss_cfg *catalog;
  2384. if (!sde_kms->catalog)
  2385. return;
  2386. catalog = sde_kms->catalog;
  2387. memset(&qos_params, 0, sizeof(qos_params));
  2388. qos_params.vbif_idx = catalog->dma_cfg.vbif_idx;
  2389. qos_params.xin_id = catalog->dma_cfg.xin_id;
  2390. qos_params.clk_ctrl = catalog->dma_cfg.clk_ctrl;
  2391. qos_params.client_type = VBIF_LUTDMA_CLIENT;
  2392. sde_vbif_set_qos_remap(sde_kms, &qos_params);
  2393. }
  2394. static void sde_kms_handle_power_event(u32 event_type, void *usr)
  2395. {
  2396. struct sde_kms *sde_kms = usr;
  2397. struct msm_kms *msm_kms;
  2398. msm_kms = &sde_kms->base;
  2399. if (!sde_kms)
  2400. return;
  2401. SDE_DEBUG("event_type:%d\n", event_type);
  2402. SDE_EVT32_VERBOSE(event_type);
  2403. if (event_type == SDE_POWER_EVENT_POST_ENABLE) {
  2404. sde_irq_update(msm_kms, true);
  2405. sde_vbif_init_memtypes(sde_kms);
  2406. sde_kms_init_shared_hw(sde_kms);
  2407. _sde_kms_set_lutdma_vbif_remap(sde_kms);
  2408. sde_kms->first_kickoff = true;
  2409. } else if (event_type == SDE_POWER_EVENT_PRE_DISABLE) {
  2410. sde_irq_update(msm_kms, false);
  2411. sde_kms->first_kickoff = false;
  2412. }
  2413. }
  2414. #define genpd_to_sde_kms(domain) container_of(domain, struct sde_kms, genpd)
  2415. static int sde_kms_pd_enable(struct generic_pm_domain *genpd)
  2416. {
  2417. struct sde_kms *sde_kms = genpd_to_sde_kms(genpd);
  2418. int rc = -EINVAL;
  2419. SDE_DEBUG("\n");
  2420. rc = pm_runtime_get_sync(sde_kms->dev->dev);
  2421. if (rc > 0)
  2422. rc = 0;
  2423. SDE_EVT32(rc, genpd->device_count);
  2424. return rc;
  2425. }
  2426. static int sde_kms_pd_disable(struct generic_pm_domain *genpd)
  2427. {
  2428. struct sde_kms *sde_kms = genpd_to_sde_kms(genpd);
  2429. SDE_DEBUG("\n");
  2430. pm_runtime_put_sync(sde_kms->dev->dev);
  2431. SDE_EVT32(genpd->device_count);
  2432. return 0;
  2433. }
  2434. static int _sde_kms_get_splash_data(struct sde_splash_data *data)
  2435. {
  2436. int i = 0;
  2437. int ret = 0;
  2438. struct device_node *parent, *node, *node1;
  2439. struct resource r, r1;
  2440. const char *node_name = "cont_splash_region";
  2441. struct sde_splash_mem *mem;
  2442. bool share_splash_mem = false;
  2443. int num_displays, num_regions;
  2444. struct sde_splash_display *splash_display;
  2445. if (!data)
  2446. return -EINVAL;
  2447. memset(data, 0, sizeof(*data));
  2448. parent = of_find_node_by_path("/reserved-memory");
  2449. if (!parent) {
  2450. SDE_ERROR("failed to find reserved-memory node\n");
  2451. return -EINVAL;
  2452. }
  2453. node = of_find_node_by_name(parent, node_name);
  2454. if (!node) {
  2455. SDE_DEBUG("failed to find node %s\n", node_name);
  2456. return -EINVAL;
  2457. }
  2458. node1 = of_find_node_by_name(parent, "disp_rdump_region");
  2459. if (!node1)
  2460. SDE_DEBUG("failed to find disp ramdump memory reservation\n");
  2461. /**
  2462. * Support sharing a single splash memory for all the built in displays
  2463. * and also independent splash region per displays. Incase of
  2464. * independent splash region for each connected display, dtsi node of
  2465. * cont_splash_region should be collection of all memory regions
  2466. * Ex: <r1.start r1.end r2.start r2.end ... rn.start, rn.end>
  2467. */
  2468. num_displays = dsi_display_get_num_of_displays();
  2469. num_regions = of_property_count_u64_elems(node, "reg") / 2;
  2470. data->num_splash_displays = num_displays;
  2471. SDE_DEBUG("splash mem num_regions:%d\n", num_regions);
  2472. if (num_displays > num_regions) {
  2473. share_splash_mem = true;
  2474. pr_info(":%d displays share same splash buf\n", num_displays);
  2475. }
  2476. for (i = 0; i < num_displays; i++) {
  2477. splash_display = &data->splash_display[i];
  2478. if (!i || !share_splash_mem) {
  2479. if (of_address_to_resource(node, i, &r)) {
  2480. SDE_ERROR("invalid data for:%s\n", node_name);
  2481. return -EINVAL;
  2482. }
  2483. mem = &data->splash_mem[i];
  2484. if (!node1 || of_address_to_resource(node1, i, &r1)) {
  2485. SDE_DEBUG("failed to find ramdump memory\n");
  2486. mem->ramdump_base = 0;
  2487. mem->ramdump_size = 0;
  2488. } else {
  2489. mem->ramdump_base = (unsigned long)r1.start;
  2490. mem->ramdump_size = (r1.end - r1.start) + 1;
  2491. }
  2492. mem->splash_buf_base = (unsigned long)r.start;
  2493. mem->splash_buf_size = (r.end - r.start) + 1;
  2494. mem->ref_cnt = 0;
  2495. splash_display->splash = mem;
  2496. data->num_splash_regions++;
  2497. } else {
  2498. data->splash_display[i].splash = &data->splash_mem[0];
  2499. }
  2500. SDE_DEBUG("splash mem for disp:%d add:%lx size:%x\n", (i + 1),
  2501. splash_display->splash->splash_buf_base,
  2502. splash_display->splash->splash_buf_size);
  2503. }
  2504. return ret;
  2505. }
  2506. static int _sde_kms_hw_init_ioremap(struct sde_kms *sde_kms,
  2507. struct platform_device *platformdev)
  2508. {
  2509. int rc = -EINVAL;
  2510. sde_kms->mmio = msm_ioremap(platformdev, "mdp_phys", "mdp_phys");
  2511. if (IS_ERR(sde_kms->mmio)) {
  2512. rc = PTR_ERR(sde_kms->mmio);
  2513. SDE_ERROR("mdp register memory map failed: %d\n", rc);
  2514. sde_kms->mmio = NULL;
  2515. goto error;
  2516. }
  2517. DRM_INFO("mapped mdp address space @%pK\n", sde_kms->mmio);
  2518. sde_kms->mmio_len = msm_iomap_size(platformdev, "mdp_phys");
  2519. rc = sde_dbg_reg_register_base(SDE_DBG_NAME, sde_kms->mmio,
  2520. sde_kms->mmio_len);
  2521. if (rc)
  2522. SDE_ERROR("dbg base register kms failed: %d\n", rc);
  2523. sde_kms->vbif[VBIF_RT] = msm_ioremap(platformdev, "vbif_phys",
  2524. "vbif_phys");
  2525. if (IS_ERR(sde_kms->vbif[VBIF_RT])) {
  2526. rc = PTR_ERR(sde_kms->vbif[VBIF_RT]);
  2527. SDE_ERROR("vbif register memory map failed: %d\n", rc);
  2528. sde_kms->vbif[VBIF_RT] = NULL;
  2529. goto error;
  2530. }
  2531. sde_kms->vbif_len[VBIF_RT] = msm_iomap_size(platformdev,
  2532. "vbif_phys");
  2533. rc = sde_dbg_reg_register_base("vbif_rt", sde_kms->vbif[VBIF_RT],
  2534. sde_kms->vbif_len[VBIF_RT]);
  2535. if (rc)
  2536. SDE_ERROR("dbg base register vbif_rt failed: %d\n", rc);
  2537. sde_kms->vbif[VBIF_NRT] = msm_ioremap(platformdev, "vbif_nrt_phys",
  2538. "vbif_nrt_phys");
  2539. if (IS_ERR(sde_kms->vbif[VBIF_NRT])) {
  2540. sde_kms->vbif[VBIF_NRT] = NULL;
  2541. SDE_DEBUG("VBIF NRT is not defined");
  2542. } else {
  2543. sde_kms->vbif_len[VBIF_NRT] = msm_iomap_size(platformdev,
  2544. "vbif_nrt_phys");
  2545. rc = sde_dbg_reg_register_base("vbif_nrt",
  2546. sde_kms->vbif[VBIF_NRT],
  2547. sde_kms->vbif_len[VBIF_NRT]);
  2548. if (rc)
  2549. SDE_ERROR("dbg base register vbif_nrt failed: %d\n",
  2550. rc);
  2551. }
  2552. sde_kms->reg_dma = msm_ioremap(platformdev, "regdma_phys",
  2553. "regdma_phys");
  2554. if (IS_ERR(sde_kms->reg_dma)) {
  2555. sde_kms->reg_dma = NULL;
  2556. SDE_DEBUG("REG_DMA is not defined");
  2557. } else {
  2558. sde_kms->reg_dma_len = msm_iomap_size(platformdev,
  2559. "regdma_phys");
  2560. rc = sde_dbg_reg_register_base("reg_dma",
  2561. sde_kms->reg_dma,
  2562. sde_kms->reg_dma_len);
  2563. if (rc)
  2564. SDE_ERROR("dbg base register reg_dma failed: %d\n",
  2565. rc);
  2566. }
  2567. sde_kms->sid = msm_ioremap(platformdev, "sid_phys",
  2568. "sid_phys");
  2569. if (IS_ERR(sde_kms->sid)) {
  2570. rc = PTR_ERR(sde_kms->sid);
  2571. SDE_ERROR("sid register memory map failed: %d\n", rc);
  2572. sde_kms->sid = NULL;
  2573. goto error;
  2574. }
  2575. sde_kms->sid_len = msm_iomap_size(platformdev, "sid_phys");
  2576. rc = sde_dbg_reg_register_base("sid", sde_kms->sid, sde_kms->sid_len);
  2577. if (rc)
  2578. SDE_ERROR("dbg base register sid failed: %d\n", rc);
  2579. error:
  2580. return rc;
  2581. }
  2582. static int _sde_kms_hw_init_power_helper(struct drm_device *dev,
  2583. struct sde_kms *sde_kms)
  2584. {
  2585. int rc = 0;
  2586. if (of_find_property(dev->dev->of_node, "#power-domain-cells", NULL)) {
  2587. sde_kms->genpd.name = dev->unique;
  2588. sde_kms->genpd.power_off = sde_kms_pd_disable;
  2589. sde_kms->genpd.power_on = sde_kms_pd_enable;
  2590. rc = pm_genpd_init(&sde_kms->genpd, NULL, true);
  2591. if (rc < 0) {
  2592. SDE_ERROR("failed to init genpd provider %s: %d\n",
  2593. sde_kms->genpd.name, rc);
  2594. return rc;
  2595. }
  2596. rc = of_genpd_add_provider_simple(dev->dev->of_node,
  2597. &sde_kms->genpd);
  2598. if (rc < 0) {
  2599. SDE_ERROR("failed to add genpd provider %s: %d\n",
  2600. sde_kms->genpd.name, rc);
  2601. pm_genpd_remove(&sde_kms->genpd);
  2602. return rc;
  2603. }
  2604. sde_kms->genpd_init = true;
  2605. SDE_DEBUG("added genpd provider %s\n", sde_kms->genpd.name);
  2606. }
  2607. return rc;
  2608. }
  2609. static int _sde_kms_hw_init_blocks(struct sde_kms *sde_kms,
  2610. struct drm_device *dev,
  2611. struct msm_drm_private *priv)
  2612. {
  2613. struct sde_rm *rm = NULL;
  2614. int i, rc = -EINVAL;
  2615. for (i = 0; i < SDE_POWER_HANDLE_DBUS_ID_MAX; i++)
  2616. sde_power_data_bus_set_quota(&priv->phandle, i,
  2617. SDE_POWER_HANDLE_CONT_SPLASH_BUS_AB_QUOTA,
  2618. SDE_POWER_HANDLE_CONT_SPLASH_BUS_IB_QUOTA);
  2619. _sde_kms_core_hw_rev_init(sde_kms);
  2620. pr_info("sde hardware revision:0x%x\n", sde_kms->core_rev);
  2621. sde_kms->catalog = sde_hw_catalog_init(dev, sde_kms->core_rev);
  2622. if (IS_ERR_OR_NULL(sde_kms->catalog)) {
  2623. rc = PTR_ERR(sde_kms->catalog);
  2624. if (!sde_kms->catalog)
  2625. rc = -EINVAL;
  2626. SDE_ERROR("catalog init failed: %d\n", rc);
  2627. sde_kms->catalog = NULL;
  2628. goto power_error;
  2629. }
  2630. /* initialize power domain if defined */
  2631. rc = _sde_kms_hw_init_power_helper(dev, sde_kms);
  2632. if (rc) {
  2633. SDE_ERROR("_sde_kms_hw_init_power_helper failed: %d\n", rc);
  2634. goto genpd_err;
  2635. }
  2636. rc = _sde_kms_mmu_init(sde_kms);
  2637. if (rc) {
  2638. SDE_ERROR("sde_kms_mmu_init failed: %d\n", rc);
  2639. goto power_error;
  2640. }
  2641. /* Initialize reg dma block which is a singleton */
  2642. rc = sde_reg_dma_init(sde_kms->reg_dma, sde_kms->catalog,
  2643. sde_kms->dev);
  2644. if (rc) {
  2645. SDE_ERROR("failed: reg dma init failed\n");
  2646. goto power_error;
  2647. }
  2648. sde_dbg_init_dbg_buses(sde_kms->core_rev);
  2649. rm = &sde_kms->rm;
  2650. rc = sde_rm_init(rm, sde_kms->catalog, sde_kms->mmio,
  2651. sde_kms->dev);
  2652. if (rc) {
  2653. SDE_ERROR("rm init failed: %d\n", rc);
  2654. goto power_error;
  2655. }
  2656. sde_kms->rm_init = true;
  2657. sde_kms->hw_intr = sde_hw_intr_init(sde_kms->mmio, sde_kms->catalog);
  2658. if (IS_ERR_OR_NULL(sde_kms->hw_intr)) {
  2659. rc = PTR_ERR(sde_kms->hw_intr);
  2660. SDE_ERROR("hw_intr init failed: %d\n", rc);
  2661. sde_kms->hw_intr = NULL;
  2662. goto hw_intr_init_err;
  2663. }
  2664. /*
  2665. * Attempt continuous splash handoff only if reserved
  2666. * splash memory is found & release resources on any error
  2667. * in finding display hw config in splash
  2668. */
  2669. if (sde_kms->splash_data.num_splash_regions) {
  2670. struct sde_splash_display *display;
  2671. int ret, display_count =
  2672. sde_kms->splash_data.num_splash_displays;
  2673. ret = sde_rm_cont_splash_res_init(priv, &sde_kms->rm,
  2674. &sde_kms->splash_data, sde_kms->catalog);
  2675. for (i = 0; i < display_count; i++) {
  2676. display = &sde_kms->splash_data.splash_display[i];
  2677. /*
  2678. * free splash region on resource init failure and
  2679. * cont-splash disabled case
  2680. */
  2681. if (!display->cont_splash_enabled || ret)
  2682. _sde_kms_free_splash_region(sde_kms, display);
  2683. }
  2684. }
  2685. sde_kms->hw_mdp = sde_rm_get_mdp(&sde_kms->rm);
  2686. if (IS_ERR_OR_NULL(sde_kms->hw_mdp)) {
  2687. rc = PTR_ERR(sde_kms->hw_mdp);
  2688. if (!sde_kms->hw_mdp)
  2689. rc = -EINVAL;
  2690. SDE_ERROR("failed to get hw_mdp: %d\n", rc);
  2691. sde_kms->hw_mdp = NULL;
  2692. goto power_error;
  2693. }
  2694. for (i = 0; i < sde_kms->catalog->vbif_count; i++) {
  2695. u32 vbif_idx = sde_kms->catalog->vbif[i].id;
  2696. sde_kms->hw_vbif[i] = sde_hw_vbif_init(vbif_idx,
  2697. sde_kms->vbif[vbif_idx], sde_kms->catalog);
  2698. if (IS_ERR_OR_NULL(sde_kms->hw_vbif[vbif_idx])) {
  2699. rc = PTR_ERR(sde_kms->hw_vbif[vbif_idx]);
  2700. if (!sde_kms->hw_vbif[vbif_idx])
  2701. rc = -EINVAL;
  2702. SDE_ERROR("failed to init vbif %d: %d\n", vbif_idx, rc);
  2703. sde_kms->hw_vbif[vbif_idx] = NULL;
  2704. goto power_error;
  2705. }
  2706. }
  2707. if (sde_kms->catalog->uidle_cfg.uidle_rev) {
  2708. sde_kms->hw_uidle = sde_hw_uidle_init(UIDLE, sde_kms->mmio,
  2709. sde_kms->mmio_len, sde_kms->catalog);
  2710. if (IS_ERR_OR_NULL(sde_kms->hw_uidle)) {
  2711. rc = PTR_ERR(sde_kms->hw_uidle);
  2712. if (!sde_kms->hw_uidle)
  2713. rc = -EINVAL;
  2714. /* uidle is optional, so do not make it a fatal error */
  2715. SDE_ERROR("failed to init uidle rc:%d\n", rc);
  2716. sde_kms->hw_uidle = NULL;
  2717. rc = 0;
  2718. }
  2719. } else {
  2720. sde_kms->hw_uidle = NULL;
  2721. }
  2722. sde_kms->hw_sid = sde_hw_sid_init(sde_kms->sid,
  2723. sde_kms->sid_len, sde_kms->catalog);
  2724. if (IS_ERR(sde_kms->hw_sid)) {
  2725. SDE_ERROR("failed to init sid %ld\n", PTR_ERR(sde_kms->hw_sid));
  2726. sde_kms->hw_sid = NULL;
  2727. goto power_error;
  2728. }
  2729. rc = sde_core_perf_init(&sde_kms->perf, dev, sde_kms->catalog,
  2730. &priv->phandle, "core_clk");
  2731. if (rc) {
  2732. SDE_ERROR("failed to init perf %d\n", rc);
  2733. goto perf_err;
  2734. }
  2735. /*
  2736. * _sde_kms_drm_obj_init should create the DRM related objects
  2737. * i.e. CRTCs, planes, encoders, connectors and so forth
  2738. */
  2739. rc = _sde_kms_drm_obj_init(sde_kms);
  2740. if (rc) {
  2741. SDE_ERROR("modeset init failed: %d\n", rc);
  2742. goto drm_obj_init_err;
  2743. }
  2744. return 0;
  2745. genpd_err:
  2746. drm_obj_init_err:
  2747. sde_core_perf_destroy(&sde_kms->perf);
  2748. hw_intr_init_err:
  2749. perf_err:
  2750. power_error:
  2751. return rc;
  2752. }
  2753. static int sde_kms_hw_init(struct msm_kms *kms)
  2754. {
  2755. struct sde_kms *sde_kms;
  2756. struct drm_device *dev;
  2757. struct msm_drm_private *priv;
  2758. struct platform_device *platformdev;
  2759. int i, rc = -EINVAL;
  2760. if (!kms) {
  2761. SDE_ERROR("invalid kms\n");
  2762. goto end;
  2763. }
  2764. sde_kms = to_sde_kms(kms);
  2765. dev = sde_kms->dev;
  2766. if (!dev || !dev->dev) {
  2767. SDE_ERROR("invalid device\n");
  2768. goto end;
  2769. }
  2770. platformdev = to_platform_device(dev->dev);
  2771. priv = dev->dev_private;
  2772. if (!priv) {
  2773. SDE_ERROR("invalid private data\n");
  2774. goto end;
  2775. }
  2776. rc = _sde_kms_hw_init_ioremap(sde_kms, platformdev);
  2777. if (rc)
  2778. goto error;
  2779. rc = _sde_kms_get_splash_data(&sde_kms->splash_data);
  2780. if (rc)
  2781. SDE_DEBUG("sde splash data fetch failed: %d\n", rc);
  2782. rc = pm_runtime_get_sync(sde_kms->dev->dev);
  2783. if (rc < 0) {
  2784. SDE_ERROR("resource enable failed: %d\n", rc);
  2785. goto error;
  2786. }
  2787. rc = _sde_kms_hw_init_blocks(sde_kms, dev, priv);
  2788. if (rc)
  2789. goto hw_init_err;
  2790. dev->mode_config.min_width = sde_kms->catalog->min_display_width;
  2791. dev->mode_config.min_height = sde_kms->catalog->min_display_height;
  2792. dev->mode_config.max_width = sde_kms->catalog->max_display_width;
  2793. dev->mode_config.max_height = sde_kms->catalog->max_display_height;
  2794. mutex_init(&sde_kms->secure_transition_lock);
  2795. atomic_set(&sde_kms->detach_sec_cb, 0);
  2796. atomic_set(&sde_kms->detach_all_cb, 0);
  2797. /*
  2798. * Support format modifiers for compression etc.
  2799. */
  2800. dev->mode_config.allow_fb_modifiers = true;
  2801. /*
  2802. * Handle (re)initializations during power enable
  2803. */
  2804. sde_kms_handle_power_event(SDE_POWER_EVENT_POST_ENABLE, sde_kms);
  2805. sde_kms->power_event = sde_power_handle_register_event(&priv->phandle,
  2806. SDE_POWER_EVENT_POST_ENABLE |
  2807. SDE_POWER_EVENT_PRE_DISABLE,
  2808. sde_kms_handle_power_event, sde_kms, "kms");
  2809. if (sde_kms->splash_data.num_splash_displays) {
  2810. SDE_DEBUG("Skipping MDP Resources disable\n");
  2811. } else {
  2812. for (i = 0; i < SDE_POWER_HANDLE_DBUS_ID_MAX; i++)
  2813. sde_power_data_bus_set_quota(&priv->phandle, i,
  2814. SDE_POWER_HANDLE_ENABLE_BUS_AB_QUOTA,
  2815. SDE_POWER_HANDLE_ENABLE_BUS_IB_QUOTA);
  2816. pm_runtime_put_sync(sde_kms->dev->dev);
  2817. }
  2818. return 0;
  2819. hw_init_err:
  2820. pm_runtime_put_sync(sde_kms->dev->dev);
  2821. error:
  2822. _sde_kms_hw_destroy(sde_kms, platformdev);
  2823. end:
  2824. return rc;
  2825. }
  2826. struct msm_kms *sde_kms_init(struct drm_device *dev)
  2827. {
  2828. struct msm_drm_private *priv;
  2829. struct sde_kms *sde_kms;
  2830. if (!dev || !dev->dev_private) {
  2831. SDE_ERROR("drm device node invalid\n");
  2832. return ERR_PTR(-EINVAL);
  2833. }
  2834. priv = dev->dev_private;
  2835. sde_kms = kzalloc(sizeof(*sde_kms), GFP_KERNEL);
  2836. if (!sde_kms) {
  2837. SDE_ERROR("failed to allocate sde kms\n");
  2838. return ERR_PTR(-ENOMEM);
  2839. }
  2840. msm_kms_init(&sde_kms->base, &kms_funcs);
  2841. sde_kms->dev = dev;
  2842. return &sde_kms->base;
  2843. }
  2844. static int _sde_kms_register_events(struct msm_kms *kms,
  2845. struct drm_mode_object *obj, u32 event, bool en)
  2846. {
  2847. int ret = 0;
  2848. struct drm_crtc *crtc = NULL;
  2849. struct drm_connector *conn = NULL;
  2850. struct sde_kms *sde_kms = NULL;
  2851. if (!kms || !obj) {
  2852. SDE_ERROR("invalid argument kms %pK obj %pK\n", kms, obj);
  2853. return -EINVAL;
  2854. }
  2855. sde_kms = to_sde_kms(kms);
  2856. switch (obj->type) {
  2857. case DRM_MODE_OBJECT_CRTC:
  2858. crtc = obj_to_crtc(obj);
  2859. ret = sde_crtc_register_custom_event(sde_kms, crtc, event, en);
  2860. break;
  2861. case DRM_MODE_OBJECT_CONNECTOR:
  2862. conn = obj_to_connector(obj);
  2863. ret = sde_connector_register_custom_event(sde_kms, conn, event,
  2864. en);
  2865. break;
  2866. }
  2867. return ret;
  2868. }
  2869. int sde_kms_handle_recovery(struct drm_encoder *encoder)
  2870. {
  2871. SDE_EVT32(DRMID(encoder), MSM_ENC_ACTIVE_REGION);
  2872. return sde_encoder_wait_for_event(encoder, MSM_ENC_ACTIVE_REGION);
  2873. }