dp_rx_err.c 86 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "hal_hw_headers.h"
  20. #include "dp_types.h"
  21. #include "dp_rx.h"
  22. #include "dp_tx.h"
  23. #include "dp_peer.h"
  24. #include "dp_internal.h"
  25. #include "hal_api.h"
  26. #include "qdf_trace.h"
  27. #include "qdf_nbuf.h"
  28. #include "dp_rx_defrag.h"
  29. #include "dp_ipa.h"
  30. #ifdef WIFI_MONITOR_SUPPORT
  31. #include "dp_htt.h"
  32. #include <dp_mon.h>
  33. #endif
  34. #ifdef FEATURE_WDS
  35. #include "dp_txrx_wds.h"
  36. #endif
  37. #include <enet.h> /* LLC_SNAP_HDR_LEN */
  38. #include "qdf_net_types.h"
  39. #include "dp_rx_buffer_pool.h"
  40. #define dp_rx_err_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_RX_ERROR, params)
  41. #define dp_rx_err_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_RX_ERROR, params)
  42. #define dp_rx_err_info(params...) \
  43. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  44. #define dp_rx_err_info_rl(params...) \
  45. __QDF_TRACE_RL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  46. #define dp_rx_err_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_RX_ERROR, params)
  47. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  48. /* Max regular Rx packet routing error */
  49. #define DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD 20
  50. #define DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT 10
  51. #define DP_RX_ERR_ROUTE_TIMEOUT_US (5 * 1000 * 1000) /* micro seconds */
  52. #ifdef FEATURE_MEC
  53. bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  54. struct dp_txrx_peer *txrx_peer,
  55. uint8_t *rx_tlv_hdr,
  56. qdf_nbuf_t nbuf)
  57. {
  58. struct dp_vdev *vdev = txrx_peer->vdev;
  59. struct dp_pdev *pdev = vdev->pdev;
  60. struct dp_mec_entry *mecentry = NULL;
  61. struct dp_ast_entry *ase = NULL;
  62. uint16_t sa_idx = 0;
  63. uint8_t *data;
  64. /*
  65. * Multicast Echo Check is required only if vdev is STA and
  66. * received pkt is a multicast/broadcast pkt. otherwise
  67. * skip the MEC check.
  68. */
  69. if (vdev->opmode != wlan_op_mode_sta)
  70. return false;
  71. if (!hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc, rx_tlv_hdr))
  72. return false;
  73. data = qdf_nbuf_data(nbuf);
  74. /*
  75. * if the received pkts src mac addr matches with vdev
  76. * mac address then drop the pkt as it is looped back
  77. */
  78. if (!(qdf_mem_cmp(&data[QDF_MAC_ADDR_SIZE],
  79. vdev->mac_addr.raw,
  80. QDF_MAC_ADDR_SIZE)))
  81. return true;
  82. /*
  83. * In case of qwrap isolation mode, donot drop loopback packets.
  84. * In isolation mode, all packets from the wired stations need to go
  85. * to rootap and loop back to reach the wireless stations and
  86. * vice-versa.
  87. */
  88. if (qdf_unlikely(vdev->isolation_vdev))
  89. return false;
  90. /*
  91. * if the received pkts src mac addr matches with the
  92. * wired PCs MAC addr which is behind the STA or with
  93. * wireless STAs MAC addr which are behind the Repeater,
  94. * then drop the pkt as it is looped back
  95. */
  96. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  97. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  98. if ((sa_idx < 0) ||
  99. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  100. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  101. "invalid sa_idx: %d", sa_idx);
  102. qdf_assert_always(0);
  103. }
  104. qdf_spin_lock_bh(&soc->ast_lock);
  105. ase = soc->ast_table[sa_idx];
  106. /*
  107. * this check was not needed since MEC is not dependent on AST,
  108. * but if we dont have this check SON has some issues in
  109. * dual backhaul scenario. in APS SON mode, client connected
  110. * to RE 2G and sends multicast packets. the RE sends it to CAP
  111. * over 5G backhaul. the CAP loopback it on 2G to RE.
  112. * On receiving in 2G STA vap, we assume that client has roamed
  113. * and kickout the client.
  114. */
  115. if (ase && (ase->peer_id != txrx_peer->peer_id)) {
  116. qdf_spin_unlock_bh(&soc->ast_lock);
  117. goto drop;
  118. }
  119. qdf_spin_unlock_bh(&soc->ast_lock);
  120. }
  121. qdf_spin_lock_bh(&soc->mec_lock);
  122. mecentry = dp_peer_mec_hash_find_by_pdevid(soc, pdev->pdev_id,
  123. &data[QDF_MAC_ADDR_SIZE]);
  124. if (!mecentry) {
  125. qdf_spin_unlock_bh(&soc->mec_lock);
  126. return false;
  127. }
  128. qdf_spin_unlock_bh(&soc->mec_lock);
  129. drop:
  130. dp_rx_err_info("%pK: received pkt with same src mac " QDF_MAC_ADDR_FMT,
  131. soc, QDF_MAC_ADDR_REF(&data[QDF_MAC_ADDR_SIZE]));
  132. return true;
  133. }
  134. #endif
  135. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  136. void dp_rx_link_desc_refill_duplicate_check(
  137. struct dp_soc *soc,
  138. struct hal_buf_info *buf_info,
  139. hal_buff_addrinfo_t ring_buf_info)
  140. {
  141. struct hal_buf_info current_link_desc_buf_info = { 0 };
  142. /* do duplicate link desc address check */
  143. hal_rx_buffer_addr_info_get_paddr(ring_buf_info,
  144. &current_link_desc_buf_info);
  145. /*
  146. * TODO - Check if the hal soc api call can be removed
  147. * since the cookie is just used for print.
  148. * buffer_addr_info is the first element of ring_desc
  149. */
  150. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  151. (uint32_t *)ring_buf_info,
  152. &current_link_desc_buf_info);
  153. if (qdf_unlikely(current_link_desc_buf_info.paddr ==
  154. buf_info->paddr)) {
  155. dp_info_rl("duplicate link desc addr: %llu, cookie: 0x%x",
  156. current_link_desc_buf_info.paddr,
  157. current_link_desc_buf_info.sw_cookie);
  158. DP_STATS_INC(soc, rx.err.dup_refill_link_desc, 1);
  159. }
  160. *buf_info = current_link_desc_buf_info;
  161. }
  162. /**
  163. * dp_rx_link_desc_return_by_addr - Return a MPDU link descriptor to
  164. * (WBM) by address
  165. *
  166. * @soc: core DP main context
  167. * @link_desc_addr: link descriptor addr
  168. *
  169. * Return: QDF_STATUS
  170. */
  171. QDF_STATUS
  172. dp_rx_link_desc_return_by_addr(struct dp_soc *soc,
  173. hal_buff_addrinfo_t link_desc_addr,
  174. uint8_t bm_action)
  175. {
  176. struct dp_srng *wbm_desc_rel_ring = &soc->wbm_desc_rel_ring;
  177. hal_ring_handle_t wbm_rel_srng = wbm_desc_rel_ring->hal_srng;
  178. hal_soc_handle_t hal_soc = soc->hal_soc;
  179. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  180. void *src_srng_desc;
  181. if (!wbm_rel_srng) {
  182. dp_rx_err_err("%pK: WBM RELEASE RING not initialized", soc);
  183. return status;
  184. }
  185. /* do duplicate link desc address check */
  186. dp_rx_link_desc_refill_duplicate_check(
  187. soc,
  188. &soc->last_op_info.wbm_rel_link_desc,
  189. link_desc_addr);
  190. if (qdf_unlikely(hal_srng_access_start(hal_soc, wbm_rel_srng))) {
  191. /* TODO */
  192. /*
  193. * Need API to convert from hal_ring pointer to
  194. * Ring Type / Ring Id combo
  195. */
  196. dp_rx_err_err("%pK: HAL RING Access For WBM Release SRNG Failed - %pK",
  197. soc, wbm_rel_srng);
  198. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  199. goto done;
  200. }
  201. src_srng_desc = hal_srng_src_get_next(hal_soc, wbm_rel_srng);
  202. if (qdf_likely(src_srng_desc)) {
  203. /* Return link descriptor through WBM ring (SW2WBM)*/
  204. hal_rx_msdu_link_desc_set(hal_soc,
  205. src_srng_desc, link_desc_addr, bm_action);
  206. status = QDF_STATUS_SUCCESS;
  207. } else {
  208. struct hal_srng *srng = (struct hal_srng *)wbm_rel_srng;
  209. DP_STATS_INC(soc, rx.err.hal_ring_access_full_fail, 1);
  210. dp_info_rl("WBM Release Ring (Id %d) Full(Fail CNT %u)",
  211. srng->ring_id,
  212. soc->stats.rx.err.hal_ring_access_full_fail);
  213. dp_info_rl("HP 0x%x Reap HP 0x%x TP 0x%x Cached TP 0x%x",
  214. *srng->u.src_ring.hp_addr,
  215. srng->u.src_ring.reap_hp,
  216. *srng->u.src_ring.tp_addr,
  217. srng->u.src_ring.cached_tp);
  218. QDF_BUG(0);
  219. }
  220. done:
  221. hal_srng_access_end(hal_soc, wbm_rel_srng);
  222. return status;
  223. }
  224. qdf_export_symbol(dp_rx_link_desc_return_by_addr);
  225. /**
  226. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  227. * (WBM), following error handling
  228. *
  229. * @soc: core DP main context
  230. * @ring_desc: opaque pointer to the REO error ring descriptor
  231. *
  232. * Return: QDF_STATUS
  233. */
  234. QDF_STATUS
  235. dp_rx_link_desc_return(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  236. uint8_t bm_action)
  237. {
  238. void *buf_addr_info = HAL_RX_REO_BUF_ADDR_INFO_GET(ring_desc);
  239. return dp_rx_link_desc_return_by_addr(soc, buf_addr_info, bm_action);
  240. }
  241. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  242. /**
  243. * dp_rx_msdus_drop() - Drops all MSDU's per MPDU
  244. *
  245. * @soc: core txrx main context
  246. * @ring_desc: opaque pointer to the REO error ring descriptor
  247. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  248. * @head: head of the local descriptor free-list
  249. * @tail: tail of the local descriptor free-list
  250. * @quota: No. of units (packets) that can be serviced in one shot.
  251. *
  252. * This function is used to drop all MSDU in an MPDU
  253. *
  254. * Return: uint32_t: No. of elements processed
  255. */
  256. static uint32_t
  257. dp_rx_msdus_drop(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  258. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  259. uint8_t *mac_id,
  260. uint32_t quota)
  261. {
  262. uint32_t rx_bufs_used = 0;
  263. void *link_desc_va;
  264. struct hal_buf_info buf_info;
  265. struct dp_pdev *pdev;
  266. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  267. int i;
  268. uint8_t *rx_tlv_hdr;
  269. uint32_t tid;
  270. struct rx_desc_pool *rx_desc_pool;
  271. struct dp_rx_desc *rx_desc;
  272. /* First field in REO Dst ring Desc is buffer_addr_info */
  273. void *buf_addr_info = ring_desc;
  274. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  275. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  276. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &buf_info);
  277. /* buffer_addr_info is the first element of ring_desc */
  278. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  279. (uint32_t *)ring_desc,
  280. &buf_info);
  281. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  282. if (!link_desc_va) {
  283. dp_rx_err_debug("link desc va is null, soc %pk", soc);
  284. return rx_bufs_used;
  285. }
  286. more_msdu_link_desc:
  287. /* No UNMAP required -- this is "malloc_consistent" memory */
  288. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  289. &mpdu_desc_info->msdu_count);
  290. for (i = 0; (i < mpdu_desc_info->msdu_count); i++) {
  291. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  292. soc, msdu_list.sw_cookie[i]);
  293. qdf_assert_always(rx_desc);
  294. /* all buffers from a MSDU link link belong to same pdev */
  295. *mac_id = rx_desc->pool_id;
  296. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  297. if (!pdev) {
  298. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  299. soc, rx_desc->pool_id);
  300. return rx_bufs_used;
  301. }
  302. if (!dp_rx_desc_check_magic(rx_desc)) {
  303. dp_rx_err_err("%pK: Invalid rx_desc cookie=%d",
  304. soc, msdu_list.sw_cookie[i]);
  305. return rx_bufs_used;
  306. }
  307. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  308. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  309. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, rx_desc->nbuf);
  310. rx_desc->unmapped = 1;
  311. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  312. rx_desc->rx_buf_start = qdf_nbuf_data(rx_desc->nbuf);
  313. rx_bufs_used++;
  314. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  315. rx_desc->rx_buf_start);
  316. dp_rx_err_err("%pK: Packet received with PN error for tid :%d",
  317. soc, tid);
  318. rx_tlv_hdr = qdf_nbuf_data(rx_desc->nbuf);
  319. if (hal_rx_encryption_info_valid(soc->hal_soc, rx_tlv_hdr))
  320. hal_rx_print_pn(soc->hal_soc, rx_tlv_hdr);
  321. dp_rx_err_send_pktlog(soc, pdev, mpdu_desc_info,
  322. rx_desc->nbuf,
  323. QDF_TX_RX_STATUS_DROP, true);
  324. /* Just free the buffers */
  325. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf, *mac_id);
  326. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  327. &pdev->free_list_tail, rx_desc);
  328. }
  329. /*
  330. * If the msdu's are spread across multiple link-descriptors,
  331. * we cannot depend solely on the msdu_count(e.g., if msdu is
  332. * spread across multiple buffers).Hence, it is
  333. * necessary to check the next link_descriptor and release
  334. * all the msdu's that are part of it.
  335. */
  336. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  337. link_desc_va,
  338. &next_link_desc_addr_info);
  339. if (hal_rx_is_buf_addr_info_valid(
  340. &next_link_desc_addr_info)) {
  341. /* Clear the next link desc info for the current link_desc */
  342. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  343. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  344. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  345. hal_rx_buffer_addr_info_get_paddr(
  346. &next_link_desc_addr_info,
  347. &buf_info);
  348. /* buffer_addr_info is the first element of ring_desc */
  349. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  350. (uint32_t *)&next_link_desc_addr_info,
  351. &buf_info);
  352. cur_link_desc_addr_info = next_link_desc_addr_info;
  353. buf_addr_info = &cur_link_desc_addr_info;
  354. link_desc_va =
  355. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  356. goto more_msdu_link_desc;
  357. }
  358. quota--;
  359. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  360. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  361. return rx_bufs_used;
  362. }
  363. /**
  364. * dp_rx_pn_error_handle() - Handles PN check errors
  365. *
  366. * @soc: core txrx main context
  367. * @ring_desc: opaque pointer to the REO error ring descriptor
  368. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  369. * @head: head of the local descriptor free-list
  370. * @tail: tail of the local descriptor free-list
  371. * @quota: No. of units (packets) that can be serviced in one shot.
  372. *
  373. * This function implements PN error handling
  374. * If the peer is configured to ignore the PN check errors
  375. * or if DP feels, that this frame is still OK, the frame can be
  376. * re-injected back to REO to use some of the other features
  377. * of REO e.g. duplicate detection/routing to other cores
  378. *
  379. * Return: uint32_t: No. of elements processed
  380. */
  381. static uint32_t
  382. dp_rx_pn_error_handle(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  383. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  384. uint8_t *mac_id,
  385. uint32_t quota)
  386. {
  387. uint16_t peer_id;
  388. uint32_t rx_bufs_used = 0;
  389. struct dp_txrx_peer *txrx_peer;
  390. bool peer_pn_policy = false;
  391. dp_txrx_ref_handle txrx_ref_handle = NULL;
  392. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  393. mpdu_desc_info->peer_meta_data);
  394. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  395. &txrx_ref_handle,
  396. DP_MOD_ID_RX_ERR);
  397. if (qdf_likely(txrx_peer)) {
  398. /*
  399. * TODO: Check for peer specific policies & set peer_pn_policy
  400. */
  401. dp_err_rl("discard rx due to PN error for peer %pK",
  402. txrx_peer);
  403. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  404. }
  405. dp_rx_err_err("%pK: Packet received with PN error", soc);
  406. /* No peer PN policy -- definitely drop */
  407. if (!peer_pn_policy)
  408. rx_bufs_used = dp_rx_msdus_drop(soc, ring_desc,
  409. mpdu_desc_info,
  410. mac_id, quota);
  411. return rx_bufs_used;
  412. }
  413. #ifdef DP_RX_DELIVER_ALL_OOR_FRAMES
  414. /**
  415. * dp_rx_deliver_oor_frame() - deliver OOR frames to stack
  416. * @soc: Datapath soc handler
  417. * @peer: pointer to DP peer
  418. * @nbuf: pointer to the skb of RX frame
  419. * @frame_mask: the mask for special frame needed
  420. * @rx_tlv_hdr: start of rx tlv header
  421. *
  422. * note: Msdu_len must have been stored in QDF_NBUF_CB_RX_PKT_LEN(nbuf) and
  423. * single nbuf is expected.
  424. *
  425. * return: true - nbuf has been delivered to stack, false - not.
  426. */
  427. static bool
  428. dp_rx_deliver_oor_frame(struct dp_soc *soc,
  429. struct dp_txrx_peer *txrx_peer,
  430. qdf_nbuf_t nbuf, uint32_t frame_mask,
  431. uint8_t *rx_tlv_hdr)
  432. {
  433. uint32_t l2_hdr_offset = 0;
  434. uint16_t msdu_len = 0;
  435. uint32_t skip_len;
  436. l2_hdr_offset =
  437. hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc, rx_tlv_hdr);
  438. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf))) {
  439. skip_len = l2_hdr_offset;
  440. } else {
  441. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  442. skip_len = l2_hdr_offset + soc->rx_pkt_tlv_size;
  443. qdf_nbuf_set_pktlen(nbuf, msdu_len + skip_len);
  444. }
  445. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(nbuf) = 1;
  446. dp_rx_set_hdr_pad(nbuf, l2_hdr_offset);
  447. qdf_nbuf_pull_head(nbuf, skip_len);
  448. qdf_nbuf_set_exc_frame(nbuf, 1);
  449. dp_info_rl("OOR frame, mpdu sn 0x%x",
  450. hal_rx_get_rx_sequence(soc->hal_soc, rx_tlv_hdr));
  451. dp_rx_deliver_to_stack(soc, txrx_peer->vdev, txrx_peer, nbuf, NULL);
  452. return true;
  453. }
  454. #else
  455. static bool
  456. dp_rx_deliver_oor_frame(struct dp_soc *soc,
  457. struct dp_txrx_peer *txrx_peer,
  458. qdf_nbuf_t nbuf, uint32_t frame_mask,
  459. uint8_t *rx_tlv_hdr)
  460. {
  461. return dp_rx_deliver_special_frame(soc, txrx_peer, nbuf, frame_mask,
  462. rx_tlv_hdr);
  463. }
  464. #endif
  465. /**
  466. * dp_rx_oor_handle() - Handles the msdu which is OOR error
  467. *
  468. * @soc: core txrx main context
  469. * @nbuf: pointer to msdu skb
  470. * @peer_id: dp peer ID
  471. * @rx_tlv_hdr: start of rx tlv header
  472. *
  473. * This function process the msdu delivered from REO2TCL
  474. * ring with error type OOR
  475. *
  476. * Return: None
  477. */
  478. static void
  479. dp_rx_oor_handle(struct dp_soc *soc,
  480. qdf_nbuf_t nbuf,
  481. uint16_t peer_id,
  482. uint8_t *rx_tlv_hdr)
  483. {
  484. uint32_t frame_mask = FRAME_MASK_IPV4_ARP | FRAME_MASK_IPV4_DHCP |
  485. FRAME_MASK_IPV4_EAPOL | FRAME_MASK_IPV6_DHCP;
  486. struct dp_txrx_peer *txrx_peer = NULL;
  487. dp_txrx_ref_handle txrx_ref_handle = NULL;
  488. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  489. &txrx_ref_handle,
  490. DP_MOD_ID_RX_ERR);
  491. if (!txrx_peer) {
  492. dp_info_rl("peer not found");
  493. goto free_nbuf;
  494. }
  495. if (dp_rx_deliver_oor_frame(soc, txrx_peer, nbuf, frame_mask,
  496. rx_tlv_hdr)) {
  497. DP_STATS_INC(soc, rx.err.reo_err_oor_to_stack, 1);
  498. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  499. return;
  500. }
  501. free_nbuf:
  502. if (txrx_peer)
  503. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  504. DP_STATS_INC(soc, rx.err.reo_err_oor_drop, 1);
  505. dp_rx_nbuf_free(nbuf);
  506. }
  507. /**
  508. * dp_rx_err_nbuf_pn_check() - Check if the PN number of this current packet
  509. * is a monotonous increment of packet number
  510. * from the previous successfully re-ordered
  511. * frame.
  512. * @soc: Datapath SOC handle
  513. * @ring_desc: REO ring descriptor
  514. * @nbuf: Current packet
  515. *
  516. * Return: QDF_STATUS_SUCCESS, if the pn check passes, else QDF_STATUS_E_FAILURE
  517. */
  518. static inline QDF_STATUS
  519. dp_rx_err_nbuf_pn_check(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  520. qdf_nbuf_t nbuf)
  521. {
  522. uint64_t prev_pn, curr_pn[2];
  523. if (!hal_rx_encryption_info_valid(soc->hal_soc, qdf_nbuf_data(nbuf)))
  524. return QDF_STATUS_SUCCESS;
  525. hal_rx_reo_prev_pn_get(soc->hal_soc, ring_desc, &prev_pn);
  526. hal_rx_tlv_get_pn_num(soc->hal_soc, qdf_nbuf_data(nbuf), curr_pn);
  527. if (curr_pn[0] > prev_pn)
  528. return QDF_STATUS_SUCCESS;
  529. return QDF_STATUS_E_FAILURE;
  530. }
  531. #ifdef WLAN_SKIP_BAR_UPDATE
  532. static
  533. void dp_rx_err_handle_bar(struct dp_soc *soc,
  534. struct dp_peer *peer,
  535. qdf_nbuf_t nbuf)
  536. {
  537. dp_info_rl("BAR update to H.W is skipped");
  538. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  539. }
  540. #else
  541. static
  542. void dp_rx_err_handle_bar(struct dp_soc *soc,
  543. struct dp_peer *peer,
  544. qdf_nbuf_t nbuf)
  545. {
  546. uint8_t *rx_tlv_hdr;
  547. unsigned char type, subtype;
  548. uint16_t start_seq_num;
  549. uint32_t tid;
  550. QDF_STATUS status;
  551. struct ieee80211_frame_bar *bar;
  552. /*
  553. * 1. Is this a BAR frame. If not Discard it.
  554. * 2. If it is, get the peer id, tid, ssn
  555. * 2a Do a tid update
  556. */
  557. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  558. bar = (struct ieee80211_frame_bar *)(rx_tlv_hdr + soc->rx_pkt_tlv_size);
  559. type = bar->i_fc[0] & IEEE80211_FC0_TYPE_MASK;
  560. subtype = bar->i_fc[0] & IEEE80211_FC0_SUBTYPE_MASK;
  561. if (!(type == IEEE80211_FC0_TYPE_CTL &&
  562. subtype == QDF_IEEE80211_FC0_SUBTYPE_BAR)) {
  563. dp_err_rl("Not a BAR frame!");
  564. return;
  565. }
  566. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc, rx_tlv_hdr);
  567. qdf_assert_always(tid < DP_MAX_TIDS);
  568. start_seq_num = le16toh(bar->i_seq) >> IEEE80211_SEQ_SEQ_SHIFT;
  569. dp_info_rl("tid %u window_size %u start_seq_num %u",
  570. tid, peer->rx_tid[tid].ba_win_size, start_seq_num);
  571. status = dp_rx_tid_update_wifi3(peer, tid,
  572. peer->rx_tid[tid].ba_win_size,
  573. start_seq_num,
  574. true);
  575. if (status != QDF_STATUS_SUCCESS) {
  576. dp_err_rl("failed to handle bar frame update rx tid");
  577. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  578. } else {
  579. DP_STATS_INC(soc, rx.err.ssn_update_count, 1);
  580. }
  581. }
  582. #endif
  583. /**
  584. * _dp_rx_bar_frame_handle(): Core of the BAR frame handling
  585. * @soc: Datapath SoC handle
  586. * @nbuf: packet being processed
  587. * @mpdu_desc_info: mpdu desc info for the current packet
  588. * @tid: tid on which the packet arrived
  589. * @err_status: Flag to indicate if REO encountered an error while routing this
  590. * frame
  591. * @error_code: REO error code
  592. *
  593. * Return: None
  594. */
  595. static void
  596. _dp_rx_bar_frame_handle(struct dp_soc *soc, qdf_nbuf_t nbuf,
  597. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  598. uint32_t tid, uint8_t err_status, uint32_t error_code)
  599. {
  600. uint16_t peer_id;
  601. struct dp_peer *peer;
  602. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  603. mpdu_desc_info->peer_meta_data);
  604. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  605. if (!peer)
  606. return;
  607. dp_info_rl("BAR frame: "
  608. " peer_id = %d"
  609. " tid = %u"
  610. " SSN = %d"
  611. " error status = %d",
  612. peer->peer_id,
  613. tid,
  614. mpdu_desc_info->mpdu_seq,
  615. err_status);
  616. if (err_status == HAL_REO_ERROR_DETECTED) {
  617. switch (error_code) {
  618. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  619. case HAL_REO_ERR_BAR_FRAME_OOR:
  620. dp_rx_err_handle_bar(soc, peer, nbuf);
  621. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  622. break;
  623. default:
  624. DP_STATS_INC(soc, rx.bar_frame, 1);
  625. }
  626. }
  627. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  628. }
  629. /**
  630. * dp_rx_bar_frame_handle() - Function to handle err BAR frames
  631. * @soc: core DP main context
  632. * @ring_desc: Hal ring desc
  633. * @rx_desc: dp rx desc
  634. * @mpdu_desc_info: mpdu desc info
  635. *
  636. * Handle the error BAR frames received. Ensure the SOC level
  637. * stats are updated based on the REO error code. The BAR frames
  638. * are further processed by updating the Rx tids with the start
  639. * sequence number (SSN) and BA window size. Desc is returned
  640. * to the free desc list
  641. *
  642. * Return: none
  643. */
  644. static void
  645. dp_rx_bar_frame_handle(struct dp_soc *soc,
  646. hal_ring_desc_t ring_desc,
  647. struct dp_rx_desc *rx_desc,
  648. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  649. uint8_t err_status,
  650. uint32_t err_code)
  651. {
  652. qdf_nbuf_t nbuf;
  653. struct dp_pdev *pdev;
  654. struct rx_desc_pool *rx_desc_pool;
  655. uint8_t *rx_tlv_hdr;
  656. uint32_t tid;
  657. nbuf = rx_desc->nbuf;
  658. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  659. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  660. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  661. rx_desc->unmapped = 1;
  662. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  663. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  664. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  665. rx_tlv_hdr);
  666. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  667. if (!pdev) {
  668. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  669. soc, rx_desc->pool_id);
  670. return;
  671. }
  672. _dp_rx_bar_frame_handle(soc, nbuf, mpdu_desc_info, tid, err_status,
  673. err_code);
  674. dp_rx_err_send_pktlog(soc, pdev, mpdu_desc_info, nbuf,
  675. QDF_TX_RX_STATUS_DROP, true);
  676. dp_rx_link_desc_return(soc, ring_desc,
  677. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  678. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  679. rx_desc->pool_id);
  680. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  681. &pdev->free_list_tail,
  682. rx_desc);
  683. }
  684. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  685. /**
  686. * dp_2k_jump_handle() - Function to handle 2k jump exception
  687. * on WBM ring
  688. *
  689. * @soc: core DP main context
  690. * @nbuf: buffer pointer
  691. * @rx_tlv_hdr: start of rx tlv header
  692. * @peer_id: peer id of first msdu
  693. * @tid: Tid for which exception occurred
  694. *
  695. * This function handles 2k jump violations arising out
  696. * of receiving aggregates in non BA case. This typically
  697. * may happen if aggregates are received on a QOS enabled TID
  698. * while Rx window size is still initialized to value of 2. Or
  699. * it may also happen if negotiated window size is 1 but peer
  700. * sends aggregates.
  701. *
  702. */
  703. void
  704. dp_2k_jump_handle(struct dp_soc *soc,
  705. qdf_nbuf_t nbuf,
  706. uint8_t *rx_tlv_hdr,
  707. uint16_t peer_id,
  708. uint8_t tid)
  709. {
  710. struct dp_peer *peer = NULL;
  711. struct dp_rx_tid *rx_tid = NULL;
  712. uint32_t frame_mask = FRAME_MASK_IPV4_ARP;
  713. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  714. if (!peer) {
  715. dp_rx_err_info_rl("%pK: peer not found", soc);
  716. goto free_nbuf;
  717. }
  718. if (tid >= DP_MAX_TIDS) {
  719. dp_info_rl("invalid tid");
  720. goto nbuf_deliver;
  721. }
  722. rx_tid = &peer->rx_tid[tid];
  723. qdf_spin_lock_bh(&rx_tid->tid_lock);
  724. /* only if BA session is active, allow send Delba */
  725. if (rx_tid->ba_status != DP_RX_BA_ACTIVE) {
  726. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  727. goto nbuf_deliver;
  728. }
  729. if (!rx_tid->delba_tx_status) {
  730. rx_tid->delba_tx_retry++;
  731. rx_tid->delba_tx_status = 1;
  732. rx_tid->delba_rcode =
  733. IEEE80211_REASON_QOS_SETUP_REQUIRED;
  734. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  735. if (soc->cdp_soc.ol_ops->send_delba) {
  736. DP_STATS_INC(soc, rx.err.rx_2k_jump_delba_sent,
  737. 1);
  738. soc->cdp_soc.ol_ops->send_delba(
  739. peer->vdev->pdev->soc->ctrl_psoc,
  740. peer->vdev->vdev_id,
  741. peer->mac_addr.raw,
  742. tid,
  743. rx_tid->delba_rcode,
  744. CDP_DELBA_2K_JUMP);
  745. }
  746. } else {
  747. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  748. }
  749. nbuf_deliver:
  750. if (dp_rx_deliver_special_frame(soc, peer->txrx_peer, nbuf, frame_mask,
  751. rx_tlv_hdr)) {
  752. DP_STATS_INC(soc, rx.err.rx_2k_jump_to_stack, 1);
  753. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  754. return;
  755. }
  756. free_nbuf:
  757. if (peer)
  758. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  759. DP_STATS_INC(soc, rx.err.rx_2k_jump_drop, 1);
  760. dp_rx_nbuf_free(nbuf);
  761. }
  762. #if defined(QCA_WIFI_QCA6390) || defined(QCA_WIFI_QCA6490) || \
  763. defined(QCA_WIFI_QCA6750) || defined(QCA_WIFI_KIWI)
  764. bool
  765. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  766. uint8_t pool_id,
  767. uint8_t *rx_tlv_hdr,
  768. qdf_nbuf_t nbuf)
  769. {
  770. struct dp_peer *peer = NULL;
  771. uint8_t *rx_pkt_hdr = hal_rx_pkt_hdr_get(soc->hal_soc, rx_tlv_hdr);
  772. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  773. struct ieee80211_frame *wh = (struct ieee80211_frame *)rx_pkt_hdr;
  774. if (!pdev) {
  775. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  776. soc, pool_id);
  777. return false;
  778. }
  779. /*
  780. * WAR- In certain types of packets if peer_id is not correct then
  781. * driver may not be able find. Try finding peer by addr_2 of
  782. * received MPDU
  783. */
  784. if (wh)
  785. peer = dp_peer_find_hash_find(soc, wh->i_addr2, 0,
  786. DP_VDEV_ALL, DP_MOD_ID_RX_ERR);
  787. if (peer) {
  788. dp_verbose_debug("MPDU sw_peer_id & ast_idx is corrupted");
  789. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  790. QDF_TRACE_LEVEL_DEBUG);
  791. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer_id,
  792. 1, qdf_nbuf_len(nbuf));
  793. dp_rx_nbuf_free(nbuf);
  794. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  795. return true;
  796. }
  797. return false;
  798. }
  799. #else
  800. bool
  801. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  802. uint8_t pool_id,
  803. uint8_t *rx_tlv_hdr,
  804. qdf_nbuf_t nbuf)
  805. {
  806. return false;
  807. }
  808. #endif
  809. bool dp_rx_check_pkt_len(struct dp_soc *soc, uint32_t pkt_len)
  810. {
  811. if (qdf_unlikely(pkt_len > RX_DATA_BUFFER_SIZE)) {
  812. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_pkt_len,
  813. 1, pkt_len);
  814. return true;
  815. } else {
  816. return false;
  817. }
  818. }
  819. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  820. void
  821. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  822. struct dp_vdev *vdev,
  823. struct dp_txrx_peer *txrx_peer,
  824. qdf_nbuf_t nbuf,
  825. qdf_nbuf_t tail,
  826. bool is_eapol)
  827. {
  828. if (is_eapol && soc->eapol_over_control_port)
  829. dp_rx_eapol_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  830. else
  831. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  832. }
  833. #else
  834. void
  835. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  836. struct dp_vdev *vdev,
  837. struct dp_txrx_peer *txrx_peer,
  838. qdf_nbuf_t nbuf,
  839. qdf_nbuf_t tail,
  840. bool is_eapol)
  841. {
  842. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  843. }
  844. #endif
  845. #ifdef WLAN_FEATURE_11BE_MLO
  846. /*
  847. * dp_rx_err_match_dhost() - function to check whether dest-mac is correct
  848. * @eh: Ethernet header of incoming packet
  849. * @vdev: dp_vdev object of the VAP on which this data packet is received
  850. *
  851. * Return: 1 if the destination mac is correct,
  852. * 0 if this frame is not correctly destined to this VAP/MLD
  853. */
  854. int dp_rx_err_match_dhost(qdf_ether_header_t *eh, struct dp_vdev *vdev)
  855. {
  856. return ((qdf_mem_cmp(eh->ether_dhost, &vdev->mac_addr.raw[0],
  857. QDF_MAC_ADDR_SIZE) == 0) ||
  858. (qdf_mem_cmp(eh->ether_dhost, &vdev->mld_mac_addr.raw[0],
  859. QDF_MAC_ADDR_SIZE) == 0));
  860. }
  861. #else
  862. int dp_rx_err_match_dhost(qdf_ether_header_t *eh, struct dp_vdev *vdev)
  863. {
  864. return (qdf_mem_cmp(eh->ether_dhost, &vdev->mac_addr.raw[0],
  865. QDF_MAC_ADDR_SIZE) == 0);
  866. }
  867. #endif
  868. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  869. bool
  870. dp_rx_err_drop_3addr_mcast(struct dp_vdev *vdev, uint8_t *rx_tlv_hdr)
  871. {
  872. struct dp_soc *soc = vdev->pdev->soc;
  873. if (!vdev->drop_3addr_mcast)
  874. return false;
  875. if (vdev->opmode != wlan_op_mode_sta)
  876. return false;
  877. if (hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc, rx_tlv_hdr))
  878. return true;
  879. return false;
  880. }
  881. /**
  882. * dp_rx_err_is_pn_check_needed() - Check if the packet number check is needed
  883. * for this frame received in REO error ring.
  884. * @soc: Datapath SOC handle
  885. * @error: REO error detected or not
  886. * @error_code: Error code in case of REO error
  887. *
  888. * Return: true if pn check if needed in software,
  889. * false, if pn check if not needed.
  890. */
  891. static inline bool
  892. dp_rx_err_is_pn_check_needed(struct dp_soc *soc, uint8_t error,
  893. uint32_t error_code)
  894. {
  895. return (soc->features.pn_in_reo_dest &&
  896. (error == HAL_REO_ERROR_DETECTED &&
  897. (hal_rx_reo_is_2k_jump(error_code) ||
  898. hal_rx_reo_is_oor_error(error_code) ||
  899. hal_rx_reo_is_bar_oor_2k_jump(error_code))));
  900. }
  901. #ifdef DP_WAR_INVALID_FIRST_MSDU_FLAG
  902. static inline void
  903. dp_rx_err_populate_mpdu_desc_info(struct dp_soc *soc, qdf_nbuf_t nbuf,
  904. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  905. bool first_msdu_in_mpdu_processed)
  906. {
  907. if (first_msdu_in_mpdu_processed) {
  908. /*
  909. * This is the 2nd indication of first_msdu in the same mpdu.
  910. * Skip re-parsing the mdpu_desc_info and use the cached one,
  911. * since this msdu is most probably from the current mpdu
  912. * which is being processed
  913. */
  914. } else {
  915. hal_rx_tlv_populate_mpdu_desc_info(soc->hal_soc,
  916. qdf_nbuf_data(nbuf),
  917. mpdu_desc_info);
  918. }
  919. }
  920. #else
  921. static inline void
  922. dp_rx_err_populate_mpdu_desc_info(struct dp_soc *soc, qdf_nbuf_t nbuf,
  923. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  924. bool first_msdu_in_mpdu_processed)
  925. {
  926. hal_rx_tlv_populate_mpdu_desc_info(soc->hal_soc, qdf_nbuf_data(nbuf),
  927. mpdu_desc_info);
  928. }
  929. #endif
  930. /**
  931. * dp_rx_reo_err_entry_process() - Handles for REO error entry processing
  932. *
  933. * @soc: core txrx main context
  934. * @ring_desc: opaque pointer to the REO error ring descriptor
  935. * @mpdu_desc_info: pointer to mpdu level description info
  936. * @link_desc_va: pointer to msdu_link_desc virtual address
  937. * @err_code: reo error code fetched from ring entry
  938. *
  939. * Function to handle msdus fetched from msdu link desc, currently
  940. * support REO error NULL queue, 2K jump, OOR.
  941. *
  942. * Return: msdu count processed
  943. */
  944. static uint32_t
  945. dp_rx_reo_err_entry_process(struct dp_soc *soc,
  946. void *ring_desc,
  947. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  948. void *link_desc_va,
  949. enum hal_reo_error_code err_code)
  950. {
  951. uint32_t rx_bufs_used = 0;
  952. struct dp_pdev *pdev;
  953. int i;
  954. uint8_t *rx_tlv_hdr_first;
  955. uint8_t *rx_tlv_hdr_last;
  956. uint32_t tid = DP_MAX_TIDS;
  957. uint16_t peer_id;
  958. struct dp_rx_desc *rx_desc;
  959. struct rx_desc_pool *rx_desc_pool;
  960. qdf_nbuf_t nbuf;
  961. struct hal_buf_info buf_info;
  962. struct hal_rx_msdu_list msdu_list;
  963. uint16_t num_msdus;
  964. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  965. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  966. /* First field in REO Dst ring Desc is buffer_addr_info */
  967. void *buf_addr_info = ring_desc;
  968. qdf_nbuf_t head_nbuf = NULL;
  969. qdf_nbuf_t tail_nbuf = NULL;
  970. uint16_t msdu_processed = 0;
  971. QDF_STATUS status;
  972. bool ret, is_pn_check_needed;
  973. uint8_t rx_desc_pool_id;
  974. struct dp_txrx_peer *txrx_peer = NULL;
  975. dp_txrx_ref_handle txrx_ref_handle = NULL;
  976. hal_ring_handle_t hal_ring_hdl = soc->reo_exception_ring.hal_srng;
  977. bool first_msdu_in_mpdu_processed = false;
  978. bool msdu_dropped = false;
  979. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  980. mpdu_desc_info->peer_meta_data);
  981. is_pn_check_needed = dp_rx_err_is_pn_check_needed(soc,
  982. HAL_REO_ERROR_DETECTED,
  983. err_code);
  984. more_msdu_link_desc:
  985. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  986. &num_msdus);
  987. for (i = 0; i < num_msdus; i++) {
  988. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  989. soc,
  990. msdu_list.sw_cookie[i]);
  991. qdf_assert_always(rx_desc);
  992. nbuf = rx_desc->nbuf;
  993. /*
  994. * this is a unlikely scenario where the host is reaping
  995. * a descriptor which it already reaped just a while ago
  996. * but is yet to replenish it back to HW.
  997. * In this case host will dump the last 128 descriptors
  998. * including the software descriptor rx_desc and assert.
  999. */
  1000. if (qdf_unlikely(!rx_desc->in_use) ||
  1001. qdf_unlikely(!nbuf)) {
  1002. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  1003. dp_info_rl("Reaping rx_desc not in use!");
  1004. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  1005. ring_desc, rx_desc);
  1006. /* ignore duplicate RX desc and continue to process */
  1007. /* Pop out the descriptor */
  1008. msdu_dropped = true;
  1009. continue;
  1010. }
  1011. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  1012. msdu_list.paddr[i]);
  1013. if (!ret) {
  1014. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1015. rx_desc->in_err_state = 1;
  1016. msdu_dropped = true;
  1017. continue;
  1018. }
  1019. rx_desc_pool_id = rx_desc->pool_id;
  1020. /* all buffers from a MSDU link belong to same pdev */
  1021. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc_pool_id);
  1022. rx_desc_pool = &soc->rx_desc_buf[rx_desc_pool_id];
  1023. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1024. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  1025. rx_desc->unmapped = 1;
  1026. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1027. QDF_NBUF_CB_RX_PKT_LEN(nbuf) = msdu_list.msdu_info[i].msdu_len;
  1028. rx_bufs_used++;
  1029. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  1030. &pdev->free_list_tail, rx_desc);
  1031. DP_RX_LIST_APPEND(head_nbuf, tail_nbuf, nbuf);
  1032. if (qdf_unlikely(msdu_list.msdu_info[i].msdu_flags &
  1033. HAL_MSDU_F_MSDU_CONTINUATION))
  1034. continue;
  1035. if (dp_rx_buffer_pool_refill(soc, head_nbuf,
  1036. rx_desc_pool_id)) {
  1037. /* MSDU queued back to the pool */
  1038. msdu_dropped = true;
  1039. goto process_next_msdu;
  1040. }
  1041. if (is_pn_check_needed) {
  1042. if (msdu_list.msdu_info[i].msdu_flags &
  1043. HAL_MSDU_F_FIRST_MSDU_IN_MPDU) {
  1044. dp_rx_err_populate_mpdu_desc_info(soc, nbuf,
  1045. mpdu_desc_info,
  1046. first_msdu_in_mpdu_processed);
  1047. first_msdu_in_mpdu_processed = true;
  1048. } else {
  1049. if (!first_msdu_in_mpdu_processed) {
  1050. /*
  1051. * If no msdu in this mpdu was dropped
  1052. * due to failed sanity checks, then
  1053. * its not expected to hit this
  1054. * condition. Hence we assert here.
  1055. */
  1056. if (!msdu_dropped)
  1057. qdf_assert_always(0);
  1058. /*
  1059. * We do not have valid mpdu_desc_info
  1060. * to process this nbuf, hence drop it.
  1061. */
  1062. dp_rx_nbuf_free(nbuf);
  1063. /* TODO - Increment stats */
  1064. goto process_next_msdu;
  1065. }
  1066. /*
  1067. * DO NOTHING -
  1068. * Continue using the same mpdu_desc_info
  1069. * details populated from the first msdu in
  1070. * the mpdu.
  1071. */
  1072. }
  1073. status = dp_rx_err_nbuf_pn_check(soc, ring_desc, nbuf);
  1074. if (QDF_IS_STATUS_ERROR(status)) {
  1075. DP_STATS_INC(soc, rx.err.pn_in_dest_check_fail,
  1076. 1);
  1077. dp_rx_nbuf_free(nbuf);
  1078. goto process_next_msdu;
  1079. }
  1080. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  1081. mpdu_desc_info->peer_meta_data);
  1082. if (mpdu_desc_info->bar_frame)
  1083. _dp_rx_bar_frame_handle(soc, nbuf,
  1084. mpdu_desc_info, tid,
  1085. HAL_REO_ERROR_DETECTED,
  1086. err_code);
  1087. }
  1088. rx_tlv_hdr_first = qdf_nbuf_data(head_nbuf);
  1089. rx_tlv_hdr_last = qdf_nbuf_data(tail_nbuf);
  1090. if (qdf_unlikely(head_nbuf != tail_nbuf)) {
  1091. nbuf = dp_rx_sg_create(soc, head_nbuf);
  1092. qdf_nbuf_set_is_frag(nbuf, 1);
  1093. DP_STATS_INC(soc, rx.err.reo_err_oor_sg_count, 1);
  1094. }
  1095. switch (err_code) {
  1096. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  1097. case HAL_REO_ERR_2K_ERROR_HANDLING_FLAG_SET:
  1098. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  1099. /*
  1100. * only first msdu, mpdu start description tlv valid?
  1101. * and use it for following msdu.
  1102. */
  1103. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1104. rx_tlv_hdr_last))
  1105. tid = hal_rx_mpdu_start_tid_get(
  1106. soc->hal_soc,
  1107. rx_tlv_hdr_first);
  1108. dp_2k_jump_handle(soc, nbuf, rx_tlv_hdr_last,
  1109. peer_id, tid);
  1110. break;
  1111. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  1112. case HAL_REO_ERR_BAR_FRAME_OOR:
  1113. dp_rx_oor_handle(soc, nbuf, peer_id, rx_tlv_hdr_last);
  1114. break;
  1115. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  1116. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(
  1117. soc, peer_id,
  1118. &txrx_ref_handle,
  1119. DP_MOD_ID_RX_ERR);
  1120. if (!txrx_peer)
  1121. dp_info_rl("txrx_peer is null peer_id %u",
  1122. peer_id);
  1123. soc->arch_ops.dp_rx_null_q_desc_handle(soc, nbuf,
  1124. rx_tlv_hdr_last,
  1125. rx_desc_pool_id,
  1126. txrx_peer,
  1127. TRUE);
  1128. if (txrx_peer)
  1129. dp_txrx_peer_unref_delete(txrx_ref_handle,
  1130. DP_MOD_ID_RX_ERR);
  1131. break;
  1132. default:
  1133. dp_err_rl("Non-support error code %d", err_code);
  1134. dp_rx_nbuf_free(nbuf);
  1135. }
  1136. process_next_msdu:
  1137. msdu_processed++;
  1138. head_nbuf = NULL;
  1139. tail_nbuf = NULL;
  1140. }
  1141. /*
  1142. * If the msdu's are spread across multiple link-descriptors,
  1143. * we cannot depend solely on the msdu_count(e.g., if msdu is
  1144. * spread across multiple buffers).Hence, it is
  1145. * necessary to check the next link_descriptor and release
  1146. * all the msdu's that are part of it.
  1147. */
  1148. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  1149. link_desc_va,
  1150. &next_link_desc_addr_info);
  1151. if (hal_rx_is_buf_addr_info_valid(
  1152. &next_link_desc_addr_info)) {
  1153. /* Clear the next link desc info for the current link_desc */
  1154. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  1155. dp_rx_link_desc_return_by_addr(
  1156. soc,
  1157. buf_addr_info,
  1158. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1159. hal_rx_buffer_addr_info_get_paddr(
  1160. &next_link_desc_addr_info,
  1161. &buf_info);
  1162. /* buffer_addr_info is the first element of ring_desc */
  1163. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  1164. (uint32_t *)&next_link_desc_addr_info,
  1165. &buf_info);
  1166. link_desc_va =
  1167. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  1168. cur_link_desc_addr_info = next_link_desc_addr_info;
  1169. buf_addr_info = &cur_link_desc_addr_info;
  1170. goto more_msdu_link_desc;
  1171. }
  1172. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  1173. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1174. if (qdf_unlikely(msdu_processed != mpdu_desc_info->msdu_count))
  1175. DP_STATS_INC(soc, rx.err.msdu_count_mismatch, 1);
  1176. return rx_bufs_used;
  1177. }
  1178. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1179. /**
  1180. * dp_rx_process_rxdma_err() - Function to deliver rxdma unencrypted_err
  1181. * frames to OS or wifi parse errors.
  1182. * @soc: core DP main context
  1183. * @nbuf: buffer pointer
  1184. * @rx_tlv_hdr: start of rx tlv header
  1185. * @txrx_peer: peer reference
  1186. * @err_code: rxdma err code
  1187. * @mac_id: mac_id which is one of 3 mac_ids(Assuming mac_id and
  1188. * pool_id has same mapping)
  1189. *
  1190. * Return: None
  1191. */
  1192. void
  1193. dp_rx_process_rxdma_err(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1194. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *txrx_peer,
  1195. uint8_t err_code, uint8_t mac_id)
  1196. {
  1197. uint32_t pkt_len, l2_hdr_offset;
  1198. uint16_t msdu_len;
  1199. struct dp_vdev *vdev;
  1200. qdf_ether_header_t *eh;
  1201. bool is_broadcast;
  1202. /*
  1203. * Check if DMA completed -- msdu_done is the last bit
  1204. * to be written
  1205. */
  1206. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1207. dp_err_rl("MSDU DONE failure");
  1208. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1209. QDF_TRACE_LEVEL_INFO);
  1210. qdf_assert(0);
  1211. }
  1212. l2_hdr_offset = hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc,
  1213. rx_tlv_hdr);
  1214. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1215. pkt_len = msdu_len + l2_hdr_offset + soc->rx_pkt_tlv_size;
  1216. if (dp_rx_check_pkt_len(soc, pkt_len)) {
  1217. /* Drop & free packet */
  1218. dp_rx_nbuf_free(nbuf);
  1219. return;
  1220. }
  1221. /* Set length in nbuf */
  1222. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  1223. qdf_nbuf_set_next(nbuf, NULL);
  1224. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  1225. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  1226. if (!txrx_peer) {
  1227. QDF_TRACE_ERROR_RL(QDF_MODULE_ID_DP, "txrx_peer is NULL");
  1228. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1229. qdf_nbuf_len(nbuf));
  1230. /* Trigger invalid peer handler wrapper */
  1231. dp_rx_process_invalid_peer_wrapper(soc, nbuf, true, mac_id);
  1232. return;
  1233. }
  1234. vdev = txrx_peer->vdev;
  1235. if (!vdev) {
  1236. dp_rx_err_info_rl("%pK: INVALID vdev %pK OR osif_rx", soc,
  1237. vdev);
  1238. /* Drop & free packet */
  1239. dp_rx_nbuf_free(nbuf);
  1240. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1241. return;
  1242. }
  1243. /*
  1244. * Advance the packet start pointer by total size of
  1245. * pre-header TLV's
  1246. */
  1247. dp_rx_skip_tlvs(soc, nbuf, l2_hdr_offset);
  1248. if (err_code == HAL_RXDMA_ERR_WIFI_PARSE) {
  1249. uint8_t *pkt_type;
  1250. pkt_type = qdf_nbuf_data(nbuf) + (2 * QDF_MAC_ADDR_SIZE);
  1251. if (*(uint16_t *)pkt_type == htons(QDF_ETH_TYPE_8021Q)) {
  1252. if (*(uint16_t *)(pkt_type + DP_SKIP_VLAN) ==
  1253. htons(QDF_LLC_STP)) {
  1254. DP_STATS_INC(vdev->pdev, vlan_tag_stp_cnt, 1);
  1255. goto process_mesh;
  1256. } else {
  1257. goto process_rx;
  1258. }
  1259. }
  1260. }
  1261. if (vdev->rx_decap_type == htt_cmn_pkt_type_raw)
  1262. goto process_mesh;
  1263. /*
  1264. * WAPI cert AP sends rekey frames as unencrypted.
  1265. * Thus RXDMA will report unencrypted frame error.
  1266. * To pass WAPI cert case, SW needs to pass unencrypted
  1267. * rekey frame to stack.
  1268. */
  1269. if (qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1270. goto process_rx;
  1271. }
  1272. /*
  1273. * In dynamic WEP case rekey frames are not encrypted
  1274. * similar to WAPI. Allow EAPOL when 8021+wep is enabled and
  1275. * key install is already done
  1276. */
  1277. if ((vdev->sec_type == cdp_sec_type_wep104) &&
  1278. (qdf_nbuf_is_ipv4_eapol_pkt(nbuf)))
  1279. goto process_rx;
  1280. process_mesh:
  1281. if (!vdev->mesh_vdev && err_code == HAL_RXDMA_ERR_UNENCRYPTED) {
  1282. dp_rx_nbuf_free(nbuf);
  1283. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1284. return;
  1285. }
  1286. if (vdev->mesh_vdev) {
  1287. if (dp_rx_filter_mesh_packets(vdev, nbuf, rx_tlv_hdr)
  1288. == QDF_STATUS_SUCCESS) {
  1289. dp_rx_err_info("%pK: mesh pkt filtered", soc);
  1290. DP_STATS_INC(vdev->pdev, dropped.mesh_filter, 1);
  1291. dp_rx_nbuf_free(nbuf);
  1292. return;
  1293. }
  1294. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr, txrx_peer);
  1295. }
  1296. process_rx:
  1297. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1298. rx_tlv_hdr) &&
  1299. (vdev->rx_decap_type ==
  1300. htt_cmn_pkt_type_ethernet))) {
  1301. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1302. is_broadcast = (QDF_IS_ADDR_BROADCAST
  1303. (eh->ether_dhost)) ? 1 : 0 ;
  1304. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.multicast, 1,
  1305. qdf_nbuf_len(nbuf));
  1306. if (is_broadcast) {
  1307. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.bcast, 1,
  1308. qdf_nbuf_len(nbuf));
  1309. }
  1310. }
  1311. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1312. dp_rx_deliver_raw(vdev, nbuf, txrx_peer);
  1313. } else {
  1314. /* Update the protocol tag in SKB based on CCE metadata */
  1315. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1316. EXCEPTION_DEST_RING_ID, true, true);
  1317. /* Update the flow tag in SKB based on FSE metadata */
  1318. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr, true);
  1319. DP_PEER_STATS_FLAT_INC(txrx_peer, to_stack.num, 1);
  1320. qdf_nbuf_set_exc_frame(nbuf, 1);
  1321. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf, NULL,
  1322. qdf_nbuf_is_ipv4_eapol_pkt(nbuf));
  1323. }
  1324. return;
  1325. }
  1326. /**
  1327. * dp_rx_process_mic_error(): Function to pass mic error indication to umac
  1328. * @soc: core DP main context
  1329. * @nbuf: buffer pointer
  1330. * @rx_tlv_hdr: start of rx tlv header
  1331. * @txrx_peer: txrx peer handle
  1332. *
  1333. * return: void
  1334. */
  1335. void dp_rx_process_mic_error(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1336. uint8_t *rx_tlv_hdr,
  1337. struct dp_txrx_peer *txrx_peer)
  1338. {
  1339. struct dp_vdev *vdev = NULL;
  1340. struct dp_pdev *pdev = NULL;
  1341. struct ol_if_ops *tops = NULL;
  1342. uint16_t rx_seq, fragno;
  1343. uint8_t is_raw;
  1344. unsigned int tid;
  1345. QDF_STATUS status;
  1346. struct cdp_rx_mic_err_info mic_failure_info;
  1347. if (!hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1348. rx_tlv_hdr))
  1349. return;
  1350. if (!txrx_peer) {
  1351. dp_info_rl("txrx_peer not found");
  1352. goto fail;
  1353. }
  1354. vdev = txrx_peer->vdev;
  1355. if (!vdev) {
  1356. dp_info_rl("VDEV not found");
  1357. goto fail;
  1358. }
  1359. pdev = vdev->pdev;
  1360. if (!pdev) {
  1361. dp_info_rl("PDEV not found");
  1362. goto fail;
  1363. }
  1364. is_raw = HAL_IS_DECAP_FORMAT_RAW(soc->hal_soc, qdf_nbuf_data(nbuf));
  1365. if (is_raw) {
  1366. fragno = dp_rx_frag_get_mpdu_frag_number(soc,
  1367. qdf_nbuf_data(nbuf));
  1368. /* Can get only last fragment */
  1369. if (fragno) {
  1370. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  1371. qdf_nbuf_data(nbuf));
  1372. rx_seq = hal_rx_get_rx_sequence(soc->hal_soc,
  1373. qdf_nbuf_data(nbuf));
  1374. status = dp_rx_defrag_add_last_frag(soc, txrx_peer,
  1375. tid, rx_seq, nbuf);
  1376. dp_info_rl("Frag pkt seq# %d frag# %d consumed "
  1377. "status %d !", rx_seq, fragno, status);
  1378. return;
  1379. }
  1380. }
  1381. if (hal_rx_mpdu_get_addr1(soc->hal_soc, qdf_nbuf_data(nbuf),
  1382. &mic_failure_info.da_mac_addr.bytes[0])) {
  1383. dp_err_rl("Failed to get da_mac_addr");
  1384. goto fail;
  1385. }
  1386. if (hal_rx_mpdu_get_addr2(soc->hal_soc, qdf_nbuf_data(nbuf),
  1387. &mic_failure_info.ta_mac_addr.bytes[0])) {
  1388. dp_err_rl("Failed to get ta_mac_addr");
  1389. goto fail;
  1390. }
  1391. mic_failure_info.key_id = 0;
  1392. mic_failure_info.multicast =
  1393. IEEE80211_IS_MULTICAST(mic_failure_info.da_mac_addr.bytes);
  1394. qdf_mem_zero(mic_failure_info.tsc, MIC_SEQ_CTR_SIZE);
  1395. mic_failure_info.frame_type = cdp_rx_frame_type_802_11;
  1396. mic_failure_info.data = NULL;
  1397. mic_failure_info.vdev_id = vdev->vdev_id;
  1398. tops = pdev->soc->cdp_soc.ol_ops;
  1399. if (tops->rx_mic_error)
  1400. tops->rx_mic_error(soc->ctrl_psoc, pdev->pdev_id,
  1401. &mic_failure_info);
  1402. fail:
  1403. dp_rx_nbuf_free(nbuf);
  1404. return;
  1405. }
  1406. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP) && \
  1407. defined(WLAN_MCAST_MLO) && !defined(CONFIG_MLO_SINGLE_DEV)
  1408. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1409. struct dp_vdev *vdev,
  1410. struct dp_txrx_peer *peer,
  1411. qdf_nbuf_t nbuf)
  1412. {
  1413. if (soc->arch_ops.dp_rx_mcast_handler) {
  1414. if (soc->arch_ops.dp_rx_mcast_handler(soc, vdev, peer, nbuf))
  1415. return true;
  1416. }
  1417. return false;
  1418. }
  1419. #else
  1420. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1421. struct dp_vdev *vdev,
  1422. struct dp_txrx_peer *peer,
  1423. qdf_nbuf_t nbuf)
  1424. {
  1425. return false;
  1426. }
  1427. #endif
  1428. /**
  1429. * dp_rx_err_route_hdl() - Function to send EAPOL frames to stack
  1430. * Free any other packet which comes in
  1431. * this path.
  1432. *
  1433. * @soc: core DP main context
  1434. * @nbuf: buffer pointer
  1435. * @txrx_peer: txrx peer handle
  1436. * @rx_tlv_hdr: start of rx tlv header
  1437. * @err_src: rxdma/reo
  1438. *
  1439. * This function indicates EAPOL frame received in wbm error ring to stack.
  1440. * Any other frame should be dropped.
  1441. *
  1442. * Return: SUCCESS if delivered to stack
  1443. */
  1444. static void
  1445. dp_rx_err_route_hdl(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1446. struct dp_txrx_peer *txrx_peer, uint8_t *rx_tlv_hdr,
  1447. enum hal_rx_wbm_error_source err_src)
  1448. {
  1449. uint32_t pkt_len;
  1450. uint16_t msdu_len;
  1451. struct dp_vdev *vdev;
  1452. struct hal_rx_msdu_metadata msdu_metadata;
  1453. bool is_eapol;
  1454. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1455. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1456. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1457. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1458. if (dp_rx_check_pkt_len(soc, pkt_len))
  1459. goto drop_nbuf;
  1460. /* Set length in nbuf */
  1461. qdf_nbuf_set_pktlen(
  1462. nbuf, qdf_min(pkt_len, (uint32_t)RX_DATA_BUFFER_SIZE));
  1463. qdf_assert_always(nbuf->data == rx_tlv_hdr);
  1464. }
  1465. /*
  1466. * Check if DMA completed -- msdu_done is the last bit
  1467. * to be written
  1468. */
  1469. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1470. dp_err_rl("MSDU DONE failure");
  1471. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1472. QDF_TRACE_LEVEL_INFO);
  1473. qdf_assert(0);
  1474. }
  1475. if (!txrx_peer)
  1476. goto drop_nbuf;
  1477. vdev = txrx_peer->vdev;
  1478. if (!vdev) {
  1479. dp_err_rl("Null vdev!");
  1480. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1481. goto drop_nbuf;
  1482. }
  1483. /*
  1484. * Advance the packet start pointer by total size of
  1485. * pre-header TLV's
  1486. */
  1487. if (qdf_nbuf_is_frag(nbuf))
  1488. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1489. else
  1490. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1491. soc->rx_pkt_tlv_size));
  1492. if (dp_rx_igmp_handler(soc, vdev, txrx_peer, nbuf))
  1493. return;
  1494. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1495. /*
  1496. * Indicate EAPOL frame to stack only when vap mac address
  1497. * matches the destination address.
  1498. */
  1499. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf);
  1500. if (is_eapol || qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1501. qdf_ether_header_t *eh =
  1502. (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1503. if (dp_rx_err_match_dhost(eh, vdev)) {
  1504. DP_STATS_INC_PKT(vdev, rx_i.routed_eapol_pkt, 1,
  1505. qdf_nbuf_len(nbuf));
  1506. /*
  1507. * Update the protocol tag in SKB based on
  1508. * CCE metadata.
  1509. */
  1510. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1511. EXCEPTION_DEST_RING_ID,
  1512. true, true);
  1513. /* Update the flow tag in SKB based on FSE metadata */
  1514. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1515. true);
  1516. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1,
  1517. qdf_nbuf_len(nbuf),
  1518. vdev->pdev->enhanced_stats_en);
  1519. qdf_nbuf_set_exc_frame(nbuf, 1);
  1520. qdf_nbuf_set_next(nbuf, NULL);
  1521. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf,
  1522. NULL, is_eapol);
  1523. return;
  1524. }
  1525. }
  1526. drop_nbuf:
  1527. DP_STATS_INCC(soc, rx.reo2rel_route_drop, 1,
  1528. err_src == HAL_RX_WBM_ERR_SRC_REO);
  1529. DP_STATS_INCC(soc, rx.rxdma2rel_route_drop, 1,
  1530. err_src == HAL_RX_WBM_ERR_SRC_RXDMA);
  1531. dp_rx_nbuf_free(nbuf);
  1532. }
  1533. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1534. #ifdef DP_RX_DESC_COOKIE_INVALIDATE
  1535. /**
  1536. * dp_rx_link_cookie_check() - Validate link desc cookie
  1537. * @ring_desc: ring descriptor
  1538. *
  1539. * Return: qdf status
  1540. */
  1541. static inline QDF_STATUS
  1542. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1543. {
  1544. if (qdf_unlikely(HAL_RX_REO_BUF_LINK_COOKIE_INVALID_GET(ring_desc)))
  1545. return QDF_STATUS_E_FAILURE;
  1546. return QDF_STATUS_SUCCESS;
  1547. }
  1548. /**
  1549. * dp_rx_link_cookie_invalidate() - Invalidate link desc cookie
  1550. * @ring_desc: ring descriptor
  1551. *
  1552. * Return: None
  1553. */
  1554. static inline void
  1555. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1556. {
  1557. HAL_RX_REO_BUF_LINK_COOKIE_INVALID_SET(ring_desc);
  1558. }
  1559. #else
  1560. static inline QDF_STATUS
  1561. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1562. {
  1563. return QDF_STATUS_SUCCESS;
  1564. }
  1565. static inline void
  1566. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1567. {
  1568. }
  1569. #endif
  1570. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  1571. /**
  1572. * dp_rx_err_ring_record_entry() - Record rx err ring history
  1573. * @soc: Datapath soc structure
  1574. * @paddr: paddr of the buffer in RX err ring
  1575. * @sw_cookie: SW cookie of the buffer in RX err ring
  1576. * @rbm: Return buffer manager of the buffer in RX err ring
  1577. *
  1578. * Returns: None
  1579. */
  1580. static inline void
  1581. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1582. uint32_t sw_cookie, uint8_t rbm)
  1583. {
  1584. struct dp_buf_info_record *record;
  1585. uint32_t idx;
  1586. if (qdf_unlikely(!soc->rx_err_ring_history))
  1587. return;
  1588. idx = dp_history_get_next_index(&soc->rx_err_ring_history->index,
  1589. DP_RX_ERR_HIST_MAX);
  1590. /* No NULL check needed for record since its an array */
  1591. record = &soc->rx_err_ring_history->entry[idx];
  1592. record->timestamp = qdf_get_log_timestamp();
  1593. record->hbi.paddr = paddr;
  1594. record->hbi.sw_cookie = sw_cookie;
  1595. record->hbi.rbm = rbm;
  1596. }
  1597. #else
  1598. static inline void
  1599. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1600. uint32_t sw_cookie, uint8_t rbm)
  1601. {
  1602. }
  1603. #endif
  1604. #ifdef HANDLE_RX_REROUTE_ERR
  1605. static int dp_rx_err_handle_msdu_buf(struct dp_soc *soc,
  1606. hal_ring_desc_t ring_desc)
  1607. {
  1608. int lmac_id = DP_INVALID_LMAC_ID;
  1609. struct dp_rx_desc *rx_desc;
  1610. struct hal_buf_info hbi;
  1611. struct dp_pdev *pdev;
  1612. struct rx_desc_pool *rx_desc_pool;
  1613. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  1614. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, hbi.sw_cookie);
  1615. /* sanity */
  1616. if (!rx_desc) {
  1617. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_invalid_cookie, 1);
  1618. goto assert_return;
  1619. }
  1620. if (!rx_desc->nbuf)
  1621. goto assert_return;
  1622. dp_rx_err_ring_record_entry(soc, hbi.paddr,
  1623. hbi.sw_cookie,
  1624. hal_rx_ret_buf_manager_get(soc->hal_soc,
  1625. ring_desc));
  1626. if (hbi.paddr != qdf_nbuf_get_frag_paddr(rx_desc->nbuf, 0)) {
  1627. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1628. rx_desc->in_err_state = 1;
  1629. goto assert_return;
  1630. }
  1631. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  1632. /* After this point the rx_desc and nbuf are valid */
  1633. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1634. qdf_assert_always(!rx_desc->unmapped);
  1635. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, rx_desc->nbuf);
  1636. rx_desc->unmapped = 1;
  1637. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1638. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  1639. rx_desc->pool_id);
  1640. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  1641. lmac_id = rx_desc->pool_id;
  1642. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  1643. &pdev->free_list_tail,
  1644. rx_desc);
  1645. return lmac_id;
  1646. assert_return:
  1647. qdf_assert(0);
  1648. return lmac_id;
  1649. }
  1650. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1651. {
  1652. int ret;
  1653. uint64_t cur_time_stamp;
  1654. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_rcved, 1);
  1655. /* Recover if overall error count exceeds threshold */
  1656. if (soc->stats.rx.err.reo_err_msdu_buf_rcved >
  1657. DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD) {
  1658. dp_err("pkt threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1659. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1660. soc->rx_route_err_start_pkt_ts);
  1661. qdf_trigger_self_recovery(NULL, QDF_RX_REG_PKT_ROUTE_ERR);
  1662. }
  1663. cur_time_stamp = qdf_get_log_timestamp_usecs();
  1664. if (!soc->rx_route_err_start_pkt_ts)
  1665. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1666. /* Recover if threshold number of packets received in threshold time */
  1667. if ((cur_time_stamp - soc->rx_route_err_start_pkt_ts) >
  1668. DP_RX_ERR_ROUTE_TIMEOUT_US) {
  1669. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1670. if (soc->rx_route_err_in_window >
  1671. DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT) {
  1672. qdf_trigger_self_recovery(NULL,
  1673. QDF_RX_REG_PKT_ROUTE_ERR);
  1674. dp_err("rate threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1675. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1676. soc->rx_route_err_start_pkt_ts);
  1677. } else {
  1678. soc->rx_route_err_in_window = 1;
  1679. }
  1680. } else {
  1681. soc->rx_route_err_in_window++;
  1682. }
  1683. ret = dp_rx_err_handle_msdu_buf(soc, ring_desc);
  1684. return ret;
  1685. }
  1686. #else /* HANDLE_RX_REROUTE_ERR */
  1687. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1688. {
  1689. qdf_assert_always(0);
  1690. return DP_INVALID_LMAC_ID;
  1691. }
  1692. #endif /* HANDLE_RX_REROUTE_ERR */
  1693. #ifdef WLAN_MLO_MULTI_CHIP
  1694. /*
  1695. * dp_idle_link_bm_id_check() - war for HW issue
  1696. *
  1697. * This is a war for HW issue where link descriptor
  1698. * of partner soc received due to packets wrongly
  1699. * interpreted as fragments
  1700. *
  1701. * @soc: DP SOC handle
  1702. * @rbm: idle link RBM value
  1703. * @ring_desc: reo error link descriptor
  1704. *
  1705. * returns: true in case link desc is consumed
  1706. * false in other cases
  1707. */
  1708. static bool dp_idle_link_bm_id_check(struct dp_soc *soc, uint8_t rbm,
  1709. void *ring_desc)
  1710. {
  1711. struct dp_soc *replenish_soc = NULL;
  1712. /* return ok incase of link desc of same soc */
  1713. if (rbm == soc->idle_link_bm_id)
  1714. return false;
  1715. if (soc->arch_ops.dp_soc_get_by_idle_bm_id)
  1716. replenish_soc =
  1717. soc->arch_ops.dp_soc_get_by_idle_bm_id(soc, rbm);
  1718. qdf_assert_always(replenish_soc);
  1719. /*
  1720. * For WIN usecase we should only get fragment packets in
  1721. * this ring as for MLO case fragmentation is not supported
  1722. * we should not see links from other soc.
  1723. *
  1724. * Drop all packets from partner soc and replenish the descriptors
  1725. */
  1726. dp_handle_wbm_internal_error(replenish_soc, ring_desc,
  1727. HAL_WBM_RELEASE_RING_2_DESC_TYPE);
  1728. return true;
  1729. }
  1730. #else
  1731. static bool dp_idle_link_bm_id_check(struct dp_soc *soc, uint8_t rbm,
  1732. void *ring_desc)
  1733. {
  1734. return false;
  1735. }
  1736. #endif
  1737. uint32_t
  1738. dp_rx_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  1739. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  1740. {
  1741. hal_ring_desc_t ring_desc;
  1742. hal_soc_handle_t hal_soc;
  1743. uint32_t count = 0;
  1744. uint32_t rx_bufs_used = 0;
  1745. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  1746. uint8_t mac_id = 0;
  1747. uint8_t buf_type;
  1748. uint8_t err_status;
  1749. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  1750. struct hal_buf_info hbi;
  1751. struct dp_pdev *dp_pdev;
  1752. struct dp_srng *dp_rxdma_srng;
  1753. struct rx_desc_pool *rx_desc_pool;
  1754. void *link_desc_va;
  1755. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  1756. uint16_t num_msdus;
  1757. struct dp_rx_desc *rx_desc = NULL;
  1758. QDF_STATUS status;
  1759. bool ret;
  1760. uint32_t error_code = 0;
  1761. bool sw_pn_check_needed;
  1762. int max_reap_limit = dp_rx_get_loop_pkt_limit(soc);
  1763. int i, rx_bufs_reaped_total;
  1764. /* Debug -- Remove later */
  1765. qdf_assert(soc && hal_ring_hdl);
  1766. hal_soc = soc->hal_soc;
  1767. /* Debug -- Remove later */
  1768. qdf_assert(hal_soc);
  1769. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  1770. /* TODO */
  1771. /*
  1772. * Need API to convert from hal_ring pointer to
  1773. * Ring Type / Ring Id combo
  1774. */
  1775. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  1776. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK", soc,
  1777. hal_ring_hdl);
  1778. goto done;
  1779. }
  1780. while (qdf_likely(quota-- && (ring_desc =
  1781. hal_srng_dst_peek(hal_soc,
  1782. hal_ring_hdl)))) {
  1783. DP_STATS_INC(soc, rx.err_ring_pkts, 1);
  1784. err_status = hal_rx_err_status_get(hal_soc, ring_desc);
  1785. buf_type = hal_rx_reo_buf_type_get(hal_soc, ring_desc);
  1786. if (err_status == HAL_REO_ERROR_DETECTED)
  1787. error_code = hal_rx_get_reo_error_code(hal_soc,
  1788. ring_desc);
  1789. qdf_mem_set(&mpdu_desc_info, sizeof(mpdu_desc_info), 0);
  1790. sw_pn_check_needed = dp_rx_err_is_pn_check_needed(soc,
  1791. err_status,
  1792. error_code);
  1793. if (!sw_pn_check_needed) {
  1794. /*
  1795. * MPDU desc info will be present in the REO desc
  1796. * only in the below scenarios
  1797. * 1) pn_in_dest_disabled: always
  1798. * 2) pn_in_dest enabled: All cases except 2k-jup
  1799. * and OOR errors
  1800. */
  1801. hal_rx_mpdu_desc_info_get(hal_soc, ring_desc,
  1802. &mpdu_desc_info);
  1803. }
  1804. if (HAL_RX_REO_DESC_MSDU_COUNT_GET(ring_desc) == 0)
  1805. goto next_entry;
  1806. /*
  1807. * For REO error ring, only MSDU LINK DESC is expected.
  1808. * Handle HAL_RX_REO_MSDU_BUF_ADDR_TYPE exception case.
  1809. */
  1810. if (qdf_unlikely(buf_type != HAL_RX_REO_MSDU_LINK_DESC_TYPE)) {
  1811. int lmac_id;
  1812. lmac_id = dp_rx_err_exception(soc, ring_desc);
  1813. if (lmac_id >= 0)
  1814. rx_bufs_reaped[lmac_id] += 1;
  1815. goto next_entry;
  1816. }
  1817. hal_rx_buf_cookie_rbm_get(hal_soc, (uint32_t *)ring_desc,
  1818. &hbi);
  1819. /*
  1820. * check for the magic number in the sw cookie
  1821. */
  1822. qdf_assert_always((hbi.sw_cookie >> LINK_DESC_ID_SHIFT) &
  1823. soc->link_desc_id_start);
  1824. if (dp_idle_link_bm_id_check(soc, hbi.rbm, ring_desc)) {
  1825. DP_STATS_INC(soc, rx.err.invalid_link_cookie, 1);
  1826. goto next_entry;
  1827. }
  1828. status = dp_rx_link_cookie_check(ring_desc);
  1829. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  1830. DP_STATS_INC(soc, rx.err.invalid_link_cookie, 1);
  1831. break;
  1832. }
  1833. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  1834. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &hbi);
  1835. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  1836. &num_msdus);
  1837. if (!num_msdus ||
  1838. !dp_rx_is_sw_cookie_valid(soc, msdu_list.sw_cookie[0])) {
  1839. dp_rx_err_info_rl("Invalid MSDU info num_msdus %u cookie: 0x%x",
  1840. num_msdus, msdu_list.sw_cookie[0]);
  1841. dp_rx_link_desc_return(soc, ring_desc,
  1842. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1843. goto next_entry;
  1844. }
  1845. dp_rx_err_ring_record_entry(soc, msdu_list.paddr[0],
  1846. msdu_list.sw_cookie[0],
  1847. msdu_list.rbm[0]);
  1848. // TODO - BE- Check if the RBM is to be checked for all chips
  1849. if (qdf_unlikely((msdu_list.rbm[0] !=
  1850. dp_rx_get_rx_bm_id(soc)) &&
  1851. (msdu_list.rbm[0] !=
  1852. soc->idle_link_bm_id) &&
  1853. (msdu_list.rbm[0] !=
  1854. dp_rx_get_defrag_bm_id(soc)))) {
  1855. /* TODO */
  1856. /* Call appropriate handler */
  1857. if (!wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  1858. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  1859. dp_rx_err_err("%pK: Invalid RBM %d",
  1860. soc, msdu_list.rbm[0]);
  1861. }
  1862. /* Return link descriptor through WBM ring (SW2WBM)*/
  1863. dp_rx_link_desc_return(soc, ring_desc,
  1864. HAL_BM_ACTION_RELEASE_MSDU_LIST);
  1865. goto next_entry;
  1866. }
  1867. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  1868. soc,
  1869. msdu_list.sw_cookie[0]);
  1870. qdf_assert_always(rx_desc);
  1871. mac_id = rx_desc->pool_id;
  1872. if (sw_pn_check_needed) {
  1873. goto process_reo_error_code;
  1874. }
  1875. if (mpdu_desc_info.bar_frame) {
  1876. qdf_assert_always(mpdu_desc_info.msdu_count == 1);
  1877. dp_rx_bar_frame_handle(soc, ring_desc, rx_desc,
  1878. &mpdu_desc_info, err_status,
  1879. error_code);
  1880. rx_bufs_reaped[mac_id] += 1;
  1881. goto next_entry;
  1882. }
  1883. if (mpdu_desc_info.mpdu_flags & HAL_MPDU_F_FRAGMENT) {
  1884. /*
  1885. * We only handle one msdu per link desc for fragmented
  1886. * case. We drop the msdus and release the link desc
  1887. * back if there are more than one msdu in link desc.
  1888. */
  1889. if (qdf_unlikely(num_msdus > 1)) {
  1890. count = dp_rx_msdus_drop(soc, ring_desc,
  1891. &mpdu_desc_info,
  1892. &mac_id, quota);
  1893. rx_bufs_reaped[mac_id] += count;
  1894. goto next_entry;
  1895. }
  1896. /*
  1897. * this is a unlikely scenario where the host is reaping
  1898. * a descriptor which it already reaped just a while ago
  1899. * but is yet to replenish it back to HW.
  1900. * In this case host will dump the last 128 descriptors
  1901. * including the software descriptor rx_desc and assert.
  1902. */
  1903. if (qdf_unlikely(!rx_desc->in_use)) {
  1904. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  1905. dp_info_rl("Reaping rx_desc not in use!");
  1906. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  1907. ring_desc, rx_desc);
  1908. /* ignore duplicate RX desc and continue */
  1909. /* Pop out the descriptor */
  1910. goto next_entry;
  1911. }
  1912. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  1913. msdu_list.paddr[0]);
  1914. if (!ret) {
  1915. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1916. rx_desc->in_err_state = 1;
  1917. goto next_entry;
  1918. }
  1919. count = dp_rx_frag_handle(soc,
  1920. ring_desc, &mpdu_desc_info,
  1921. rx_desc, &mac_id, quota);
  1922. rx_bufs_reaped[mac_id] += count;
  1923. DP_STATS_INC(soc, rx.rx_frags, 1);
  1924. goto next_entry;
  1925. }
  1926. process_reo_error_code:
  1927. /*
  1928. * Expect REO errors to be handled after this point
  1929. */
  1930. qdf_assert_always(err_status == HAL_REO_ERROR_DETECTED);
  1931. dp_info_rl("Got pkt with REO ERROR: %d", error_code);
  1932. switch (error_code) {
  1933. case HAL_REO_ERR_PN_CHECK_FAILED:
  1934. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  1935. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  1936. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  1937. if (dp_pdev)
  1938. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  1939. count = dp_rx_pn_error_handle(soc,
  1940. ring_desc,
  1941. &mpdu_desc_info, &mac_id,
  1942. quota);
  1943. rx_bufs_reaped[mac_id] += count;
  1944. break;
  1945. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  1946. case HAL_REO_ERR_2K_ERROR_HANDLING_FLAG_SET:
  1947. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  1948. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  1949. case HAL_REO_ERR_BAR_FRAME_OOR:
  1950. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  1951. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  1952. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  1953. if (dp_pdev)
  1954. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  1955. count = dp_rx_reo_err_entry_process(
  1956. soc,
  1957. ring_desc,
  1958. &mpdu_desc_info,
  1959. link_desc_va,
  1960. error_code);
  1961. rx_bufs_reaped[mac_id] += count;
  1962. break;
  1963. case HAL_REO_ERR_QUEUE_DESC_INVALID:
  1964. case HAL_REO_ERR_AMPDU_IN_NON_BA:
  1965. case HAL_REO_ERR_NON_BA_DUPLICATE:
  1966. case HAL_REO_ERR_BA_DUPLICATE:
  1967. case HAL_REO_ERR_BAR_FRAME_NO_BA_SESSION:
  1968. case HAL_REO_ERR_BAR_FRAME_SN_EQUALS_SSN:
  1969. case HAL_REO_ERR_QUEUE_DESC_BLOCKED_SET:
  1970. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  1971. count = dp_rx_msdus_drop(soc, ring_desc,
  1972. &mpdu_desc_info,
  1973. &mac_id, quota);
  1974. rx_bufs_reaped[mac_id] += count;
  1975. break;
  1976. default:
  1977. /* Assert if unexpected error type */
  1978. qdf_assert_always(0);
  1979. }
  1980. next_entry:
  1981. dp_rx_link_cookie_invalidate(ring_desc);
  1982. hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  1983. rx_bufs_reaped_total = 0;
  1984. for (i = 0; i < MAX_PDEV_CNT; i++)
  1985. rx_bufs_reaped_total += rx_bufs_reaped[i];
  1986. if (dp_rx_reap_loop_pkt_limit_hit(soc, rx_bufs_reaped_total,
  1987. max_reap_limit))
  1988. break;
  1989. }
  1990. done:
  1991. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  1992. if (soc->rx.flags.defrag_timeout_check) {
  1993. uint32_t now_ms =
  1994. qdf_system_ticks_to_msecs(qdf_system_ticks());
  1995. if (now_ms >= soc->rx.defrag.next_flush_ms)
  1996. dp_rx_defrag_waitlist_flush(soc);
  1997. }
  1998. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  1999. if (rx_bufs_reaped[mac_id]) {
  2000. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2001. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2002. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2003. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2004. rx_desc_pool,
  2005. rx_bufs_reaped[mac_id],
  2006. &dp_pdev->free_list_head,
  2007. &dp_pdev->free_list_tail,
  2008. false);
  2009. rx_bufs_used += rx_bufs_reaped[mac_id];
  2010. }
  2011. }
  2012. return rx_bufs_used; /* Assume no scale factor for now */
  2013. }
  2014. #ifdef DROP_RXDMA_DECRYPT_ERR
  2015. /**
  2016. * dp_handle_rxdma_decrypt_err() - Check if decrypt err frames can be handled
  2017. *
  2018. * Return: true if rxdma decrypt err frames are handled and false otherwise
  2019. */
  2020. static inline bool dp_handle_rxdma_decrypt_err(void)
  2021. {
  2022. return false;
  2023. }
  2024. #else
  2025. static inline bool dp_handle_rxdma_decrypt_err(void)
  2026. {
  2027. return true;
  2028. }
  2029. #endif
  2030. void dp_rx_wbm_sg_list_last_msdu_war(struct dp_soc *soc)
  2031. {
  2032. if (soc->wbm_sg_last_msdu_war) {
  2033. uint32_t len;
  2034. qdf_nbuf_t temp = soc->wbm_sg_param.wbm_sg_nbuf_tail;
  2035. len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc,
  2036. qdf_nbuf_data(temp));
  2037. temp = soc->wbm_sg_param.wbm_sg_nbuf_head;
  2038. while (temp) {
  2039. QDF_NBUF_CB_RX_PKT_LEN(temp) = len;
  2040. temp = temp->next;
  2041. }
  2042. }
  2043. }
  2044. #ifdef RX_DESC_DEBUG_CHECK
  2045. QDF_STATUS dp_rx_wbm_desc_nbuf_sanity_check(struct dp_soc *soc,
  2046. hal_ring_handle_t hal_ring_hdl,
  2047. hal_ring_desc_t ring_desc,
  2048. struct dp_rx_desc *rx_desc)
  2049. {
  2050. struct hal_buf_info hbi;
  2051. hal_rx_wbm_rel_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  2052. /* Sanity check for possible buffer paddr corruption */
  2053. if (dp_rx_desc_paddr_sanity_check(rx_desc, (&hbi)->paddr))
  2054. return QDF_STATUS_SUCCESS;
  2055. hal_srng_dump_ring_desc(soc->hal_soc, hal_ring_hdl, ring_desc);
  2056. return QDF_STATUS_E_FAILURE;
  2057. }
  2058. #else
  2059. QDF_STATUS dp_rx_wbm_desc_nbuf_sanity_check(struct dp_soc *soc,
  2060. hal_ring_handle_t hal_ring_hdl,
  2061. hal_ring_desc_t ring_desc,
  2062. struct dp_rx_desc *rx_desc)
  2063. {
  2064. return QDF_STATUS_SUCCESS;
  2065. }
  2066. #endif
  2067. bool
  2068. dp_rx_is_sg_formation_required(struct hal_wbm_err_desc_info *info)
  2069. {
  2070. /*
  2071. * Currently Null Queue and Unencrypted error handlers has support for
  2072. * SG. Other error handler do not deal with SG buffer.
  2073. */
  2074. if (((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) &&
  2075. (info->reo_err_code == HAL_REO_ERR_QUEUE_DESC_ADDR_0)) ||
  2076. ((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) &&
  2077. (info->rxdma_err_code == HAL_RXDMA_ERR_UNENCRYPTED)))
  2078. return true;
  2079. return false;
  2080. }
  2081. #ifdef QCA_DP_NBUF_FAST_RECYCLE_CHECK
  2082. void dp_rx_err_tlv_invalidate(struct dp_soc *soc,
  2083. qdf_nbuf_t nbuf)
  2084. {
  2085. /*
  2086. * In case of fast recycle TX driver can avoid invalidate
  2087. * of buffer in case of SFE forward. We need to invalidate
  2088. * the TLV headers after writing to this location
  2089. */
  2090. qdf_nbuf_dma_inv_range_no_dsb((void *)nbuf->data,
  2091. (void *)(nbuf->data +
  2092. soc->rx_pkt_tlv_size +
  2093. L3_HEADER_PAD));
  2094. }
  2095. #else
  2096. void dp_rx_err_tlv_invalidate(struct dp_soc *soc,
  2097. qdf_nbuf_t nbuf)
  2098. {
  2099. }
  2100. #endif
  2101. uint32_t
  2102. dp_rx_wbm_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2103. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  2104. {
  2105. hal_soc_handle_t hal_soc;
  2106. uint32_t rx_bufs_used = 0;
  2107. struct dp_pdev *dp_pdev;
  2108. uint8_t *rx_tlv_hdr;
  2109. bool is_tkip_mic_err;
  2110. qdf_nbuf_t nbuf_head = NULL;
  2111. qdf_nbuf_t nbuf, next;
  2112. struct hal_wbm_err_desc_info wbm_err_info = { 0 };
  2113. uint8_t pool_id;
  2114. uint8_t tid = 0;
  2115. /* Debug -- Remove later */
  2116. qdf_assert(soc && hal_ring_hdl);
  2117. hal_soc = soc->hal_soc;
  2118. /* Debug -- Remove later */
  2119. qdf_assert(hal_soc);
  2120. nbuf_head = soc->arch_ops.dp_rx_wbm_err_reap_desc(int_ctx, soc,
  2121. hal_ring_hdl,
  2122. quota,
  2123. &rx_bufs_used);
  2124. nbuf = nbuf_head;
  2125. while (nbuf) {
  2126. struct dp_txrx_peer *txrx_peer;
  2127. struct dp_peer *peer;
  2128. uint16_t peer_id;
  2129. uint8_t err_code;
  2130. uint8_t *tlv_hdr;
  2131. uint32_t peer_meta_data;
  2132. dp_txrx_ref_handle txrx_ref_handle = NULL;
  2133. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  2134. /*
  2135. * retrieve the wbm desc info from nbuf TLV, so we can
  2136. * handle error cases appropriately
  2137. */
  2138. hal_rx_priv_info_get_from_tlv(soc->hal_soc, rx_tlv_hdr,
  2139. (uint8_t *)&wbm_err_info,
  2140. sizeof(wbm_err_info));
  2141. peer_meta_data = hal_rx_tlv_peer_meta_data_get(soc->hal_soc,
  2142. rx_tlv_hdr);
  2143. peer_id = dp_rx_peer_metadata_peer_id_get(soc, peer_meta_data);
  2144. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  2145. &txrx_ref_handle,
  2146. DP_MOD_ID_RX_ERR);
  2147. if (!txrx_peer)
  2148. dp_info_rl("peer is null peer_id %u err_src %u, "
  2149. "REO: push_rsn %u err_code %u, "
  2150. "RXDMA: push_rsn %u err_code %u",
  2151. peer_id, wbm_err_info.wbm_err_src,
  2152. wbm_err_info.reo_psh_rsn,
  2153. wbm_err_info.reo_err_code,
  2154. wbm_err_info.rxdma_psh_rsn,
  2155. wbm_err_info.rxdma_err_code);
  2156. /* Set queue_mapping in nbuf to 0 */
  2157. dp_set_rx_queue(nbuf, 0);
  2158. next = nbuf->next;
  2159. /*
  2160. * Form the SG for msdu continued buffers
  2161. * QCN9000 has this support
  2162. */
  2163. if (qdf_nbuf_is_rx_chfrag_cont(nbuf)) {
  2164. nbuf = dp_rx_sg_create(soc, nbuf);
  2165. next = nbuf->next;
  2166. /*
  2167. * SG error handling is not done correctly,
  2168. * drop SG frames for now.
  2169. */
  2170. dp_rx_nbuf_free(nbuf);
  2171. dp_info_rl("scattered msdu dropped");
  2172. nbuf = next;
  2173. if (txrx_peer)
  2174. dp_txrx_peer_unref_delete(txrx_ref_handle,
  2175. DP_MOD_ID_RX_ERR);
  2176. continue;
  2177. }
  2178. if (wbm_err_info.wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) {
  2179. if (wbm_err_info.reo_psh_rsn
  2180. == HAL_RX_WBM_REO_PSH_RSN_ERROR) {
  2181. DP_STATS_INC(soc,
  2182. rx.err.reo_error
  2183. [wbm_err_info.reo_err_code], 1);
  2184. /* increment @pdev level */
  2185. pool_id = wbm_err_info.pool_id;
  2186. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2187. if (dp_pdev)
  2188. DP_STATS_INC(dp_pdev, err.reo_error,
  2189. 1);
  2190. switch (wbm_err_info.reo_err_code) {
  2191. /*
  2192. * Handling for packets which have NULL REO
  2193. * queue descriptor
  2194. */
  2195. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  2196. pool_id = wbm_err_info.pool_id;
  2197. soc->arch_ops.dp_rx_null_q_desc_handle(
  2198. soc, nbuf,
  2199. rx_tlv_hdr,
  2200. pool_id,
  2201. txrx_peer,
  2202. FALSE);
  2203. break;
  2204. /* TODO */
  2205. /* Add per error code accounting */
  2206. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  2207. if (txrx_peer)
  2208. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2209. rx.err.jump_2k_err,
  2210. 1);
  2211. pool_id = wbm_err_info.pool_id;
  2212. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2213. rx_tlv_hdr)) {
  2214. tid =
  2215. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2216. }
  2217. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2218. hal_rx_msdu_start_msdu_len_get(
  2219. soc->hal_soc, rx_tlv_hdr);
  2220. nbuf->next = NULL;
  2221. dp_2k_jump_handle(soc, nbuf,
  2222. rx_tlv_hdr,
  2223. peer_id, tid);
  2224. break;
  2225. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  2226. if (txrx_peer)
  2227. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2228. rx.err.oor_err,
  2229. 1);
  2230. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2231. rx_tlv_hdr)) {
  2232. tid =
  2233. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2234. }
  2235. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2236. hal_rx_msdu_start_msdu_len_get(
  2237. soc->hal_soc, rx_tlv_hdr);
  2238. nbuf->next = NULL;
  2239. dp_rx_oor_handle(soc, nbuf,
  2240. peer_id,
  2241. rx_tlv_hdr);
  2242. break;
  2243. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  2244. case HAL_REO_ERR_BAR_FRAME_OOR:
  2245. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  2246. if (peer) {
  2247. dp_rx_err_handle_bar(soc, peer,
  2248. nbuf);
  2249. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  2250. }
  2251. dp_rx_nbuf_free(nbuf);
  2252. break;
  2253. case HAL_REO_ERR_PN_CHECK_FAILED:
  2254. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  2255. if (txrx_peer)
  2256. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2257. rx.err.pn_err,
  2258. 1);
  2259. dp_rx_nbuf_free(nbuf);
  2260. break;
  2261. default:
  2262. dp_info_rl("Got pkt with REO ERROR: %d",
  2263. wbm_err_info.reo_err_code);
  2264. dp_rx_nbuf_free(nbuf);
  2265. }
  2266. } else if (wbm_err_info.reo_psh_rsn
  2267. == HAL_RX_WBM_REO_PSH_RSN_ROUTE) {
  2268. dp_rx_err_route_hdl(soc, nbuf, txrx_peer,
  2269. rx_tlv_hdr,
  2270. HAL_RX_WBM_ERR_SRC_REO);
  2271. } else {
  2272. /* should not enter here */
  2273. dp_rx_err_alert("invalid reo push reason %u",
  2274. wbm_err_info.reo_psh_rsn);
  2275. dp_rx_nbuf_free(nbuf);
  2276. qdf_assert_always(0);
  2277. }
  2278. } else if (wbm_err_info.wbm_err_src ==
  2279. HAL_RX_WBM_ERR_SRC_RXDMA) {
  2280. if (wbm_err_info.rxdma_psh_rsn
  2281. == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2282. DP_STATS_INC(soc,
  2283. rx.err.rxdma_error
  2284. [wbm_err_info.rxdma_err_code], 1);
  2285. /* increment @pdev level */
  2286. pool_id = wbm_err_info.pool_id;
  2287. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2288. if (dp_pdev)
  2289. DP_STATS_INC(dp_pdev,
  2290. err.rxdma_error, 1);
  2291. switch (wbm_err_info.rxdma_err_code) {
  2292. case HAL_RXDMA_ERR_UNENCRYPTED:
  2293. case HAL_RXDMA_ERR_WIFI_PARSE:
  2294. if (txrx_peer)
  2295. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2296. rx.err.rxdma_wifi_parse_err,
  2297. 1);
  2298. pool_id = wbm_err_info.pool_id;
  2299. dp_rx_process_rxdma_err(soc, nbuf,
  2300. rx_tlv_hdr,
  2301. txrx_peer,
  2302. wbm_err_info.
  2303. rxdma_err_code,
  2304. pool_id);
  2305. break;
  2306. case HAL_RXDMA_ERR_TKIP_MIC:
  2307. dp_rx_process_mic_error(soc, nbuf,
  2308. rx_tlv_hdr,
  2309. txrx_peer);
  2310. if (txrx_peer)
  2311. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2312. rx.err.mic_err,
  2313. 1);
  2314. break;
  2315. case HAL_RXDMA_ERR_DECRYPT:
  2316. /* All the TKIP-MIC failures are treated as Decrypt Errors
  2317. * for QCN9224 Targets
  2318. */
  2319. is_tkip_mic_err = hal_rx_msdu_end_is_tkip_mic_err(hal_soc, rx_tlv_hdr);
  2320. if (is_tkip_mic_err && txrx_peer) {
  2321. dp_rx_process_mic_error(soc, nbuf,
  2322. rx_tlv_hdr,
  2323. txrx_peer);
  2324. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2325. rx.err.mic_err,
  2326. 1);
  2327. break;
  2328. }
  2329. if (txrx_peer) {
  2330. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2331. rx.err.decrypt_err,
  2332. 1);
  2333. dp_rx_nbuf_free(nbuf);
  2334. break;
  2335. }
  2336. if (!dp_handle_rxdma_decrypt_err()) {
  2337. dp_rx_nbuf_free(nbuf);
  2338. break;
  2339. }
  2340. pool_id = wbm_err_info.pool_id;
  2341. err_code = wbm_err_info.rxdma_err_code;
  2342. tlv_hdr = rx_tlv_hdr;
  2343. dp_rx_process_rxdma_err(soc, nbuf,
  2344. tlv_hdr, NULL,
  2345. err_code,
  2346. pool_id);
  2347. break;
  2348. case HAL_RXDMA_MULTICAST_ECHO:
  2349. if (txrx_peer)
  2350. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  2351. rx.mec_drop, 1,
  2352. qdf_nbuf_len(nbuf));
  2353. dp_rx_nbuf_free(nbuf);
  2354. break;
  2355. case HAL_RXDMA_UNAUTHORIZED_WDS:
  2356. pool_id = wbm_err_info.pool_id;
  2357. err_code = wbm_err_info.rxdma_err_code;
  2358. tlv_hdr = rx_tlv_hdr;
  2359. dp_rx_process_rxdma_err(soc, nbuf,
  2360. tlv_hdr,
  2361. txrx_peer,
  2362. err_code,
  2363. pool_id);
  2364. break;
  2365. default:
  2366. dp_rx_nbuf_free(nbuf);
  2367. dp_err_rl("RXDMA error %d",
  2368. wbm_err_info.rxdma_err_code);
  2369. }
  2370. } else if (wbm_err_info.rxdma_psh_rsn
  2371. == HAL_RX_WBM_RXDMA_PSH_RSN_ROUTE) {
  2372. dp_rx_err_route_hdl(soc, nbuf, txrx_peer,
  2373. rx_tlv_hdr,
  2374. HAL_RX_WBM_ERR_SRC_RXDMA);
  2375. } else if (wbm_err_info.rxdma_psh_rsn
  2376. == HAL_RX_WBM_RXDMA_PSH_RSN_FLUSH) {
  2377. dp_rx_err_err("rxdma push reason %u",
  2378. wbm_err_info.rxdma_psh_rsn);
  2379. DP_STATS_INC(soc, rx.err.rx_flush_count, 1);
  2380. dp_rx_nbuf_free(nbuf);
  2381. } else {
  2382. /* should not enter here */
  2383. dp_rx_err_alert("invalid rxdma push reason %u",
  2384. wbm_err_info.rxdma_psh_rsn);
  2385. dp_rx_nbuf_free(nbuf);
  2386. qdf_assert_always(0);
  2387. }
  2388. } else {
  2389. /* Should not come here */
  2390. qdf_assert(0);
  2391. }
  2392. if (txrx_peer)
  2393. dp_txrx_peer_unref_delete(txrx_ref_handle,
  2394. DP_MOD_ID_RX_ERR);
  2395. nbuf = next;
  2396. }
  2397. return rx_bufs_used; /* Assume no scale factor for now */
  2398. }
  2399. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  2400. /**
  2401. * dup_desc_dbg() - dump and assert if duplicate rx desc found
  2402. *
  2403. * @soc: core DP main context
  2404. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2405. * @rx_desc: void pointer to rx descriptor
  2406. *
  2407. * Return: void
  2408. */
  2409. static void dup_desc_dbg(struct dp_soc *soc,
  2410. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2411. void *rx_desc)
  2412. {
  2413. DP_STATS_INC(soc, rx.err.hal_rxdma_err_dup, 1);
  2414. dp_rx_dump_info_and_assert(
  2415. soc,
  2416. soc->rx_rel_ring.hal_srng,
  2417. hal_rxdma_desc_to_hal_ring_desc(rxdma_dst_ring_desc),
  2418. rx_desc);
  2419. }
  2420. /**
  2421. * dp_rx_err_mpdu_pop() - extract the MSDU's from link descs
  2422. *
  2423. * @soc: core DP main context
  2424. * @mac_id: mac id which is one of 3 mac_ids
  2425. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2426. * @head: head of descs list to be freed
  2427. * @tail: tail of decs list to be freed
  2428. * Return: number of msdu in MPDU to be popped
  2429. */
  2430. static inline uint32_t
  2431. dp_rx_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  2432. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2433. union dp_rx_desc_list_elem_t **head,
  2434. union dp_rx_desc_list_elem_t **tail)
  2435. {
  2436. void *rx_msdu_link_desc;
  2437. qdf_nbuf_t msdu;
  2438. qdf_nbuf_t last;
  2439. struct hal_rx_msdu_list msdu_list;
  2440. uint16_t num_msdus;
  2441. struct hal_buf_info buf_info;
  2442. uint32_t rx_bufs_used = 0;
  2443. uint32_t msdu_cnt;
  2444. uint32_t i;
  2445. uint8_t push_reason;
  2446. uint8_t rxdma_error_code = 0;
  2447. uint8_t bm_action = HAL_BM_ACTION_PUT_IN_IDLE_LIST;
  2448. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2449. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  2450. hal_rxdma_desc_t ring_desc;
  2451. struct rx_desc_pool *rx_desc_pool;
  2452. if (!pdev) {
  2453. dp_rx_err_debug("%pK: pdev is null for mac_id = %d",
  2454. soc, mac_id);
  2455. return rx_bufs_used;
  2456. }
  2457. msdu = 0;
  2458. last = NULL;
  2459. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  2460. &buf_info, &msdu_cnt);
  2461. push_reason =
  2462. hal_rx_reo_ent_rxdma_push_reason_get(rxdma_dst_ring_desc);
  2463. if (push_reason == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2464. rxdma_error_code =
  2465. hal_rx_reo_ent_rxdma_error_code_get(rxdma_dst_ring_desc);
  2466. }
  2467. do {
  2468. rx_msdu_link_desc =
  2469. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  2470. qdf_assert_always(rx_msdu_link_desc);
  2471. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  2472. &msdu_list, &num_msdus);
  2473. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  2474. /* if the msdus belongs to NSS offloaded radio &&
  2475. * the rbm is not SW1_BM then return the msdu_link
  2476. * descriptor without freeing the msdus (nbufs). let
  2477. * these buffers be given to NSS completion ring for
  2478. * NSS to free them.
  2479. * else iterate through the msdu link desc list and
  2480. * free each msdu in the list.
  2481. */
  2482. if (msdu_list.rbm[0] !=
  2483. HAL_RX_BUF_RBM_SW3_BM(soc->wbm_sw0_bm_id) &&
  2484. wlan_cfg_get_dp_pdev_nss_enabled(
  2485. pdev->wlan_cfg_ctx))
  2486. bm_action = HAL_BM_ACTION_RELEASE_MSDU_LIST;
  2487. else {
  2488. for (i = 0; i < num_msdus; i++) {
  2489. struct dp_rx_desc *rx_desc =
  2490. soc->arch_ops.
  2491. dp_rx_desc_cookie_2_va(
  2492. soc,
  2493. msdu_list.sw_cookie[i]);
  2494. qdf_assert_always(rx_desc);
  2495. msdu = rx_desc->nbuf;
  2496. /*
  2497. * this is a unlikely scenario
  2498. * where the host is reaping
  2499. * a descriptor which
  2500. * it already reaped just a while ago
  2501. * but is yet to replenish
  2502. * it back to HW.
  2503. * In this case host will dump
  2504. * the last 128 descriptors
  2505. * including the software descriptor
  2506. * rx_desc and assert.
  2507. */
  2508. ring_desc = rxdma_dst_ring_desc;
  2509. if (qdf_unlikely(!rx_desc->in_use)) {
  2510. dup_desc_dbg(soc,
  2511. ring_desc,
  2512. rx_desc);
  2513. continue;
  2514. }
  2515. if (rx_desc->unmapped == 0) {
  2516. rx_desc_pool =
  2517. &soc->rx_desc_buf[rx_desc->pool_id];
  2518. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2519. dp_rx_nbuf_unmap_pool(soc,
  2520. rx_desc_pool,
  2521. msdu);
  2522. rx_desc->unmapped = 1;
  2523. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2524. }
  2525. dp_rx_err_debug("%pK: msdu_nbuf=%pK ",
  2526. soc, msdu);
  2527. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  2528. rx_desc->pool_id);
  2529. rx_bufs_used++;
  2530. dp_rx_add_to_free_desc_list(head,
  2531. tail, rx_desc);
  2532. }
  2533. }
  2534. } else {
  2535. rxdma_error_code = HAL_RXDMA_ERR_WAR;
  2536. }
  2537. /*
  2538. * Store the current link buffer into to the local structure
  2539. * to be used for release purpose.
  2540. */
  2541. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  2542. buf_info.paddr, buf_info.sw_cookie,
  2543. buf_info.rbm);
  2544. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  2545. &buf_info);
  2546. dp_rx_link_desc_return_by_addr(soc,
  2547. (hal_buff_addrinfo_t)
  2548. rx_link_buf_info,
  2549. bm_action);
  2550. } while (buf_info.paddr);
  2551. DP_STATS_INC(soc, rx.err.rxdma_error[rxdma_error_code], 1);
  2552. if (pdev)
  2553. DP_STATS_INC(pdev, err.rxdma_error, 1);
  2554. if (rxdma_error_code == HAL_RXDMA_ERR_DECRYPT) {
  2555. dp_rx_err_err("%pK: Packet received with Decrypt error", soc);
  2556. }
  2557. return rx_bufs_used;
  2558. }
  2559. uint32_t
  2560. dp_rxdma_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2561. uint32_t mac_id, uint32_t quota)
  2562. {
  2563. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2564. hal_rxdma_desc_t rxdma_dst_ring_desc;
  2565. hal_soc_handle_t hal_soc;
  2566. void *err_dst_srng;
  2567. union dp_rx_desc_list_elem_t *head = NULL;
  2568. union dp_rx_desc_list_elem_t *tail = NULL;
  2569. struct dp_srng *dp_rxdma_srng;
  2570. struct rx_desc_pool *rx_desc_pool;
  2571. uint32_t work_done = 0;
  2572. uint32_t rx_bufs_used = 0;
  2573. if (!pdev)
  2574. return 0;
  2575. err_dst_srng = soc->rxdma_err_dst_ring[mac_id].hal_srng;
  2576. if (!err_dst_srng) {
  2577. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  2578. soc, err_dst_srng);
  2579. return 0;
  2580. }
  2581. hal_soc = soc->hal_soc;
  2582. qdf_assert(hal_soc);
  2583. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, err_dst_srng))) {
  2584. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  2585. soc, err_dst_srng);
  2586. return 0;
  2587. }
  2588. while (qdf_likely(quota-- && (rxdma_dst_ring_desc =
  2589. hal_srng_dst_get_next(hal_soc, err_dst_srng)))) {
  2590. rx_bufs_used += dp_rx_err_mpdu_pop(soc, mac_id,
  2591. rxdma_dst_ring_desc,
  2592. &head, &tail);
  2593. }
  2594. dp_srng_access_end(int_ctx, soc, err_dst_srng);
  2595. if (rx_bufs_used) {
  2596. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2597. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2598. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2599. } else {
  2600. dp_rxdma_srng = &soc->rx_refill_buf_ring[pdev->lmac_id];
  2601. rx_desc_pool = &soc->rx_desc_buf[pdev->lmac_id];
  2602. }
  2603. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2604. rx_desc_pool, rx_bufs_used, &head, &tail, false);
  2605. work_done += rx_bufs_used;
  2606. }
  2607. return work_done;
  2608. }
  2609. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  2610. static inline void
  2611. dp_wbm_int_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  2612. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2613. union dp_rx_desc_list_elem_t **head,
  2614. union dp_rx_desc_list_elem_t **tail,
  2615. uint32_t *rx_bufs_used)
  2616. {
  2617. void *rx_msdu_link_desc;
  2618. qdf_nbuf_t msdu;
  2619. qdf_nbuf_t last;
  2620. struct hal_rx_msdu_list msdu_list;
  2621. uint16_t num_msdus;
  2622. struct hal_buf_info buf_info;
  2623. uint32_t msdu_cnt, i;
  2624. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  2625. struct rx_desc_pool *rx_desc_pool;
  2626. struct dp_rx_desc *rx_desc;
  2627. msdu = 0;
  2628. last = NULL;
  2629. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  2630. &buf_info, &msdu_cnt);
  2631. do {
  2632. rx_msdu_link_desc =
  2633. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  2634. if (!rx_msdu_link_desc) {
  2635. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_LINK_DESC], 1);
  2636. break;
  2637. }
  2638. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  2639. &msdu_list, &num_msdus);
  2640. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  2641. for (i = 0; i < num_msdus; i++) {
  2642. if (!dp_rx_is_sw_cookie_valid(soc, msdu_list.sw_cookie[i])) {
  2643. dp_rx_err_info_rl("Invalid MSDU info cookie: 0x%x",
  2644. msdu_list.sw_cookie[i]);
  2645. continue;
  2646. }
  2647. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  2648. soc,
  2649. msdu_list.sw_cookie[i]);
  2650. qdf_assert_always(rx_desc);
  2651. rx_desc_pool =
  2652. &soc->rx_desc_buf[rx_desc->pool_id];
  2653. msdu = rx_desc->nbuf;
  2654. /*
  2655. * this is a unlikely scenario where the host is reaping
  2656. * a descriptor which it already reaped just a while ago
  2657. * but is yet to replenish it back to HW.
  2658. */
  2659. if (qdf_unlikely(!rx_desc->in_use) ||
  2660. qdf_unlikely(!msdu)) {
  2661. dp_rx_err_info_rl("Reaping rx_desc not in use!");
  2662. continue;
  2663. }
  2664. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2665. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, msdu);
  2666. rx_desc->unmapped = 1;
  2667. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2668. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  2669. rx_desc->pool_id);
  2670. rx_bufs_used[rx_desc->pool_id]++;
  2671. dp_rx_add_to_free_desc_list(head,
  2672. tail, rx_desc);
  2673. }
  2674. }
  2675. /*
  2676. * Store the current link buffer into to the local structure
  2677. * to be used for release purpose.
  2678. */
  2679. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  2680. buf_info.paddr, buf_info.sw_cookie,
  2681. buf_info.rbm);
  2682. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  2683. &buf_info);
  2684. dp_rx_link_desc_return_by_addr(soc, (hal_buff_addrinfo_t)
  2685. rx_link_buf_info,
  2686. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  2687. } while (buf_info.paddr);
  2688. }
  2689. /*
  2690. *
  2691. * dp_handle_wbm_internal_error() - handles wbm_internal_error case
  2692. *
  2693. * @soc: core DP main context
  2694. * @hal_desc: hal descriptor
  2695. * @buf_type: indicates if the buffer is of type link disc or msdu
  2696. * Return: None
  2697. *
  2698. * wbm_internal_error is seen in following scenarios :
  2699. *
  2700. * 1. Null pointers detected in WBM_RELEASE_RING descriptors
  2701. * 2. Null pointers detected during delinking process
  2702. *
  2703. * Some null pointer cases:
  2704. *
  2705. * a. MSDU buffer pointer is NULL
  2706. * b. Next_MSDU_Link_Desc pointer is NULL, with no last msdu flag
  2707. * c. MSDU buffer pointer is NULL or Next_Link_Desc pointer is NULL
  2708. */
  2709. void
  2710. dp_handle_wbm_internal_error(struct dp_soc *soc, void *hal_desc,
  2711. uint32_t buf_type)
  2712. {
  2713. struct hal_buf_info buf_info = {0};
  2714. struct dp_rx_desc *rx_desc = NULL;
  2715. struct rx_desc_pool *rx_desc_pool;
  2716. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = {0};
  2717. union dp_rx_desc_list_elem_t *head = NULL;
  2718. union dp_rx_desc_list_elem_t *tail = NULL;
  2719. uint8_t pool_id;
  2720. uint8_t mac_id;
  2721. hal_rx_reo_buf_paddr_get(soc->hal_soc, hal_desc, &buf_info);
  2722. if (!buf_info.paddr) {
  2723. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_BUFFER], 1);
  2724. return;
  2725. }
  2726. /* buffer_addr_info is the first element of ring_desc */
  2727. hal_rx_buf_cookie_rbm_get(soc->hal_soc, (uint32_t *)hal_desc,
  2728. &buf_info);
  2729. if (buf_type == HAL_WBM_RELEASE_RING_2_BUFFER_TYPE) {
  2730. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_MSDU_BUFF], 1);
  2731. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  2732. soc,
  2733. buf_info.sw_cookie);
  2734. if (rx_desc && rx_desc->nbuf) {
  2735. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2736. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2737. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool,
  2738. rx_desc->nbuf);
  2739. rx_desc->unmapped = 1;
  2740. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2741. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  2742. rx_desc->pool_id);
  2743. dp_rx_add_to_free_desc_list(&head,
  2744. &tail,
  2745. rx_desc);
  2746. rx_bufs_reaped[rx_desc->pool_id]++;
  2747. }
  2748. } else if (buf_type == HAL_WBM_RELEASE_RING_2_DESC_TYPE) {
  2749. pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(buf_info.sw_cookie);
  2750. dp_wbm_int_err_mpdu_pop(soc, pool_id, hal_desc,
  2751. &head, &tail, rx_bufs_reaped);
  2752. }
  2753. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  2754. struct rx_desc_pool *rx_desc_pool;
  2755. struct dp_srng *dp_rxdma_srng;
  2756. if (!rx_bufs_reaped[mac_id])
  2757. continue;
  2758. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_BUFF_REAPED], 1);
  2759. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2760. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2761. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2762. rx_desc_pool,
  2763. rx_bufs_reaped[mac_id],
  2764. &head, &tail, false);
  2765. }
  2766. }
  2767. #endif /* QCA_HOST_MODE_WIFI_DISABLED */