dp_be_rx.c 62 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "cdp_txrx_cmn_struct.h"
  20. #include "hal_hw_headers.h"
  21. #include "dp_types.h"
  22. #include "dp_rx.h"
  23. #include "dp_tx.h"
  24. #include "dp_be_rx.h"
  25. #include "dp_peer.h"
  26. #include "hal_rx.h"
  27. #include "hal_be_rx.h"
  28. #include "hal_api.h"
  29. #include "hal_be_api.h"
  30. #include "qdf_nbuf.h"
  31. #ifdef MESH_MODE_SUPPORT
  32. #include "if_meta_hdr.h"
  33. #endif
  34. #include "dp_internal.h"
  35. #include "dp_ipa.h"
  36. #ifdef FEATURE_WDS
  37. #include "dp_txrx_wds.h"
  38. #endif
  39. #include "dp_hist.h"
  40. #include "dp_rx_buffer_pool.h"
  41. #ifdef WLAN_SUPPORT_RX_FLOW_TAG
  42. static inline void
  43. dp_rx_update_flow_info(qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr)
  44. {
  45. /* Set the flow idx valid flag only when there is no timeout */
  46. if (hal_rx_msdu_flow_idx_timeout_be(rx_tlv_hdr))
  47. return;
  48. qdf_nbuf_set_rx_flow_idx_valid(nbuf,
  49. !hal_rx_msdu_flow_idx_invalid_be(rx_tlv_hdr));
  50. }
  51. #else
  52. static inline void
  53. dp_rx_update_flow_info(qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr)
  54. {
  55. }
  56. #endif
  57. #ifndef AST_OFFLOAD_ENABLE
  58. static void
  59. dp_rx_wds_learn(struct dp_soc *soc,
  60. struct dp_vdev *vdev,
  61. uint8_t *rx_tlv_hdr,
  62. struct dp_txrx_peer *txrx_peer,
  63. qdf_nbuf_t nbuf)
  64. {
  65. struct hal_rx_msdu_metadata msdu_metadata;
  66. hal_rx_msdu_packet_metadata_get_generic_be(rx_tlv_hdr, &msdu_metadata);
  67. /* WDS Source Port Learning */
  68. if (qdf_likely(vdev->wds_enabled))
  69. dp_rx_wds_srcport_learn(soc,
  70. rx_tlv_hdr,
  71. txrx_peer,
  72. nbuf,
  73. msdu_metadata);
  74. }
  75. #else
  76. #ifdef QCA_SUPPORT_WDS_EXTENDED
  77. /**
  78. * dp_wds_ext_peer_learn_be() - function to send event to control
  79. * path on receiving 1st 4-address frame from backhaul.
  80. * @soc: DP soc
  81. * @ta_txrx_peer: WDS repeater txrx peer
  82. * @rx_tlv_hdr: start address of rx tlvs
  83. * @nbuf: RX packet buffer
  84. *
  85. * Return: void
  86. */
  87. static inline void dp_wds_ext_peer_learn_be(struct dp_soc *soc,
  88. struct dp_txrx_peer *ta_txrx_peer,
  89. uint8_t *rx_tlv_hdr,
  90. qdf_nbuf_t nbuf)
  91. {
  92. uint8_t wds_ext_src_mac[QDF_MAC_ADDR_SIZE];
  93. struct dp_peer *ta_base_peer;
  94. /* instead of checking addr4 is valid or not in per packet path
  95. * check for init bit, which will be set on reception of
  96. * first addr4 valid packet.
  97. */
  98. if (!ta_txrx_peer->vdev->wds_ext_enabled ||
  99. qdf_atomic_test_bit(WDS_EXT_PEER_INIT_BIT,
  100. &ta_txrx_peer->wds_ext.init))
  101. return;
  102. if (qdf_nbuf_is_rx_chfrag_start(nbuf) &&
  103. (qdf_nbuf_is_fr_ds_set(nbuf) && qdf_nbuf_is_to_ds_set(nbuf))) {
  104. qdf_atomic_test_and_set_bit(WDS_EXT_PEER_INIT_BIT,
  105. &ta_txrx_peer->wds_ext.init);
  106. if (qdf_unlikely(ta_txrx_peer->nawds_enabled &&
  107. ta_txrx_peer->is_mld_peer)) {
  108. ta_base_peer = dp_get_primary_link_peer_by_id(
  109. soc,
  110. ta_txrx_peer->peer_id,
  111. DP_MOD_ID_RX);
  112. } else {
  113. ta_base_peer = dp_peer_get_ref_by_id(
  114. soc,
  115. ta_txrx_peer->peer_id,
  116. DP_MOD_ID_RX);
  117. }
  118. if (!ta_base_peer)
  119. return;
  120. qdf_mem_copy(wds_ext_src_mac, &ta_base_peer->mac_addr.raw[0],
  121. QDF_MAC_ADDR_SIZE);
  122. dp_peer_unref_delete(ta_base_peer, DP_MOD_ID_RX);
  123. soc->cdp_soc.ol_ops->rx_wds_ext_peer_learn(
  124. soc->ctrl_psoc,
  125. ta_txrx_peer->peer_id,
  126. ta_txrx_peer->vdev->vdev_id,
  127. wds_ext_src_mac);
  128. }
  129. }
  130. #else
  131. static inline void dp_wds_ext_peer_learn_be(struct dp_soc *soc,
  132. struct dp_txrx_peer *ta_txrx_peer,
  133. uint8_t *rx_tlv_hdr,
  134. qdf_nbuf_t nbuf)
  135. {
  136. }
  137. #endif
  138. static void
  139. dp_rx_wds_learn(struct dp_soc *soc,
  140. struct dp_vdev *vdev,
  141. uint8_t *rx_tlv_hdr,
  142. struct dp_txrx_peer *ta_txrx_peer,
  143. qdf_nbuf_t nbuf)
  144. {
  145. dp_wds_ext_peer_learn_be(soc, ta_txrx_peer, rx_tlv_hdr, nbuf);
  146. }
  147. #endif
  148. uint32_t dp_rx_process_be(struct dp_intr *int_ctx,
  149. hal_ring_handle_t hal_ring_hdl, uint8_t reo_ring_num,
  150. uint32_t quota)
  151. {
  152. hal_ring_desc_t ring_desc;
  153. hal_ring_desc_t last_prefetched_hw_desc;
  154. hal_soc_handle_t hal_soc;
  155. struct dp_rx_desc *rx_desc = NULL;
  156. struct dp_rx_desc *last_prefetched_sw_desc = NULL;
  157. qdf_nbuf_t nbuf, next;
  158. bool near_full;
  159. union dp_rx_desc_list_elem_t *head[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT];
  160. union dp_rx_desc_list_elem_t *tail[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT];
  161. uint32_t num_pending = 0;
  162. uint32_t rx_bufs_used = 0, rx_buf_cookie;
  163. uint16_t msdu_len = 0;
  164. uint16_t peer_id;
  165. uint8_t vdev_id;
  166. struct dp_txrx_peer *txrx_peer;
  167. dp_txrx_ref_handle txrx_ref_handle = NULL;
  168. struct dp_vdev *vdev;
  169. uint32_t pkt_len = 0;
  170. enum hal_reo_error_status error;
  171. uint8_t *rx_tlv_hdr;
  172. uint32_t rx_bufs_reaped[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT];
  173. uint8_t mac_id = 0;
  174. struct dp_pdev *rx_pdev;
  175. uint8_t enh_flag;
  176. struct dp_srng *dp_rxdma_srng;
  177. struct rx_desc_pool *rx_desc_pool;
  178. struct dp_soc *soc = int_ctx->soc;
  179. struct cdp_tid_rx_stats *tid_stats;
  180. qdf_nbuf_t nbuf_head;
  181. qdf_nbuf_t nbuf_tail;
  182. qdf_nbuf_t deliver_list_head;
  183. qdf_nbuf_t deliver_list_tail;
  184. uint32_t num_rx_bufs_reaped = 0;
  185. uint32_t intr_id;
  186. struct hif_opaque_softc *scn;
  187. int32_t tid = 0;
  188. bool is_prev_msdu_last = true;
  189. uint32_t num_entries_avail = 0;
  190. uint32_t rx_ol_pkt_cnt = 0;
  191. uint32_t num_entries = 0;
  192. QDF_STATUS status;
  193. qdf_nbuf_t ebuf_head;
  194. qdf_nbuf_t ebuf_tail;
  195. uint8_t pkt_capture_offload = 0;
  196. struct dp_srng *rx_ring = &soc->reo_dest_ring[reo_ring_num];
  197. int max_reap_limit, ring_near_full;
  198. struct dp_soc *replenish_soc;
  199. uint8_t chip_id;
  200. uint64_t current_time = 0;
  201. uint32_t old_tid;
  202. uint32_t peer_ext_stats;
  203. uint32_t dsf;
  204. uint32_t l3_pad;
  205. uint8_t link_id = 0;
  206. DP_HIST_INIT();
  207. qdf_assert_always(soc && hal_ring_hdl);
  208. hal_soc = soc->hal_soc;
  209. qdf_assert_always(hal_soc);
  210. scn = soc->hif_handle;
  211. intr_id = int_ctx->dp_intr_id;
  212. num_entries = hal_srng_get_num_entries(hal_soc, hal_ring_hdl);
  213. dp_runtime_pm_mark_last_busy(soc);
  214. more_data:
  215. /* reset local variables here to be re-used in the function */
  216. nbuf_head = NULL;
  217. nbuf_tail = NULL;
  218. deliver_list_head = NULL;
  219. deliver_list_tail = NULL;
  220. txrx_peer = NULL;
  221. vdev = NULL;
  222. num_rx_bufs_reaped = 0;
  223. ebuf_head = NULL;
  224. ebuf_tail = NULL;
  225. ring_near_full = 0;
  226. max_reap_limit = dp_rx_get_loop_pkt_limit(soc);
  227. qdf_mem_zero(rx_bufs_reaped, sizeof(rx_bufs_reaped));
  228. qdf_mem_zero(head, sizeof(head));
  229. qdf_mem_zero(tail, sizeof(tail));
  230. old_tid = 0xff;
  231. dsf = 0;
  232. peer_ext_stats = 0;
  233. rx_pdev = NULL;
  234. tid_stats = NULL;
  235. dp_pkt_get_timestamp(&current_time);
  236. ring_near_full = _dp_srng_test_and_update_nf_params(soc, rx_ring,
  237. &max_reap_limit);
  238. peer_ext_stats = wlan_cfg_is_peer_ext_stats_enabled(soc->wlan_cfg_ctx);
  239. if (qdf_unlikely(dp_rx_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  240. /*
  241. * Need API to convert from hal_ring pointer to
  242. * Ring Type / Ring Id combo
  243. */
  244. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  245. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  246. FL("HAL RING Access Failed -- %pK"), hal_ring_hdl);
  247. goto done;
  248. }
  249. hal_srng_update_ring_usage_wm_no_lock(soc->hal_soc, hal_ring_hdl);
  250. if (!num_pending)
  251. num_pending = hal_srng_dst_num_valid(hal_soc, hal_ring_hdl, 0);
  252. if (num_pending > quota)
  253. num_pending = quota;
  254. dp_srng_dst_inv_cached_descs(soc, hal_ring_hdl, num_pending);
  255. last_prefetched_hw_desc = dp_srng_dst_prefetch_32_byte_desc(hal_soc,
  256. hal_ring_hdl,
  257. num_pending);
  258. /*
  259. * start reaping the buffers from reo ring and queue
  260. * them in per vdev queue.
  261. * Process the received pkts in a different per vdev loop.
  262. */
  263. while (qdf_likely(num_pending)) {
  264. ring_desc = dp_srng_dst_get_next(soc, hal_ring_hdl);
  265. if (qdf_unlikely(!ring_desc))
  266. break;
  267. error = HAL_RX_ERROR_STATUS_GET(ring_desc);
  268. if (qdf_unlikely(error == HAL_REO_ERROR_DETECTED)) {
  269. dp_rx_err("%pK: HAL RING 0x%pK:error %d",
  270. soc, hal_ring_hdl, error);
  271. DP_STATS_INC(soc, rx.err.hal_reo_error[reo_ring_num],
  272. 1);
  273. /* Don't know how to deal with this -- assert */
  274. qdf_assert(0);
  275. }
  276. dp_rx_ring_record_entry(soc, reo_ring_num, ring_desc);
  277. rx_buf_cookie = HAL_RX_REO_BUF_COOKIE_GET(ring_desc);
  278. status = dp_rx_cookie_check_and_invalidate(ring_desc);
  279. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  280. DP_STATS_INC(soc, rx.err.stale_cookie, 1);
  281. break;
  282. }
  283. rx_desc = (struct dp_rx_desc *)
  284. hal_rx_get_reo_desc_va(ring_desc);
  285. dp_rx_desc_sw_cc_check(soc, rx_buf_cookie, &rx_desc);
  286. status = dp_rx_desc_sanity(soc, hal_soc, hal_ring_hdl,
  287. ring_desc, rx_desc);
  288. if (QDF_IS_STATUS_ERROR(status)) {
  289. if (qdf_unlikely(rx_desc && rx_desc->nbuf)) {
  290. qdf_assert_always(!rx_desc->unmapped);
  291. dp_rx_nbuf_unmap(soc, rx_desc, reo_ring_num);
  292. rx_desc->unmapped = 1;
  293. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  294. rx_desc->pool_id);
  295. dp_rx_add_to_free_desc_list(
  296. &head[rx_desc->chip_id][rx_desc->pool_id],
  297. &tail[rx_desc->chip_id][rx_desc->pool_id],
  298. rx_desc);
  299. }
  300. continue;
  301. }
  302. /*
  303. * this is a unlikely scenario where the host is reaping
  304. * a descriptor which it already reaped just a while ago
  305. * but is yet to replenish it back to HW.
  306. * In this case host will dump the last 128 descriptors
  307. * including the software descriptor rx_desc and assert.
  308. */
  309. if (qdf_unlikely(!rx_desc->in_use)) {
  310. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  311. dp_info_rl("Reaping rx_desc not in use!");
  312. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  313. ring_desc, rx_desc);
  314. continue;
  315. }
  316. status = dp_rx_desc_nbuf_sanity_check(soc, ring_desc, rx_desc);
  317. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  318. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  319. dp_info_rl("Nbuf sanity check failure!");
  320. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  321. ring_desc, rx_desc);
  322. rx_desc->in_err_state = 1;
  323. continue;
  324. }
  325. if (qdf_unlikely(!dp_rx_desc_check_magic(rx_desc))) {
  326. dp_err("Invalid rx_desc cookie=%d", rx_buf_cookie);
  327. DP_STATS_INC(soc, rx.err.rx_desc_invalid_magic, 1);
  328. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  329. ring_desc, rx_desc);
  330. }
  331. pkt_capture_offload =
  332. dp_rx_copy_desc_info_in_nbuf_cb(soc, ring_desc,
  333. rx_desc->nbuf,
  334. reo_ring_num);
  335. if (qdf_unlikely(qdf_nbuf_is_rx_chfrag_cont(rx_desc->nbuf))) {
  336. /* In dp_rx_sg_create() until the last buffer,
  337. * end bit should not be set. As continuation bit set,
  338. * this is not a last buffer.
  339. */
  340. qdf_nbuf_set_rx_chfrag_end(rx_desc->nbuf, 0);
  341. /* previous msdu has end bit set, so current one is
  342. * the new MPDU
  343. */
  344. if (is_prev_msdu_last) {
  345. /* Get number of entries available in HW ring */
  346. num_entries_avail =
  347. hal_srng_dst_num_valid(hal_soc,
  348. hal_ring_hdl, 1);
  349. /* For new MPDU check if we can read complete
  350. * MPDU by comparing the number of buffers
  351. * available and number of buffers needed to
  352. * reap this MPDU
  353. */
  354. if ((QDF_NBUF_CB_RX_PKT_LEN(rx_desc->nbuf) /
  355. (RX_DATA_BUFFER_SIZE -
  356. soc->rx_pkt_tlv_size) + 1) >
  357. num_pending) {
  358. DP_STATS_INC(soc,
  359. rx.msdu_scatter_wait_break,
  360. 1);
  361. dp_rx_cookie_reset_invalid_bit(
  362. ring_desc);
  363. /* As we are going to break out of the
  364. * loop because of unavailability of
  365. * descs to form complete SG, we need to
  366. * reset the TP in the REO destination
  367. * ring.
  368. */
  369. hal_srng_dst_dec_tp(hal_soc,
  370. hal_ring_hdl);
  371. break;
  372. }
  373. is_prev_msdu_last = false;
  374. }
  375. }
  376. if (!is_prev_msdu_last &&
  377. !(qdf_nbuf_is_rx_chfrag_cont(rx_desc->nbuf)))
  378. is_prev_msdu_last = true;
  379. rx_bufs_reaped[rx_desc->chip_id][rx_desc->pool_id]++;
  380. /*
  381. * move unmap after scattered msdu waiting break logic
  382. * in case double skb unmap happened.
  383. */
  384. dp_rx_nbuf_unmap(soc, rx_desc, reo_ring_num);
  385. rx_desc->unmapped = 1;
  386. DP_RX_PROCESS_NBUF(soc, nbuf_head, nbuf_tail, ebuf_head,
  387. ebuf_tail, rx_desc);
  388. quota -= 1;
  389. num_pending -= 1;
  390. dp_rx_add_to_free_desc_list
  391. (&head[rx_desc->chip_id][rx_desc->pool_id],
  392. &tail[rx_desc->chip_id][rx_desc->pool_id], rx_desc);
  393. num_rx_bufs_reaped++;
  394. dp_rx_prefetch_hw_sw_nbuf_32_byte_desc(soc, hal_soc,
  395. num_pending,
  396. hal_ring_hdl,
  397. &last_prefetched_hw_desc,
  398. &last_prefetched_sw_desc);
  399. /*
  400. * only if complete msdu is received for scatter case,
  401. * then allow break.
  402. */
  403. if (is_prev_msdu_last &&
  404. dp_rx_reap_loop_pkt_limit_hit(soc, num_rx_bufs_reaped,
  405. max_reap_limit))
  406. break;
  407. }
  408. done:
  409. dp_rx_srng_access_end(int_ctx, soc, hal_ring_hdl);
  410. qdf_dsb();
  411. dp_rx_per_core_stats_update(soc, reo_ring_num, num_rx_bufs_reaped);
  412. for (chip_id = 0; chip_id < WLAN_MAX_MLO_CHIPS; chip_id++) {
  413. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  414. /*
  415. * continue with next mac_id if no pkts were reaped
  416. * from that pool
  417. */
  418. if (!rx_bufs_reaped[chip_id][mac_id])
  419. continue;
  420. replenish_soc = dp_rx_replensih_soc_get(soc, chip_id);
  421. dp_rxdma_srng =
  422. &replenish_soc->rx_refill_buf_ring[mac_id];
  423. rx_desc_pool = &replenish_soc->rx_desc_buf[mac_id];
  424. dp_rx_buffers_replenish_simple(replenish_soc, mac_id,
  425. dp_rxdma_srng,
  426. rx_desc_pool,
  427. rx_bufs_reaped[chip_id][mac_id],
  428. &head[chip_id][mac_id],
  429. &tail[chip_id][mac_id]);
  430. }
  431. }
  432. /* Peer can be NULL is case of LFR */
  433. if (qdf_likely(txrx_peer))
  434. vdev = NULL;
  435. /*
  436. * BIG loop where each nbuf is dequeued from global queue,
  437. * processed and queued back on a per vdev basis. These nbufs
  438. * are sent to stack as and when we run out of nbufs
  439. * or a new nbuf dequeued from global queue has a different
  440. * vdev when compared to previous nbuf.
  441. */
  442. nbuf = nbuf_head;
  443. while (nbuf) {
  444. next = nbuf->next;
  445. dp_rx_prefetch_nbuf_data_be(nbuf, next);
  446. if (qdf_unlikely(dp_rx_is_raw_frame_dropped(nbuf))) {
  447. nbuf = next;
  448. DP_STATS_INC(soc, rx.err.raw_frm_drop, 1);
  449. continue;
  450. }
  451. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  452. vdev_id = QDF_NBUF_CB_RX_VDEV_ID(nbuf);
  453. peer_id = dp_rx_get_peer_id_be(nbuf);
  454. if (dp_rx_is_list_ready(deliver_list_head, vdev, txrx_peer,
  455. peer_id, vdev_id)) {
  456. dp_rx_deliver_to_stack(soc, vdev, txrx_peer,
  457. deliver_list_head,
  458. deliver_list_tail);
  459. deliver_list_head = NULL;
  460. deliver_list_tail = NULL;
  461. }
  462. /* Get TID from struct cb->tid_val, save to tid */
  463. tid = qdf_nbuf_get_tid_val(nbuf);
  464. if (qdf_unlikely(tid >= CDP_MAX_DATA_TIDS)) {
  465. DP_STATS_INC(soc, rx.err.rx_invalid_tid_err, 1);
  466. dp_rx_nbuf_free(nbuf);
  467. nbuf = next;
  468. continue;
  469. }
  470. if (qdf_unlikely(!txrx_peer)) {
  471. txrx_peer = dp_rx_get_txrx_peer_and_vdev(soc, nbuf,
  472. peer_id,
  473. &txrx_ref_handle,
  474. pkt_capture_offload,
  475. &vdev,
  476. &rx_pdev, &dsf,
  477. &old_tid);
  478. if (qdf_unlikely(!txrx_peer) || qdf_unlikely(!vdev)) {
  479. nbuf = next;
  480. continue;
  481. }
  482. enh_flag = rx_pdev->enhanced_stats_en;
  483. } else if (txrx_peer && txrx_peer->peer_id != peer_id) {
  484. dp_txrx_peer_unref_delete(txrx_ref_handle,
  485. DP_MOD_ID_RX);
  486. txrx_peer = dp_rx_get_txrx_peer_and_vdev(soc, nbuf,
  487. peer_id,
  488. &txrx_ref_handle,
  489. pkt_capture_offload,
  490. &vdev,
  491. &rx_pdev, &dsf,
  492. &old_tid);
  493. if (qdf_unlikely(!txrx_peer) || qdf_unlikely(!vdev)) {
  494. nbuf = next;
  495. continue;
  496. }
  497. enh_flag = rx_pdev->enhanced_stats_en;
  498. }
  499. if (txrx_peer) {
  500. QDF_NBUF_CB_DP_TRACE_PRINT(nbuf) = false;
  501. qdf_dp_trace_set_track(nbuf, QDF_RX);
  502. QDF_NBUF_CB_RX_DP_TRACE(nbuf) = 1;
  503. QDF_NBUF_CB_RX_PACKET_TRACK(nbuf) =
  504. QDF_NBUF_RX_PKT_DATA_TRACK;
  505. }
  506. rx_bufs_used++;
  507. #ifdef DP_MLO_LINK_STATS_SUPPORT
  508. /* MLD Link Peer Statistics support */
  509. if (txrx_peer->is_mld_peer && rx_pdev->link_peer_stats) {
  510. link_id = ((dp_rx_get_msdu_hw_link_id(nbuf)) + 1);
  511. if (link_id < 1 || link_id > DP_MAX_MLO_LINKS)
  512. link_id = 0;
  513. } else {
  514. link_id = 0;
  515. }
  516. #endif
  517. /* when hlos tid override is enabled, save tid in
  518. * skb->priority
  519. */
  520. if (qdf_unlikely(vdev->skip_sw_tid_classification &
  521. DP_TXRX_HLOS_TID_OVERRIDE_ENABLED))
  522. qdf_nbuf_set_priority(nbuf, tid);
  523. DP_RX_TID_SAVE(nbuf, tid);
  524. if (qdf_unlikely(dsf) || qdf_unlikely(peer_ext_stats) ||
  525. dp_rx_pkt_tracepoints_enabled())
  526. qdf_nbuf_set_timestamp(nbuf);
  527. if (qdf_likely(old_tid != tid)) {
  528. tid_stats =
  529. &rx_pdev->stats.tid_stats.tid_rx_stats[reo_ring_num][tid];
  530. old_tid = tid;
  531. }
  532. /*
  533. * Check if DMA completed -- msdu_done is the last bit
  534. * to be written
  535. */
  536. if (qdf_unlikely(!qdf_nbuf_is_rx_chfrag_cont(nbuf) &&
  537. !hal_rx_tlv_msdu_done_get_be(rx_tlv_hdr))) {
  538. dp_err("MSDU DONE failure");
  539. DP_STATS_INC(soc, rx.err.msdu_done_fail, 1);
  540. hal_rx_dump_pkt_tlvs(hal_soc, rx_tlv_hdr,
  541. QDF_TRACE_LEVEL_INFO);
  542. tid_stats->fail_cnt[MSDU_DONE_FAILURE]++;
  543. dp_rx_nbuf_free(nbuf);
  544. qdf_assert(0);
  545. nbuf = next;
  546. continue;
  547. }
  548. DP_HIST_PACKET_COUNT_INC(vdev->pdev->pdev_id);
  549. /*
  550. * First IF condition:
  551. * 802.11 Fragmented pkts are reinjected to REO
  552. * HW block as SG pkts and for these pkts we only
  553. * need to pull the RX TLVS header length.
  554. * Second IF condition:
  555. * The below condition happens when an MSDU is spread
  556. * across multiple buffers. This can happen in two cases
  557. * 1. The nbuf size is smaller then the received msdu.
  558. * ex: we have set the nbuf size to 2048 during
  559. * nbuf_alloc. but we received an msdu which is
  560. * 2304 bytes in size then this msdu is spread
  561. * across 2 nbufs.
  562. *
  563. * 2. AMSDUs when RAW mode is enabled.
  564. * ex: 1st MSDU is in 1st nbuf and 2nd MSDU is spread
  565. * across 1st nbuf and 2nd nbuf and last MSDU is
  566. * spread across 2nd nbuf and 3rd nbuf.
  567. *
  568. * for these scenarios let us create a skb frag_list and
  569. * append these buffers till the last MSDU of the AMSDU
  570. * Third condition:
  571. * This is the most likely case, we receive 802.3 pkts
  572. * decapsulated by HW, here we need to set the pkt length.
  573. */
  574. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf))) {
  575. bool is_mcbc, is_sa_vld, is_da_vld;
  576. is_mcbc = hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  577. rx_tlv_hdr);
  578. is_sa_vld =
  579. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  580. rx_tlv_hdr);
  581. is_da_vld =
  582. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  583. rx_tlv_hdr);
  584. qdf_nbuf_set_da_mcbc(nbuf, is_mcbc);
  585. qdf_nbuf_set_da_valid(nbuf, is_da_vld);
  586. qdf_nbuf_set_sa_valid(nbuf, is_sa_vld);
  587. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  588. } else if (qdf_nbuf_is_rx_chfrag_cont(nbuf)) {
  589. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  590. nbuf = dp_rx_sg_create(soc, nbuf);
  591. next = nbuf->next;
  592. if (qdf_nbuf_is_raw_frame(nbuf)) {
  593. DP_STATS_INC(vdev->pdev, rx_raw_pkts, 1);
  594. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  595. rx.raw, 1,
  596. msdu_len,
  597. link_id);
  598. } else {
  599. DP_STATS_INC(soc, rx.err.scatter_msdu, 1);
  600. if (!dp_rx_is_sg_supported()) {
  601. dp_rx_nbuf_free(nbuf);
  602. dp_info_rl("sg msdu len %d, dropped",
  603. msdu_len);
  604. nbuf = next;
  605. continue;
  606. }
  607. }
  608. } else {
  609. l3_pad = hal_rx_get_l3_pad_bytes_be(nbuf, rx_tlv_hdr);
  610. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  611. pkt_len = msdu_len + l3_pad + soc->rx_pkt_tlv_size;
  612. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  613. dp_rx_skip_tlvs(soc, nbuf, l3_pad);
  614. }
  615. dp_rx_send_pktlog(soc, rx_pdev, nbuf, QDF_TX_RX_STATUS_OK);
  616. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, txrx_peer)) {
  617. dp_rx_err("%pK: Policy Check Drop pkt", soc);
  618. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  619. rx.policy_check_drop,
  620. 1, link_id);
  621. tid_stats->fail_cnt[POLICY_CHECK_DROP]++;
  622. /* Drop & free packet */
  623. dp_rx_nbuf_free(nbuf);
  624. /* Statistics */
  625. nbuf = next;
  626. continue;
  627. }
  628. /*
  629. * Drop non-EAPOL frames from unauthorized peer.
  630. */
  631. if (qdf_likely(txrx_peer) &&
  632. qdf_unlikely(!txrx_peer->authorize) &&
  633. !qdf_nbuf_is_raw_frame(nbuf)) {
  634. bool is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf) ||
  635. qdf_nbuf_is_ipv4_wapi_pkt(nbuf);
  636. if (!is_eapol) {
  637. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  638. rx.peer_unauth_rx_pkt_drop,
  639. 1, link_id);
  640. dp_rx_nbuf_free(nbuf);
  641. nbuf = next;
  642. continue;
  643. }
  644. }
  645. dp_rx_cksum_offload(vdev->pdev, nbuf, rx_tlv_hdr);
  646. dp_rx_update_flow_info(nbuf, rx_tlv_hdr);
  647. if (qdf_unlikely(!rx_pdev->rx_fast_flag)) {
  648. /*
  649. * process frame for mulitpass phrase processing
  650. */
  651. if (qdf_unlikely(vdev->multipass_en)) {
  652. if (dp_rx_multipass_process(txrx_peer, nbuf,
  653. tid) == false) {
  654. DP_PEER_PER_PKT_STATS_INC
  655. (txrx_peer,
  656. rx.multipass_rx_pkt_drop,
  657. 1, link_id);
  658. dp_rx_nbuf_free(nbuf);
  659. nbuf = next;
  660. continue;
  661. }
  662. }
  663. if (qdf_unlikely(txrx_peer &&
  664. (txrx_peer->nawds_enabled) &&
  665. (qdf_nbuf_is_da_mcbc(nbuf)) &&
  666. (hal_rx_get_mpdu_mac_ad4_valid_be
  667. (rx_tlv_hdr) == false))) {
  668. tid_stats->fail_cnt[NAWDS_MCAST_DROP]++;
  669. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  670. rx.nawds_mcast_drop,
  671. 1, link_id);
  672. dp_rx_nbuf_free(nbuf);
  673. nbuf = next;
  674. continue;
  675. }
  676. /* Update the protocol tag in SKB based on CCE metadata
  677. */
  678. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  679. reo_ring_num, false, true);
  680. /* Update the flow tag in SKB based on FSE metadata */
  681. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr,
  682. true);
  683. if (qdf_likely(vdev->rx_decap_type ==
  684. htt_cmn_pkt_type_ethernet) &&
  685. qdf_likely(!vdev->mesh_vdev)) {
  686. dp_rx_wds_learn(soc, vdev,
  687. rx_tlv_hdr,
  688. txrx_peer,
  689. nbuf);
  690. }
  691. if (qdf_unlikely(vdev->mesh_vdev)) {
  692. if (dp_rx_filter_mesh_packets(vdev, nbuf,
  693. rx_tlv_hdr)
  694. == QDF_STATUS_SUCCESS) {
  695. dp_rx_info("%pK: mesh pkt filtered",
  696. soc);
  697. tid_stats->fail_cnt[MESH_FILTER_DROP]++;
  698. DP_STATS_INC(vdev->pdev,
  699. dropped.mesh_filter, 1);
  700. dp_rx_nbuf_free(nbuf);
  701. nbuf = next;
  702. continue;
  703. }
  704. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr,
  705. txrx_peer);
  706. }
  707. }
  708. dp_rx_msdu_stats_update(soc, nbuf, rx_tlv_hdr, txrx_peer,
  709. reo_ring_num, tid_stats, link_id);
  710. if (qdf_likely(vdev->rx_decap_type ==
  711. htt_cmn_pkt_type_ethernet) &&
  712. qdf_likely(!vdev->mesh_vdev)) {
  713. /* Intrabss-fwd */
  714. if (dp_rx_check_ap_bridge(vdev))
  715. if (dp_rx_intrabss_fwd_be(soc, txrx_peer,
  716. rx_tlv_hdr,
  717. nbuf,
  718. link_id)) {
  719. nbuf = next;
  720. tid_stats->intrabss_cnt++;
  721. continue; /* Get next desc */
  722. }
  723. }
  724. dp_rx_fill_gro_info(soc, rx_tlv_hdr, nbuf, &rx_ol_pkt_cnt);
  725. dp_rx_mark_first_packet_after_wow_wakeup(vdev->pdev, rx_tlv_hdr,
  726. nbuf);
  727. dp_rx_update_stats(soc, nbuf);
  728. dp_pkt_add_timestamp(txrx_peer->vdev, QDF_PKT_RX_DRIVER_ENTRY,
  729. current_time, nbuf);
  730. DP_RX_LIST_APPEND(deliver_list_head,
  731. deliver_list_tail,
  732. nbuf);
  733. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1,
  734. QDF_NBUF_CB_RX_PKT_LEN(nbuf),
  735. enh_flag);
  736. if (qdf_unlikely(txrx_peer->in_twt))
  737. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  738. rx.to_stack_twt, 1,
  739. QDF_NBUF_CB_RX_PKT_LEN(nbuf),
  740. link_id);
  741. tid_stats->delivered_to_stack++;
  742. nbuf = next;
  743. }
  744. DP_RX_DELIVER_TO_STACK(soc, vdev, txrx_peer, peer_id,
  745. pkt_capture_offload,
  746. deliver_list_head,
  747. deliver_list_tail);
  748. if (qdf_likely(txrx_peer))
  749. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX);
  750. /*
  751. * If we are processing in near-full condition, there are 3 scenario
  752. * 1) Ring entries has reached critical state
  753. * 2) Ring entries are still near high threshold
  754. * 3) Ring entries are below the safe level
  755. *
  756. * One more loop will move the state to normal processing and yield
  757. */
  758. if (ring_near_full && quota)
  759. goto more_data;
  760. if (dp_rx_enable_eol_data_check(soc) && rx_bufs_used) {
  761. if (quota) {
  762. num_pending =
  763. dp_rx_srng_get_num_pending(hal_soc,
  764. hal_ring_hdl,
  765. num_entries,
  766. &near_full);
  767. if (num_pending) {
  768. DP_STATS_INC(soc, rx.hp_oos2, 1);
  769. if (!hif_exec_should_yield(scn, intr_id))
  770. goto more_data;
  771. if (qdf_unlikely(near_full)) {
  772. DP_STATS_INC(soc, rx.near_full, 1);
  773. goto more_data;
  774. }
  775. }
  776. }
  777. if (vdev && vdev->osif_fisa_flush)
  778. vdev->osif_fisa_flush(soc, reo_ring_num);
  779. if (vdev && vdev->osif_gro_flush && rx_ol_pkt_cnt) {
  780. vdev->osif_gro_flush(vdev->osif_vdev,
  781. reo_ring_num);
  782. }
  783. }
  784. /* Update histogram statistics by looping through pdev's */
  785. DP_RX_HIST_STATS_PER_PDEV();
  786. return rx_bufs_used; /* Assume no scale factor for now */
  787. }
  788. #ifdef RX_DESC_MULTI_PAGE_ALLOC
  789. /**
  790. * dp_rx_desc_pool_init_be_cc() - initial RX desc pool for cookie conversion
  791. * @soc: Handle to DP Soc structure
  792. * @rx_desc_pool: Rx descriptor pool handler
  793. * @pool_id: Rx descriptor pool ID
  794. *
  795. * Return: QDF_STATUS_SUCCESS - succeeded, others - failed
  796. */
  797. static QDF_STATUS
  798. dp_rx_desc_pool_init_be_cc(struct dp_soc *soc,
  799. struct rx_desc_pool *rx_desc_pool,
  800. uint32_t pool_id)
  801. {
  802. struct dp_hw_cookie_conversion_t *cc_ctx;
  803. struct dp_soc_be *be_soc;
  804. union dp_rx_desc_list_elem_t *rx_desc_elem;
  805. struct dp_spt_page_desc *page_desc;
  806. uint32_t ppt_idx = 0;
  807. uint32_t avail_entry_index = 0;
  808. if (!rx_desc_pool->pool_size) {
  809. dp_err("desc_num 0 !!");
  810. return QDF_STATUS_E_FAILURE;
  811. }
  812. be_soc = dp_get_be_soc_from_dp_soc(soc);
  813. cc_ctx = &be_soc->rx_cc_ctx[pool_id];
  814. page_desc = &cc_ctx->page_desc_base[0];
  815. rx_desc_elem = rx_desc_pool->freelist;
  816. while (rx_desc_elem) {
  817. if (avail_entry_index == 0) {
  818. if (ppt_idx >= cc_ctx->total_page_num) {
  819. dp_alert("insufficient secondary page tables");
  820. qdf_assert_always(0);
  821. }
  822. page_desc = &cc_ctx->page_desc_base[ppt_idx++];
  823. }
  824. /* put each RX Desc VA to SPT pages and
  825. * get corresponding ID
  826. */
  827. DP_CC_SPT_PAGE_UPDATE_VA(page_desc->page_v_addr,
  828. avail_entry_index,
  829. &rx_desc_elem->rx_desc);
  830. rx_desc_elem->rx_desc.cookie =
  831. dp_cc_desc_id_generate(page_desc->ppt_index,
  832. avail_entry_index);
  833. rx_desc_elem->rx_desc.chip_id = dp_mlo_get_chip_id(soc);
  834. rx_desc_elem->rx_desc.pool_id = pool_id;
  835. rx_desc_elem->rx_desc.in_use = 0;
  836. rx_desc_elem = rx_desc_elem->next;
  837. avail_entry_index = (avail_entry_index + 1) &
  838. DP_CC_SPT_PAGE_MAX_ENTRIES_MASK;
  839. }
  840. return QDF_STATUS_SUCCESS;
  841. }
  842. #else
  843. static QDF_STATUS
  844. dp_rx_desc_pool_init_be_cc(struct dp_soc *soc,
  845. struct rx_desc_pool *rx_desc_pool,
  846. uint32_t pool_id)
  847. {
  848. struct dp_hw_cookie_conversion_t *cc_ctx;
  849. struct dp_soc_be *be_soc;
  850. struct dp_spt_page_desc *page_desc;
  851. uint32_t ppt_idx = 0;
  852. uint32_t avail_entry_index = 0;
  853. int i = 0;
  854. if (!rx_desc_pool->pool_size) {
  855. dp_err("desc_num 0 !!");
  856. return QDF_STATUS_E_FAILURE;
  857. }
  858. be_soc = dp_get_be_soc_from_dp_soc(soc);
  859. cc_ctx = &be_soc->rx_cc_ctx[pool_id];
  860. page_desc = &cc_ctx->page_desc_base[0];
  861. for (i = 0; i <= rx_desc_pool->pool_size - 1; i++) {
  862. if (i == rx_desc_pool->pool_size - 1)
  863. rx_desc_pool->array[i].next = NULL;
  864. else
  865. rx_desc_pool->array[i].next =
  866. &rx_desc_pool->array[i + 1];
  867. if (avail_entry_index == 0) {
  868. if (ppt_idx >= cc_ctx->total_page_num) {
  869. dp_alert("insufficient secondary page tables");
  870. qdf_assert_always(0);
  871. }
  872. page_desc = &cc_ctx->page_desc_base[ppt_idx++];
  873. }
  874. /* put each RX Desc VA to SPT pages and
  875. * get corresponding ID
  876. */
  877. DP_CC_SPT_PAGE_UPDATE_VA(page_desc->page_v_addr,
  878. avail_entry_index,
  879. &rx_desc_pool->array[i].rx_desc);
  880. rx_desc_pool->array[i].rx_desc.cookie =
  881. dp_cc_desc_id_generate(page_desc->ppt_index,
  882. avail_entry_index);
  883. rx_desc_pool->array[i].rx_desc.pool_id = pool_id;
  884. rx_desc_pool->array[i].rx_desc.in_use = 0;
  885. rx_desc_pool->array[i].rx_desc.chip_id =
  886. dp_mlo_get_chip_id(soc);
  887. avail_entry_index = (avail_entry_index + 1) &
  888. DP_CC_SPT_PAGE_MAX_ENTRIES_MASK;
  889. }
  890. return QDF_STATUS_SUCCESS;
  891. }
  892. #endif
  893. static void
  894. dp_rx_desc_pool_deinit_be_cc(struct dp_soc *soc,
  895. struct rx_desc_pool *rx_desc_pool,
  896. uint32_t pool_id)
  897. {
  898. struct dp_spt_page_desc *page_desc;
  899. struct dp_soc_be *be_soc;
  900. int i = 0;
  901. struct dp_hw_cookie_conversion_t *cc_ctx;
  902. be_soc = dp_get_be_soc_from_dp_soc(soc);
  903. cc_ctx = &be_soc->rx_cc_ctx[pool_id];
  904. for (i = 0; i < cc_ctx->total_page_num; i++) {
  905. page_desc = &cc_ctx->page_desc_base[i];
  906. qdf_mem_zero(page_desc->page_v_addr, qdf_page_size);
  907. }
  908. }
  909. QDF_STATUS dp_rx_desc_pool_init_be(struct dp_soc *soc,
  910. struct rx_desc_pool *rx_desc_pool,
  911. uint32_t pool_id)
  912. {
  913. QDF_STATUS status = QDF_STATUS_SUCCESS;
  914. /* Only regular RX buffer desc pool use HW cookie conversion */
  915. if (rx_desc_pool->desc_type == DP_RX_DESC_BUF_TYPE) {
  916. dp_info("rx_desc_buf pool init");
  917. status = dp_rx_desc_pool_init_be_cc(soc,
  918. rx_desc_pool,
  919. pool_id);
  920. } else {
  921. dp_info("non_rx_desc_buf_pool init");
  922. status = dp_rx_desc_pool_init_generic(soc, rx_desc_pool,
  923. pool_id);
  924. }
  925. return status;
  926. }
  927. void dp_rx_desc_pool_deinit_be(struct dp_soc *soc,
  928. struct rx_desc_pool *rx_desc_pool,
  929. uint32_t pool_id)
  930. {
  931. if (rx_desc_pool->desc_type == DP_RX_DESC_BUF_TYPE)
  932. dp_rx_desc_pool_deinit_be_cc(soc, rx_desc_pool, pool_id);
  933. }
  934. #ifdef DP_FEATURE_HW_COOKIE_CONVERSION
  935. #ifdef DP_HW_COOKIE_CONVERT_EXCEPTION
  936. QDF_STATUS dp_wbm_get_rx_desc_from_hal_desc_be(struct dp_soc *soc,
  937. void *ring_desc,
  938. struct dp_rx_desc **r_rx_desc)
  939. {
  940. if (hal_rx_wbm_get_cookie_convert_done(ring_desc)) {
  941. /* HW cookie conversion done */
  942. *r_rx_desc = (struct dp_rx_desc *)
  943. hal_rx_wbm_get_desc_va(ring_desc);
  944. } else {
  945. /* SW do cookie conversion */
  946. uint32_t cookie = HAL_RX_BUF_COOKIE_GET(ring_desc);
  947. *r_rx_desc = (struct dp_rx_desc *)
  948. dp_cc_desc_find(soc, cookie);
  949. }
  950. return QDF_STATUS_SUCCESS;
  951. }
  952. #else
  953. QDF_STATUS dp_wbm_get_rx_desc_from_hal_desc_be(struct dp_soc *soc,
  954. void *ring_desc,
  955. struct dp_rx_desc **r_rx_desc)
  956. {
  957. *r_rx_desc = (struct dp_rx_desc *)
  958. hal_rx_wbm_get_desc_va(ring_desc);
  959. return QDF_STATUS_SUCCESS;
  960. }
  961. #endif /* DP_HW_COOKIE_CONVERT_EXCEPTION */
  962. #else
  963. QDF_STATUS dp_wbm_get_rx_desc_from_hal_desc_be(struct dp_soc *soc,
  964. void *ring_desc,
  965. struct dp_rx_desc **r_rx_desc)
  966. {
  967. /* SW do cookie conversion */
  968. uint32_t cookie = HAL_RX_BUF_COOKIE_GET(ring_desc);
  969. *r_rx_desc = (struct dp_rx_desc *)
  970. dp_cc_desc_find(soc, cookie);
  971. return QDF_STATUS_SUCCESS;
  972. }
  973. #endif /* DP_FEATURE_HW_COOKIE_CONVERSION */
  974. struct dp_rx_desc *dp_rx_desc_cookie_2_va_be(struct dp_soc *soc,
  975. uint32_t cookie)
  976. {
  977. return (struct dp_rx_desc *)dp_cc_desc_find(soc, cookie);
  978. }
  979. #if defined(WLAN_FEATURE_11BE_MLO)
  980. #if defined(WLAN_MLO_MULTI_CHIP) && defined(WLAN_MCAST_MLO)
  981. #define DP_RANDOM_MAC_ID_BIT_MASK 0xC0
  982. #define DP_RANDOM_MAC_OFFSET 1
  983. #define DP_MAC_LOCAL_ADMBIT_MASK 0x2
  984. #define DP_MAC_LOCAL_ADMBIT_OFFSET 0
  985. static inline void dp_rx_dummy_src_mac(struct dp_vdev *vdev,
  986. qdf_nbuf_t nbuf)
  987. {
  988. qdf_ether_header_t *eh =
  989. (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  990. eh->ether_shost[DP_MAC_LOCAL_ADMBIT_OFFSET] =
  991. eh->ether_shost[DP_MAC_LOCAL_ADMBIT_OFFSET] |
  992. DP_MAC_LOCAL_ADMBIT_MASK;
  993. }
  994. #ifdef QCA_SUPPORT_WDS_EXTENDED
  995. static inline bool dp_rx_mlo_igmp_wds_ext_handler(struct dp_txrx_peer *peer)
  996. {
  997. return qdf_atomic_test_bit(WDS_EXT_PEER_INIT_BIT, &peer->wds_ext.init);
  998. }
  999. #else
  1000. static inline bool dp_rx_mlo_igmp_wds_ext_handler(struct dp_txrx_peer *peer)
  1001. {
  1002. return false;
  1003. }
  1004. #endif
  1005. bool dp_rx_mlo_igmp_handler(struct dp_soc *soc,
  1006. struct dp_vdev *vdev,
  1007. struct dp_txrx_peer *peer,
  1008. qdf_nbuf_t nbuf,
  1009. uint8_t link_id)
  1010. {
  1011. struct dp_vdev *mcast_primary_vdev = NULL;
  1012. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  1013. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1014. uint8_t tid = qdf_nbuf_get_tid_val(nbuf);
  1015. struct cdp_tid_rx_stats *tid_stats = &peer->vdev->pdev->stats.
  1016. tid_stats.tid_rx_wbm_stats[0][tid];
  1017. if (!(qdf_nbuf_is_ipv4_igmp_pkt(nbuf) ||
  1018. qdf_nbuf_is_ipv6_igmp_pkt(nbuf)))
  1019. return false;
  1020. if (qdf_unlikely(vdev->multipass_en)) {
  1021. if (dp_rx_multipass_process(peer, nbuf, tid) == false) {
  1022. DP_PEER_PER_PKT_STATS_INC(peer,
  1023. rx.multipass_rx_pkt_drop,
  1024. 1, link_id);
  1025. return false;
  1026. }
  1027. }
  1028. if (!peer->bss_peer) {
  1029. if (dp_rx_intrabss_mcbc_fwd(soc, peer, NULL, nbuf,
  1030. tid_stats, link_id))
  1031. dp_rx_err("forwarding failed");
  1032. }
  1033. /*
  1034. * In the case of ME6, Backhaul WDS, NAWDS
  1035. * send the igmp pkt on the same link where it received,
  1036. * as these features will use peer based tcl metadata
  1037. */
  1038. qdf_nbuf_set_next(nbuf, NULL);
  1039. if (vdev->mcast_enhancement_en || be_vdev->mcast_primary ||
  1040. peer->nawds_enabled)
  1041. goto send_pkt;
  1042. if (qdf_unlikely(dp_rx_mlo_igmp_wds_ext_handler(peer)))
  1043. goto send_pkt;
  1044. mcast_primary_vdev = dp_mlo_get_mcast_primary_vdev(be_soc, be_vdev,
  1045. DP_MOD_ID_RX);
  1046. if (!mcast_primary_vdev) {
  1047. dp_rx_debug("Non mlo vdev");
  1048. goto send_pkt;
  1049. }
  1050. if (qdf_unlikely(vdev->wrap_vdev)) {
  1051. /* In the case of qwrap repeater send the original
  1052. * packet on the interface where it received,
  1053. * packet with dummy src on the mcast primary interface.
  1054. */
  1055. qdf_nbuf_t nbuf_copy;
  1056. nbuf_copy = qdf_nbuf_copy(nbuf);
  1057. if (qdf_likely(nbuf_copy))
  1058. dp_rx_deliver_to_stack(soc, vdev, peer, nbuf_copy,
  1059. NULL);
  1060. }
  1061. dp_rx_dummy_src_mac(vdev, nbuf);
  1062. dp_rx_deliver_to_stack(mcast_primary_vdev->pdev->soc,
  1063. mcast_primary_vdev,
  1064. peer,
  1065. nbuf,
  1066. NULL);
  1067. dp_vdev_unref_delete(mcast_primary_vdev->pdev->soc,
  1068. mcast_primary_vdev,
  1069. DP_MOD_ID_RX);
  1070. return true;
  1071. send_pkt:
  1072. dp_rx_deliver_to_stack(be_vdev->vdev.pdev->soc,
  1073. &be_vdev->vdev,
  1074. peer,
  1075. nbuf,
  1076. NULL);
  1077. return true;
  1078. }
  1079. #else
  1080. bool dp_rx_mlo_igmp_handler(struct dp_soc *soc,
  1081. struct dp_vdev *vdev,
  1082. struct dp_txrx_peer *peer,
  1083. qdf_nbuf_t nbuf,
  1084. uint8_t link_id)
  1085. {
  1086. return false;
  1087. }
  1088. #endif
  1089. #endif
  1090. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  1091. uint32_t dp_rx_nf_process(struct dp_intr *int_ctx,
  1092. hal_ring_handle_t hal_ring_hdl,
  1093. uint8_t reo_ring_num,
  1094. uint32_t quota)
  1095. {
  1096. struct dp_soc *soc = int_ctx->soc;
  1097. struct dp_srng *rx_ring = &soc->reo_dest_ring[reo_ring_num];
  1098. uint32_t work_done = 0;
  1099. if (dp_srng_get_near_full_level(soc, rx_ring) <
  1100. DP_SRNG_THRESH_NEAR_FULL)
  1101. return 0;
  1102. qdf_atomic_set(&rx_ring->near_full, 1);
  1103. work_done++;
  1104. return work_done;
  1105. }
  1106. #endif
  1107. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1108. #ifdef WLAN_FEATURE_11BE_MLO
  1109. /**
  1110. * dp_rx_intrabss_fwd_mlo_allow() - check if MLO forwarding is allowed
  1111. * @ta_peer: transmitter peer handle
  1112. * @da_peer: destination peer handle
  1113. *
  1114. * Return: true - MLO forwarding case, false: not
  1115. */
  1116. static inline bool
  1117. dp_rx_intrabss_fwd_mlo_allow(struct dp_txrx_peer *ta_peer,
  1118. struct dp_txrx_peer *da_peer)
  1119. {
  1120. /* TA peer and DA peer's vdev should be partner MLO vdevs */
  1121. if (dp_peer_find_mac_addr_cmp(&ta_peer->vdev->mld_mac_addr,
  1122. &da_peer->vdev->mld_mac_addr))
  1123. return false;
  1124. return true;
  1125. }
  1126. #else
  1127. static inline bool
  1128. dp_rx_intrabss_fwd_mlo_allow(struct dp_txrx_peer *ta_peer,
  1129. struct dp_txrx_peer *da_peer)
  1130. {
  1131. return false;
  1132. }
  1133. #endif
  1134. #ifdef INTRA_BSS_FWD_OFFLOAD
  1135. /**
  1136. * dp_rx_intrabss_ucast_check_be() - Check if intrabss is allowed
  1137. * for unicast frame
  1138. * @nbuf: RX packet buffer
  1139. * @ta_peer: transmitter DP peer handle
  1140. * @rx_tlv_hdr: Rx TLV header
  1141. * @msdu_metadata: MSDU meta data info
  1142. * @params: params to be filled in
  1143. *
  1144. * Return: true - intrabss allowed
  1145. * false - not allow
  1146. */
  1147. static bool
  1148. dp_rx_intrabss_ucast_check_be(qdf_nbuf_t nbuf,
  1149. struct dp_txrx_peer *ta_peer,
  1150. uint8_t *rx_tlv_hdr,
  1151. struct hal_rx_msdu_metadata *msdu_metadata,
  1152. struct dp_be_intrabss_params *params)
  1153. {
  1154. uint8_t dest_chip_id, dest_chip_pmac_id;
  1155. struct dp_vdev_be *be_vdev =
  1156. dp_get_be_vdev_from_dp_vdev(ta_peer->vdev);
  1157. struct dp_soc_be *be_soc =
  1158. dp_get_be_soc_from_dp_soc(params->dest_soc);
  1159. uint16_t da_peer_id;
  1160. struct dp_peer *da_peer = NULL;
  1161. if (!qdf_nbuf_is_intra_bss(nbuf))
  1162. return false;
  1163. da_peer_id = HAL_RX_PEER_ID_GET(msdu_metadata);
  1164. da_peer = dp_peer_get_tgt_peer_by_id(&be_soc->soc, da_peer_id,
  1165. DP_MOD_ID_RX);
  1166. if (da_peer) {
  1167. if (da_peer->bss_peer || (da_peer->txrx_peer == ta_peer)) {
  1168. dp_peer_unref_delete(da_peer, DP_MOD_ID_RX);
  1169. return false;
  1170. }
  1171. dp_peer_unref_delete(da_peer, DP_MOD_ID_RX);
  1172. }
  1173. hal_rx_tlv_get_dest_chip_pmac_id(rx_tlv_hdr,
  1174. &dest_chip_id,
  1175. &dest_chip_pmac_id);
  1176. qdf_assert_always(dest_chip_id <= (DP_MLO_MAX_DEST_CHIP_ID - 1));
  1177. if (dest_chip_id == be_soc->mlo_chip_id) {
  1178. if (dest_chip_pmac_id == ta_peer->vdev->pdev->pdev_id)
  1179. params->tx_vdev_id = ta_peer->vdev->vdev_id;
  1180. else
  1181. params->tx_vdev_id =
  1182. be_vdev->partner_vdev_list[dest_chip_id]
  1183. [dest_chip_pmac_id];
  1184. return true;
  1185. }
  1186. params->tx_vdev_id =
  1187. be_vdev->partner_vdev_list[dest_chip_id][dest_chip_pmac_id];
  1188. params->dest_soc =
  1189. dp_mlo_get_soc_ref_by_chip_id(be_soc->ml_ctxt,
  1190. dest_chip_id);
  1191. if (!params->dest_soc)
  1192. return false;
  1193. return true;
  1194. }
  1195. #else
  1196. #ifdef WLAN_MLO_MULTI_CHIP
  1197. static bool
  1198. dp_rx_intrabss_ucast_check_be(qdf_nbuf_t nbuf,
  1199. struct dp_txrx_peer *ta_peer,
  1200. uint8_t *rx_tlv_hdr,
  1201. struct hal_rx_msdu_metadata *msdu_metadata,
  1202. struct dp_be_intrabss_params *params)
  1203. {
  1204. uint16_t da_peer_id;
  1205. struct dp_txrx_peer *da_peer;
  1206. bool ret = false;
  1207. uint8_t dest_chip_id;
  1208. dp_txrx_ref_handle txrx_ref_handle = NULL;
  1209. struct dp_vdev_be *be_vdev =
  1210. dp_get_be_vdev_from_dp_vdev(ta_peer->vdev);
  1211. struct dp_soc_be *be_soc =
  1212. dp_get_be_soc_from_dp_soc(params->dest_soc);
  1213. if (!(qdf_nbuf_is_da_valid(nbuf) || qdf_nbuf_is_da_mcbc(nbuf)))
  1214. return false;
  1215. dest_chip_id = HAL_RX_DEST_CHIP_ID_GET(msdu_metadata);
  1216. qdf_assert_always(dest_chip_id <= (DP_MLO_MAX_DEST_CHIP_ID - 1));
  1217. da_peer_id = HAL_RX_PEER_ID_GET(msdu_metadata);
  1218. /* use dest chip id when TA is MLD peer and DA is legacy */
  1219. if (be_soc->mlo_enabled &&
  1220. ta_peer->mld_peer &&
  1221. !(da_peer_id & HAL_RX_DA_IDX_ML_PEER_MASK)) {
  1222. /* validate chip_id, get a ref, and re-assign soc */
  1223. params->dest_soc =
  1224. dp_mlo_get_soc_ref_by_chip_id(be_soc->ml_ctxt,
  1225. dest_chip_id);
  1226. if (!params->dest_soc)
  1227. return false;
  1228. da_peer = dp_txrx_peer_get_ref_by_id(params->dest_soc,
  1229. da_peer_id,
  1230. &txrx_ref_handle,
  1231. DP_MOD_ID_RX);
  1232. if (!da_peer)
  1233. return false;
  1234. } else {
  1235. da_peer = dp_txrx_peer_get_ref_by_id(params->dest_soc,
  1236. da_peer_id,
  1237. &txrx_ref_handle,
  1238. DP_MOD_ID_RX);
  1239. if (!da_peer)
  1240. return false;
  1241. params->dest_soc = da_peer->vdev->pdev->soc;
  1242. if (!params->dest_soc)
  1243. goto rel_da_peer;
  1244. }
  1245. params->tx_vdev_id = da_peer->vdev->vdev_id;
  1246. /* If the source or destination peer in the isolation
  1247. * list then dont forward instead push to bridge stack.
  1248. */
  1249. if (dp_get_peer_isolation(ta_peer) ||
  1250. dp_get_peer_isolation(da_peer)) {
  1251. ret = false;
  1252. goto rel_da_peer;
  1253. }
  1254. if (da_peer->bss_peer || (da_peer == ta_peer)) {
  1255. ret = false;
  1256. goto rel_da_peer;
  1257. }
  1258. /* Same vdev, support Inra-BSS */
  1259. if (da_peer->vdev == ta_peer->vdev) {
  1260. ret = true;
  1261. goto rel_da_peer;
  1262. }
  1263. /* MLO specific Intra-BSS check */
  1264. if (dp_rx_intrabss_fwd_mlo_allow(ta_peer, da_peer)) {
  1265. /* use dest chip id for legacy dest peer */
  1266. if (!(da_peer_id & HAL_RX_DA_IDX_ML_PEER_MASK)) {
  1267. if (!(be_vdev->partner_vdev_list[dest_chip_id][0] ==
  1268. params->tx_vdev_id) &&
  1269. !(be_vdev->partner_vdev_list[dest_chip_id][1] ==
  1270. params->tx_vdev_id)) {
  1271. /*dp_soc_unref_delete(soc);*/
  1272. goto rel_da_peer;
  1273. }
  1274. }
  1275. ret = true;
  1276. }
  1277. rel_da_peer:
  1278. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX);
  1279. return ret;
  1280. }
  1281. #else
  1282. static bool
  1283. dp_rx_intrabss_ucast_check_be(qdf_nbuf_t nbuf,
  1284. struct dp_txrx_peer *ta_peer,
  1285. uint8_t *rx_tlv_hdr,
  1286. struct hal_rx_msdu_metadata *msdu_metadata,
  1287. struct dp_be_intrabss_params *params)
  1288. {
  1289. uint16_t da_peer_id;
  1290. struct dp_txrx_peer *da_peer;
  1291. bool ret = false;
  1292. dp_txrx_ref_handle txrx_ref_handle = NULL;
  1293. if (!qdf_nbuf_is_da_valid(nbuf) || qdf_nbuf_is_da_mcbc(nbuf))
  1294. return false;
  1295. da_peer_id = dp_rx_peer_metadata_peer_id_get_be(
  1296. params->dest_soc,
  1297. msdu_metadata->da_idx);
  1298. da_peer = dp_txrx_peer_get_ref_by_id(params->dest_soc, da_peer_id,
  1299. &txrx_ref_handle, DP_MOD_ID_RX);
  1300. if (!da_peer)
  1301. return false;
  1302. params->tx_vdev_id = da_peer->vdev->vdev_id;
  1303. /* If the source or destination peer in the isolation
  1304. * list then dont forward instead push to bridge stack.
  1305. */
  1306. if (dp_get_peer_isolation(ta_peer) ||
  1307. dp_get_peer_isolation(da_peer))
  1308. goto rel_da_peer;
  1309. if (da_peer->bss_peer || da_peer == ta_peer)
  1310. goto rel_da_peer;
  1311. /* Same vdev, support Inra-BSS */
  1312. if (da_peer->vdev == ta_peer->vdev) {
  1313. ret = true;
  1314. goto rel_da_peer;
  1315. }
  1316. /* MLO specific Intra-BSS check */
  1317. if (dp_rx_intrabss_fwd_mlo_allow(ta_peer, da_peer)) {
  1318. ret = true;
  1319. goto rel_da_peer;
  1320. }
  1321. rel_da_peer:
  1322. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX);
  1323. return ret;
  1324. }
  1325. #endif /* WLAN_MLO_MULTI_CHIP */
  1326. #endif /* INTRA_BSS_FWD_OFFLOAD */
  1327. #if defined(QCA_MONITOR_2_0_SUPPORT) || defined(CONFIG_WORD_BASED_TLV)
  1328. void dp_rx_word_mask_subscribe_be(struct dp_soc *soc,
  1329. uint32_t *msg_word,
  1330. void *rx_filter)
  1331. {
  1332. struct htt_rx_ring_tlv_filter *tlv_filter =
  1333. (struct htt_rx_ring_tlv_filter *)rx_filter;
  1334. if (!msg_word || !tlv_filter)
  1335. return;
  1336. /* tlv_filter->enable is set to 1 for monitor rings */
  1337. if (tlv_filter->enable)
  1338. return;
  1339. /* if word mask is zero, FW will set the default values */
  1340. if (!(tlv_filter->rx_mpdu_start_wmask > 0 &&
  1341. tlv_filter->rx_msdu_end_wmask > 0)) {
  1342. return;
  1343. }
  1344. HTT_RX_RING_SELECTION_CFG_WORD_MASK_COMPACTION_ENABLE_SET(*msg_word, 1);
  1345. /* word 14 */
  1346. msg_word += 3;
  1347. *msg_word = 0;
  1348. HTT_RX_RING_SELECTION_CFG_RX_MPDU_START_WORD_MASK_SET(
  1349. *msg_word,
  1350. tlv_filter->rx_mpdu_start_wmask);
  1351. /* word 15 */
  1352. msg_word++;
  1353. *msg_word = 0;
  1354. HTT_RX_RING_SELECTION_CFG_RX_MSDU_END_WORD_MASK_SET(
  1355. *msg_word,
  1356. tlv_filter->rx_msdu_end_wmask);
  1357. }
  1358. #else
  1359. void dp_rx_word_mask_subscribe_be(struct dp_soc *soc,
  1360. uint32_t *msg_word,
  1361. void *rx_filter)
  1362. {
  1363. }
  1364. #endif
  1365. #if defined(WLAN_MCAST_MLO) && defined(CONFIG_MLO_SINGLE_DEV)
  1366. static inline
  1367. bool dp_rx_intrabss_mlo_mcbc_fwd(struct dp_soc *soc, struct dp_vdev *vdev,
  1368. qdf_nbuf_t nbuf_copy)
  1369. {
  1370. struct dp_vdev *mcast_primary_vdev = NULL;
  1371. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  1372. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1373. struct cdp_tx_exception_metadata tx_exc_metadata = {0};
  1374. if (!vdev->mlo_vdev)
  1375. return false;
  1376. tx_exc_metadata.is_mlo_mcast = 1;
  1377. mcast_primary_vdev = dp_mlo_get_mcast_primary_vdev(be_soc,
  1378. be_vdev,
  1379. DP_MOD_ID_RX);
  1380. if (!mcast_primary_vdev)
  1381. return false;
  1382. nbuf_copy = dp_tx_send_exception((struct cdp_soc_t *)
  1383. mcast_primary_vdev->pdev->soc,
  1384. mcast_primary_vdev->vdev_id,
  1385. nbuf_copy, &tx_exc_metadata);
  1386. if (nbuf_copy)
  1387. qdf_nbuf_free(nbuf_copy);
  1388. dp_vdev_unref_delete(mcast_primary_vdev->pdev->soc,
  1389. mcast_primary_vdev, DP_MOD_ID_RX);
  1390. return true;
  1391. }
  1392. #else
  1393. static inline
  1394. bool dp_rx_intrabss_mlo_mcbc_fwd(struct dp_soc *soc, struct dp_vdev *vdev,
  1395. qdf_nbuf_t nbuf_copy)
  1396. {
  1397. return false;
  1398. }
  1399. #endif
  1400. bool
  1401. dp_rx_intrabss_mcast_handler_be(struct dp_soc *soc,
  1402. struct dp_txrx_peer *ta_txrx_peer,
  1403. qdf_nbuf_t nbuf_copy,
  1404. struct cdp_tid_rx_stats *tid_stats,
  1405. uint8_t link_id)
  1406. {
  1407. if (qdf_unlikely(ta_txrx_peer->vdev->nawds_enabled)) {
  1408. struct cdp_tx_exception_metadata tx_exc_metadata = {0};
  1409. uint16_t len = QDF_NBUF_CB_RX_PKT_LEN(nbuf_copy);
  1410. tx_exc_metadata.peer_id = ta_txrx_peer->peer_id;
  1411. tx_exc_metadata.is_intrabss_fwd = 1;
  1412. tx_exc_metadata.tid = HTT_TX_EXT_TID_INVALID;
  1413. if (dp_tx_send_exception((struct cdp_soc_t *)soc,
  1414. ta_txrx_peer->vdev->vdev_id,
  1415. nbuf_copy,
  1416. &tx_exc_metadata)) {
  1417. DP_PEER_PER_PKT_STATS_INC_PKT(ta_txrx_peer,
  1418. rx.intra_bss.fail, 1,
  1419. len, link_id);
  1420. tid_stats->fail_cnt[INTRABSS_DROP]++;
  1421. qdf_nbuf_free(nbuf_copy);
  1422. } else {
  1423. DP_PEER_PER_PKT_STATS_INC_PKT(ta_txrx_peer,
  1424. rx.intra_bss.pkts, 1,
  1425. len, link_id);
  1426. tid_stats->intrabss_cnt++;
  1427. }
  1428. return true;
  1429. }
  1430. if (dp_rx_intrabss_mlo_mcbc_fwd(soc, ta_txrx_peer->vdev,
  1431. nbuf_copy))
  1432. return true;
  1433. return false;
  1434. }
  1435. bool dp_rx_intrabss_fwd_be(struct dp_soc *soc, struct dp_txrx_peer *ta_peer,
  1436. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf,
  1437. uint8_t link_id)
  1438. {
  1439. uint8_t tid = qdf_nbuf_get_tid_val(nbuf);
  1440. uint8_t ring_id = QDF_NBUF_CB_RX_CTX_ID(nbuf);
  1441. struct cdp_tid_rx_stats *tid_stats = &ta_peer->vdev->pdev->stats.
  1442. tid_stats.tid_rx_stats[ring_id][tid];
  1443. bool ret = false;
  1444. struct dp_be_intrabss_params params;
  1445. struct hal_rx_msdu_metadata msdu_metadata;
  1446. /* if it is a broadcast pkt (eg: ARP) and it is not its own
  1447. * source, then clone the pkt and send the cloned pkt for
  1448. * intra BSS forwarding and original pkt up the network stack
  1449. * Note: how do we handle multicast pkts. do we forward
  1450. * all multicast pkts as is or let a higher layer module
  1451. * like igmpsnoop decide whether to forward or not with
  1452. * Mcast enhancement.
  1453. */
  1454. if (qdf_nbuf_is_da_mcbc(nbuf) && !ta_peer->bss_peer) {
  1455. return dp_rx_intrabss_mcbc_fwd(soc, ta_peer, rx_tlv_hdr,
  1456. nbuf, tid_stats, link_id);
  1457. }
  1458. if (dp_rx_intrabss_eapol_drop_check(soc, ta_peer, rx_tlv_hdr,
  1459. nbuf))
  1460. return true;
  1461. hal_rx_msdu_packet_metadata_get_generic_be(rx_tlv_hdr, &msdu_metadata);
  1462. params.dest_soc = soc;
  1463. if (dp_rx_intrabss_ucast_check_be(nbuf, ta_peer, rx_tlv_hdr,
  1464. &msdu_metadata, &params)) {
  1465. ret = dp_rx_intrabss_ucast_fwd(params.dest_soc, ta_peer,
  1466. params.tx_vdev_id,
  1467. rx_tlv_hdr, nbuf, tid_stats,
  1468. link_id);
  1469. }
  1470. return ret;
  1471. }
  1472. #endif
  1473. bool dp_rx_chain_msdus_be(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1474. uint8_t *rx_tlv_hdr, uint8_t mac_id)
  1475. {
  1476. bool mpdu_done = false;
  1477. qdf_nbuf_t curr_nbuf = NULL;
  1478. qdf_nbuf_t tmp_nbuf = NULL;
  1479. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  1480. if (!dp_pdev) {
  1481. dp_rx_debug("%pK: pdev is null for mac_id = %d", soc, mac_id);
  1482. return mpdu_done;
  1483. }
  1484. /* if invalid peer SG list has max values free the buffers in list
  1485. * and treat current buffer as start of list
  1486. *
  1487. * current logic to detect the last buffer from attn_tlv is not reliable
  1488. * in OFDMA UL scenario hence add max buffers check to avoid list pile
  1489. * up
  1490. */
  1491. if (!dp_pdev->first_nbuf ||
  1492. (dp_pdev->invalid_peer_head_msdu &&
  1493. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST
  1494. (dp_pdev->invalid_peer_head_msdu) >= DP_MAX_INVALID_BUFFERS)) {
  1495. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  1496. dp_pdev->first_nbuf = true;
  1497. /* If the new nbuf received is the first msdu of the
  1498. * amsdu and there are msdus in the invalid peer msdu
  1499. * list, then let us free all the msdus of the invalid
  1500. * peer msdu list.
  1501. * This scenario can happen when we start receiving
  1502. * new a-msdu even before the previous a-msdu is completely
  1503. * received.
  1504. */
  1505. curr_nbuf = dp_pdev->invalid_peer_head_msdu;
  1506. while (curr_nbuf) {
  1507. tmp_nbuf = curr_nbuf->next;
  1508. dp_rx_nbuf_free(curr_nbuf);
  1509. curr_nbuf = tmp_nbuf;
  1510. }
  1511. dp_pdev->invalid_peer_head_msdu = NULL;
  1512. dp_pdev->invalid_peer_tail_msdu = NULL;
  1513. dp_monitor_get_mpdu_status(dp_pdev, soc, rx_tlv_hdr);
  1514. }
  1515. if (qdf_nbuf_is_rx_chfrag_end(nbuf) &&
  1516. hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1517. qdf_assert_always(dp_pdev->first_nbuf);
  1518. dp_pdev->first_nbuf = false;
  1519. mpdu_done = true;
  1520. }
  1521. /*
  1522. * For MCL, invalid_peer_head_msdu and invalid_peer_tail_msdu
  1523. * should be NULL here, add the checking for debugging purpose
  1524. * in case some corner case.
  1525. */
  1526. DP_PDEV_INVALID_PEER_MSDU_CHECK(dp_pdev->invalid_peer_head_msdu,
  1527. dp_pdev->invalid_peer_tail_msdu);
  1528. DP_RX_LIST_APPEND(dp_pdev->invalid_peer_head_msdu,
  1529. dp_pdev->invalid_peer_tail_msdu,
  1530. nbuf);
  1531. return mpdu_done;
  1532. }
  1533. qdf_nbuf_t
  1534. dp_rx_wbm_err_reap_desc_be(struct dp_intr *int_ctx, struct dp_soc *soc,
  1535. hal_ring_handle_t hal_ring_hdl, uint32_t quota,
  1536. uint32_t *rx_bufs_used)
  1537. {
  1538. hal_ring_desc_t ring_desc;
  1539. hal_soc_handle_t hal_soc;
  1540. struct dp_rx_desc *rx_desc;
  1541. union dp_rx_desc_list_elem_t
  1542. *head[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT] = { { NULL } };
  1543. union dp_rx_desc_list_elem_t
  1544. *tail[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT] = { { NULL } };
  1545. uint32_t rx_bufs_reaped[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT] = { { 0 } };
  1546. uint8_t buf_type;
  1547. uint8_t mac_id;
  1548. struct dp_srng *dp_rxdma_srng;
  1549. struct rx_desc_pool *rx_desc_pool;
  1550. qdf_nbuf_t nbuf_head = NULL;
  1551. qdf_nbuf_t nbuf_tail = NULL;
  1552. qdf_nbuf_t nbuf;
  1553. struct hal_wbm_err_desc_info wbm_err_info = { 0 };
  1554. uint8_t msdu_continuation = 0;
  1555. bool process_sg_buf = false;
  1556. uint32_t wbm_err_src;
  1557. QDF_STATUS status;
  1558. struct dp_soc *replenish_soc;
  1559. uint8_t chip_id;
  1560. struct hal_rx_mpdu_desc_info mpdu_desc_info = { 0 };
  1561. qdf_assert(soc && hal_ring_hdl);
  1562. hal_soc = soc->hal_soc;
  1563. qdf_assert(hal_soc);
  1564. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  1565. /* TODO */
  1566. /*
  1567. * Need API to convert from hal_ring pointer to
  1568. * Ring Type / Ring Id combo
  1569. */
  1570. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK",
  1571. soc, hal_ring_hdl);
  1572. goto done;
  1573. }
  1574. while (qdf_likely(quota)) {
  1575. ring_desc = hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  1576. if (qdf_unlikely(!ring_desc))
  1577. break;
  1578. /* XXX */
  1579. buf_type = HAL_RX_WBM_BUF_TYPE_GET(ring_desc);
  1580. /*
  1581. * For WBM ring, expect only MSDU buffers
  1582. */
  1583. qdf_assert_always(buf_type == HAL_RX_WBM_BUF_TYPE_REL_BUF);
  1584. wbm_err_src = hal_rx_wbm_err_src_get(hal_soc, ring_desc);
  1585. qdf_assert((wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) ||
  1586. (wbm_err_src == HAL_RX_WBM_ERR_SRC_REO));
  1587. if (soc->arch_ops.dp_wbm_get_rx_desc_from_hal_desc(soc,
  1588. ring_desc,
  1589. &rx_desc)) {
  1590. dp_rx_err_err("get rx desc from hal_desc failed");
  1591. continue;
  1592. }
  1593. qdf_assert_always(rx_desc);
  1594. if (!dp_rx_desc_check_magic(rx_desc)) {
  1595. dp_rx_err_err("%pk: Invalid rx_desc %pk",
  1596. soc, rx_desc);
  1597. continue;
  1598. }
  1599. /*
  1600. * this is a unlikely scenario where the host is reaping
  1601. * a descriptor which it already reaped just a while ago
  1602. * but is yet to replenish it back to HW.
  1603. * In this case host will dump the last 128 descriptors
  1604. * including the software descriptor rx_desc and assert.
  1605. */
  1606. if (qdf_unlikely(!rx_desc->in_use)) {
  1607. DP_STATS_INC(soc, rx.err.hal_wbm_rel_dup, 1);
  1608. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  1609. ring_desc, rx_desc);
  1610. continue;
  1611. }
  1612. hal_rx_wbm_err_info_get(ring_desc, &wbm_err_info, hal_soc);
  1613. nbuf = rx_desc->nbuf;
  1614. status = dp_rx_wbm_desc_nbuf_sanity_check(soc, hal_ring_hdl,
  1615. ring_desc, rx_desc);
  1616. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  1617. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1618. dp_info_rl("Rx error Nbuf %pk sanity check failure!",
  1619. nbuf);
  1620. rx_desc->in_err_state = 1;
  1621. rx_desc->unmapped = 1;
  1622. rx_bufs_reaped[rx_desc->chip_id][rx_desc->pool_id]++;
  1623. dp_rx_add_to_free_desc_list(
  1624. &head[rx_desc->chip_id][rx_desc->pool_id],
  1625. &tail[rx_desc->chip_id][rx_desc->pool_id],
  1626. rx_desc);
  1627. continue;
  1628. }
  1629. /* Get MPDU DESC info */
  1630. hal_rx_mpdu_desc_info_get(hal_soc, ring_desc, &mpdu_desc_info);
  1631. if (qdf_likely(mpdu_desc_info.mpdu_flags &
  1632. HAL_MPDU_F_QOS_CONTROL_VALID))
  1633. qdf_nbuf_set_tid_val(rx_desc->nbuf, mpdu_desc_info.tid);
  1634. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  1635. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1636. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  1637. rx_desc->unmapped = 1;
  1638. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1639. if (qdf_unlikely(
  1640. soc->wbm_release_desc_rx_sg_support &&
  1641. dp_rx_is_sg_formation_required(&wbm_err_info))) {
  1642. /* SG is detected from continuation bit */
  1643. msdu_continuation =
  1644. hal_rx_wbm_err_msdu_continuation_get(hal_soc,
  1645. ring_desc);
  1646. if (msdu_continuation &&
  1647. !(soc->wbm_sg_param.wbm_is_first_msdu_in_sg)) {
  1648. /* Update length from first buffer in SG */
  1649. soc->wbm_sg_param.wbm_sg_desc_msdu_len =
  1650. hal_rx_msdu_start_msdu_len_get(
  1651. soc->hal_soc,
  1652. qdf_nbuf_data(nbuf));
  1653. soc->wbm_sg_param.wbm_is_first_msdu_in_sg =
  1654. true;
  1655. }
  1656. if (msdu_continuation) {
  1657. /* MSDU continued packets */
  1658. qdf_nbuf_set_rx_chfrag_cont(nbuf, 1);
  1659. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  1660. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  1661. } else {
  1662. /* This is the terminal packet in SG */
  1663. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  1664. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  1665. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  1666. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  1667. process_sg_buf = true;
  1668. }
  1669. }
  1670. /*
  1671. * save the wbm desc info in nbuf TLV. We will need this
  1672. * info when we do the actual nbuf processing
  1673. */
  1674. wbm_err_info.pool_id = rx_desc->pool_id;
  1675. hal_rx_priv_info_set_in_tlv(soc->hal_soc,
  1676. qdf_nbuf_data(nbuf),
  1677. (uint8_t *)&wbm_err_info,
  1678. sizeof(wbm_err_info));
  1679. dp_rx_err_tlv_invalidate(soc, nbuf);
  1680. rx_bufs_reaped[rx_desc->chip_id][rx_desc->pool_id]++;
  1681. if (qdf_nbuf_is_rx_chfrag_cont(nbuf) || process_sg_buf) {
  1682. DP_RX_LIST_APPEND(soc->wbm_sg_param.wbm_sg_nbuf_head,
  1683. soc->wbm_sg_param.wbm_sg_nbuf_tail,
  1684. nbuf);
  1685. if (process_sg_buf) {
  1686. if (!dp_rx_buffer_pool_refill(
  1687. soc,
  1688. soc->wbm_sg_param.wbm_sg_nbuf_head,
  1689. rx_desc->pool_id))
  1690. DP_RX_MERGE_TWO_LIST(
  1691. nbuf_head, nbuf_tail,
  1692. soc->wbm_sg_param.wbm_sg_nbuf_head,
  1693. soc->wbm_sg_param.wbm_sg_nbuf_tail);
  1694. dp_rx_wbm_sg_list_last_msdu_war(soc);
  1695. dp_rx_wbm_sg_list_reset(soc);
  1696. process_sg_buf = false;
  1697. }
  1698. } else if (!dp_rx_buffer_pool_refill(soc, nbuf,
  1699. rx_desc->pool_id)) {
  1700. DP_RX_LIST_APPEND(nbuf_head, nbuf_tail, nbuf);
  1701. }
  1702. dp_rx_add_to_free_desc_list
  1703. (&head[rx_desc->chip_id][rx_desc->pool_id],
  1704. &tail[rx_desc->chip_id][rx_desc->pool_id], rx_desc);
  1705. /*
  1706. * if continuation bit is set then we have MSDU spread
  1707. * across multiple buffers, let us not decrement quota
  1708. * till we reap all buffers of that MSDU.
  1709. */
  1710. if (qdf_likely(!msdu_continuation))
  1711. quota -= 1;
  1712. }
  1713. done:
  1714. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  1715. for (chip_id = 0; chip_id < WLAN_MAX_MLO_CHIPS; chip_id++) {
  1716. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  1717. /*
  1718. * continue with next mac_id if no pkts were reaped
  1719. * from that pool
  1720. */
  1721. if (!rx_bufs_reaped[chip_id][mac_id])
  1722. continue;
  1723. replenish_soc =
  1724. soc->arch_ops.dp_rx_replenish_soc_get(soc, chip_id);
  1725. dp_rxdma_srng =
  1726. &replenish_soc->rx_refill_buf_ring[mac_id];
  1727. rx_desc_pool = &replenish_soc->rx_desc_buf[mac_id];
  1728. dp_rx_buffers_replenish(replenish_soc, mac_id,
  1729. dp_rxdma_srng,
  1730. rx_desc_pool,
  1731. rx_bufs_reaped[chip_id][mac_id],
  1732. &head[chip_id][mac_id],
  1733. &tail[chip_id][mac_id], false);
  1734. *rx_bufs_used += rx_bufs_reaped[chip_id][mac_id];
  1735. }
  1736. }
  1737. return nbuf_head;
  1738. }
  1739. QDF_STATUS
  1740. dp_rx_null_q_desc_handle_be(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1741. uint8_t *rx_tlv_hdr, uint8_t pool_id,
  1742. struct dp_txrx_peer *txrx_peer,
  1743. bool is_reo_exception,
  1744. uint8_t link_id)
  1745. {
  1746. uint32_t pkt_len;
  1747. uint16_t msdu_len;
  1748. struct dp_vdev *vdev;
  1749. uint8_t tid;
  1750. qdf_ether_header_t *eh;
  1751. struct hal_rx_msdu_metadata msdu_metadata;
  1752. uint16_t sa_idx = 0;
  1753. bool is_eapol = 0;
  1754. bool enh_flag;
  1755. qdf_nbuf_set_rx_chfrag_start(
  1756. nbuf,
  1757. hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1758. rx_tlv_hdr));
  1759. qdf_nbuf_set_rx_chfrag_end(nbuf,
  1760. hal_rx_msdu_end_last_msdu_get(soc->hal_soc,
  1761. rx_tlv_hdr));
  1762. qdf_nbuf_set_da_mcbc(nbuf, hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1763. rx_tlv_hdr));
  1764. qdf_nbuf_set_da_valid(nbuf,
  1765. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  1766. rx_tlv_hdr));
  1767. qdf_nbuf_set_sa_valid(nbuf,
  1768. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  1769. rx_tlv_hdr));
  1770. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1771. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1772. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1773. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1774. if (dp_rx_check_pkt_len(soc, pkt_len))
  1775. goto drop_nbuf;
  1776. /* Set length in nbuf */
  1777. qdf_nbuf_set_pktlen(
  1778. nbuf, qdf_min(pkt_len, (uint32_t)RX_DATA_BUFFER_SIZE));
  1779. qdf_assert_always(nbuf->data == rx_tlv_hdr);
  1780. }
  1781. /*
  1782. * Check if DMA completed -- msdu_done is the last bit
  1783. * to be written
  1784. */
  1785. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1786. dp_err_rl("MSDU DONE failure");
  1787. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1788. QDF_TRACE_LEVEL_INFO);
  1789. qdf_assert(0);
  1790. }
  1791. if (!txrx_peer &&
  1792. dp_rx_null_q_handle_invalid_peer_id_exception(soc, pool_id,
  1793. rx_tlv_hdr, nbuf))
  1794. return QDF_STATUS_E_FAILURE;
  1795. if (!txrx_peer) {
  1796. bool mpdu_done = false;
  1797. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  1798. if (!pdev) {
  1799. dp_err_rl("pdev is null for pool_id = %d", pool_id);
  1800. return QDF_STATUS_E_FAILURE;
  1801. }
  1802. dp_err_rl("txrx_peer is NULL");
  1803. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1804. qdf_nbuf_len(nbuf));
  1805. /* QCN9000 has the support enabled */
  1806. if (qdf_unlikely(soc->wbm_release_desc_rx_sg_support)) {
  1807. mpdu_done = true;
  1808. nbuf->next = NULL;
  1809. /* Trigger invalid peer handler wrapper */
  1810. dp_rx_process_invalid_peer_wrapper(soc,
  1811. nbuf,
  1812. mpdu_done,
  1813. pool_id);
  1814. } else {
  1815. mpdu_done = soc->arch_ops.dp_rx_chain_msdus(soc, nbuf,
  1816. rx_tlv_hdr,
  1817. pool_id);
  1818. /* Trigger invalid peer handler wrapper */
  1819. dp_rx_process_invalid_peer_wrapper(
  1820. soc,
  1821. pdev->invalid_peer_head_msdu,
  1822. mpdu_done, pool_id);
  1823. }
  1824. if (mpdu_done) {
  1825. pdev->invalid_peer_head_msdu = NULL;
  1826. pdev->invalid_peer_tail_msdu = NULL;
  1827. }
  1828. return QDF_STATUS_E_FAILURE;
  1829. }
  1830. vdev = txrx_peer->vdev;
  1831. if (!vdev) {
  1832. dp_err_rl("Null vdev!");
  1833. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1834. goto drop_nbuf;
  1835. }
  1836. /*
  1837. * Advance the packet start pointer by total size of
  1838. * pre-header TLV's
  1839. */
  1840. if (qdf_nbuf_is_frag(nbuf))
  1841. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1842. else
  1843. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1844. soc->rx_pkt_tlv_size));
  1845. DP_STATS_INC_PKT(vdev, rx_i.null_q_desc_pkt, 1, qdf_nbuf_len(nbuf));
  1846. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1847. if (dp_rx_err_drop_3addr_mcast(vdev, rx_tlv_hdr)) {
  1848. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.mcast_3addr_drop, 1,
  1849. link_id);
  1850. goto drop_nbuf;
  1851. }
  1852. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  1853. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  1854. if ((sa_idx < 0) ||
  1855. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  1856. DP_STATS_INC(soc, rx.err.invalid_sa_da_idx, 1);
  1857. goto drop_nbuf;
  1858. }
  1859. }
  1860. if ((!soc->mec_fw_offload) &&
  1861. dp_rx_mcast_echo_check(soc, txrx_peer, rx_tlv_hdr, nbuf)) {
  1862. /* this is a looped back MCBC pkt, drop it */
  1863. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  1864. qdf_nbuf_len(nbuf), link_id);
  1865. goto drop_nbuf;
  1866. }
  1867. /*
  1868. * In qwrap mode if the received packet matches with any of the vdev
  1869. * mac addresses, drop it. Donot receive multicast packets originated
  1870. * from any proxysta.
  1871. */
  1872. if (check_qwrap_multicast_loopback(vdev, nbuf)) {
  1873. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  1874. qdf_nbuf_len(nbuf), link_id);
  1875. goto drop_nbuf;
  1876. }
  1877. if (qdf_unlikely(txrx_peer->nawds_enabled &&
  1878. hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1879. rx_tlv_hdr))) {
  1880. dp_err_rl("free buffer for multicast packet");
  1881. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.nawds_mcast_drop, 1,
  1882. link_id);
  1883. goto drop_nbuf;
  1884. }
  1885. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, txrx_peer)) {
  1886. dp_err_rl("mcast Policy Check Drop pkt");
  1887. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.policy_check_drop, 1,
  1888. link_id);
  1889. goto drop_nbuf;
  1890. }
  1891. /* WDS Source Port Learning */
  1892. if (!soc->ast_offload_support &&
  1893. qdf_likely(vdev->rx_decap_type == htt_cmn_pkt_type_ethernet &&
  1894. vdev->wds_enabled))
  1895. dp_rx_wds_srcport_learn(soc, rx_tlv_hdr, txrx_peer, nbuf,
  1896. msdu_metadata);
  1897. if (hal_rx_is_unicast(soc->hal_soc, rx_tlv_hdr)) {
  1898. struct dp_peer *peer;
  1899. struct dp_rx_tid *rx_tid;
  1900. tid = hal_rx_tid_get(soc->hal_soc, rx_tlv_hdr);
  1901. peer = dp_peer_get_ref_by_id(soc, txrx_peer->peer_id,
  1902. DP_MOD_ID_RX_ERR);
  1903. if (peer) {
  1904. rx_tid = &peer->rx_tid[tid];
  1905. qdf_spin_lock_bh(&rx_tid->tid_lock);
  1906. if (!peer->rx_tid[tid].hw_qdesc_vaddr_unaligned)
  1907. dp_rx_tid_setup_wifi3(peer, tid, 1,
  1908. IEEE80211_SEQ_MAX);
  1909. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  1910. /* IEEE80211_SEQ_MAX indicates invalid start_seq */
  1911. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  1912. }
  1913. }
  1914. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1915. if (!txrx_peer->authorize) {
  1916. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf) ||
  1917. qdf_nbuf_is_ipv4_wapi_pkt(nbuf);
  1918. if (is_eapol) {
  1919. if (!dp_rx_err_match_dhost(eh, vdev))
  1920. goto drop_nbuf;
  1921. } else {
  1922. goto drop_nbuf;
  1923. }
  1924. }
  1925. /*
  1926. * Drop packets in this path if cce_match is found. Packets will come
  1927. * in following path depending on whether tidQ is setup.
  1928. * 1. If tidQ is setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE and
  1929. * cce_match = 1
  1930. * Packets with WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE are already
  1931. * dropped.
  1932. * 2. If tidQ is not setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ERROR and
  1933. * cce_match = 1
  1934. * These packets need to be dropped and should not get delivered
  1935. * to stack.
  1936. */
  1937. if (qdf_unlikely(dp_rx_err_cce_drop(soc, vdev, nbuf, rx_tlv_hdr)))
  1938. goto drop_nbuf;
  1939. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1940. qdf_nbuf_set_next(nbuf, NULL);
  1941. dp_rx_deliver_raw(vdev, nbuf, txrx_peer, link_id);
  1942. } else {
  1943. enh_flag = vdev->pdev->enhanced_stats_en;
  1944. qdf_nbuf_set_next(nbuf, NULL);
  1945. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1, qdf_nbuf_len(nbuf),
  1946. enh_flag);
  1947. /*
  1948. * Update the protocol tag in SKB based on
  1949. * CCE metadata
  1950. */
  1951. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1952. EXCEPTION_DEST_RING_ID,
  1953. true, true);
  1954. /* Update the flow tag in SKB based on FSE metadata */
  1955. dp_rx_update_flow_tag(soc, vdev, nbuf,
  1956. rx_tlv_hdr, true);
  1957. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(
  1958. soc->hal_soc, rx_tlv_hdr) &&
  1959. (vdev->rx_decap_type ==
  1960. htt_cmn_pkt_type_ethernet))) {
  1961. DP_PEER_MC_INCC_PKT(txrx_peer, 1, qdf_nbuf_len(nbuf),
  1962. enh_flag, link_id);
  1963. if (QDF_IS_ADDR_BROADCAST(eh->ether_dhost))
  1964. DP_PEER_BC_INCC_PKT(txrx_peer, 1,
  1965. qdf_nbuf_len(nbuf),
  1966. enh_flag,
  1967. link_id);
  1968. } else {
  1969. DP_PEER_UC_INCC_PKT(txrx_peer, 1,
  1970. qdf_nbuf_len(nbuf),
  1971. enh_flag,
  1972. link_id);
  1973. }
  1974. qdf_nbuf_set_exc_frame(nbuf, 1);
  1975. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf, NULL,
  1976. is_eapol);
  1977. }
  1978. return QDF_STATUS_SUCCESS;
  1979. drop_nbuf:
  1980. dp_rx_nbuf_free(nbuf);
  1981. return QDF_STATUS_E_FAILURE;
  1982. }