dp_main.c 249 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738773977407741774277437744774577467747774877497750775177527753775477557756775777587759776077617762776377647765776677677768776977707771777277737774777577767777777877797780778177827783778477857786778777887789779077917792779377947795779677977798779978007801780278037804780578067807780878097810781178127813781478157816781778187819782078217822782378247825782678277828782978307831783278337834783578367837783878397840784178427843784478457846784778487849785078517852785378547855785678577858785978607861786278637864786578667867786878697870787178727873787478757876787778787879788078817882788378847885788678877888788978907891789278937894789578967897789878997900790179027903790479057906790779087909791079117912791379147915791679177918791979207921792279237924792579267927792879297930793179327933793479357936793779387939794079417942794379447945794679477948794979507951795279537954795579567957795879597960796179627963796479657966796779687969797079717972797379747975797679777978797979807981798279837984798579867987798879897990799179927993799479957996799779987999800080018002800380048005800680078008800980108011801280138014801580168017801880198020802180228023802480258026802780288029803080318032803380348035803680378038803980408041804280438044804580468047804880498050805180528053805480558056805780588059806080618062806380648065806680678068806980708071807280738074807580768077807880798080808180828083808480858086808780888089809080918092809380948095809680978098809981008101810281038104810581068107810881098110811181128113811481158116811781188119812081218122812381248125812681278128812981308131813281338134813581368137813881398140814181428143814481458146814781488149815081518152815381548155815681578158815981608161816281638164816581668167816881698170817181728173817481758176817781788179818081818182818381848185818681878188818981908191819281938194819581968197819881998200820182028203820482058206820782088209821082118212821382148215821682178218821982208221822282238224822582268227822882298230823182328233823482358236823782388239824082418242824382448245824682478248824982508251825282538254825582568257825882598260826182628263826482658266826782688269827082718272827382748275827682778278827982808281828282838284828582868287828882898290829182928293829482958296829782988299830083018302830383048305830683078308830983108311831283138314831583168317831883198320832183228323832483258326832783288329833083318332833383348335833683378338833983408341834283438344834583468347834883498350835183528353835483558356835783588359836083618362836383648365836683678368836983708371837283738374837583768377837883798380838183828383838483858386838783888389839083918392839383948395839683978398839984008401840284038404840584068407840884098410841184128413841484158416841784188419842084218422842384248425842684278428842984308431843284338434843584368437843884398440844184428443844484458446844784488449845084518452845384548455845684578458845984608461846284638464846584668467846884698470847184728473847484758476847784788479848084818482848384848485848684878488848984908491849284938494849584968497849884998500850185028503850485058506850785088509851085118512851385148515851685178518851985208521852285238524852585268527852885298530853185328533853485358536853785388539854085418542854385448545854685478548854985508551855285538554855585568557855885598560856185628563856485658566856785688569857085718572857385748575857685778578857985808581858285838584858585868587858885898590859185928593859485958596859785988599860086018602860386048605860686078608860986108611861286138614861586168617861886198620862186228623862486258626862786288629863086318632863386348635863686378638863986408641864286438644864586468647864886498650865186528653865486558656865786588659866086618662866386648665866686678668866986708671867286738674867586768677867886798680868186828683868486858686868786888689869086918692869386948695869686978698869987008701870287038704870587068707870887098710871187128713871487158716871787188719872087218722872387248725872687278728872987308731873287338734873587368737873887398740874187428743874487458746874787488749875087518752875387548755875687578758875987608761876287638764876587668767876887698770877187728773877487758776877787788779878087818782878387848785878687878788878987908791879287938794879587968797879887998800880188028803880488058806880788088809881088118812881388148815881688178818881988208821882288238824882588268827882888298830883188328833883488358836883788388839884088418842884388448845884688478848884988508851885288538854885588568857885888598860886188628863886488658866886788688869887088718872887388748875887688778878887988808881888288838884888588868887888888898890889188928893889488958896889788988899890089018902890389048905890689078908890989108911891289138914891589168917891889198920892189228923892489258926892789288929893089318932893389348935893689378938893989408941894289438944894589468947894889498950895189528953895489558956895789588959896089618962896389648965896689678968896989708971897289738974897589768977897889798980898189828983898489858986898789888989899089918992899389948995899689978998899990009001900290039004900590069007900890099010
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #include <cdp_txrx_handle.h>
  36. #include <wlan_cfg.h>
  37. #include "cdp_txrx_cmn_struct.h"
  38. #include "cdp_txrx_stats_struct.h"
  39. #include "cdp_txrx_cmn_reg.h"
  40. #include <qdf_util.h>
  41. #include "dp_peer.h"
  42. #include "dp_rx_mon.h"
  43. #include "htt_stats.h"
  44. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  45. #include "cfg_ucfg_api.h"
  46. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  47. #include "cdp_txrx_flow_ctrl_v2.h"
  48. #else
  49. static inline void
  50. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  51. {
  52. return;
  53. }
  54. #endif
  55. #include "dp_ipa.h"
  56. #include "dp_cal_client_api.h"
  57. #ifdef CONFIG_MCL
  58. extern int con_mode_monitor;
  59. #ifndef REMOVE_PKT_LOG
  60. #include <pktlog_ac_api.h>
  61. #include <pktlog_ac.h>
  62. #endif
  63. #endif
  64. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  65. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  66. uint8_t *peer_mac_addr,
  67. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  68. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  69. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  70. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  71. #define DP_INTR_POLL_TIMER_MS 10
  72. #define DP_WDS_AGING_TIMER_DEFAULT_MS 120000
  73. #define DP_MCS_LENGTH (6*MAX_MCS)
  74. #define DP_NSS_LENGTH (6*SS_COUNT)
  75. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  76. #define DP_MAX_INT_CONTEXTS_STRING_LENGTH (6 * WLAN_CFG_INT_NUM_CONTEXTS)
  77. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  78. #define DP_MAX_MCS_STRING_LEN 30
  79. #define DP_CURR_FW_STATS_AVAIL 19
  80. #define DP_HTT_DBG_EXT_STATS_MAX 256
  81. #define DP_MAX_SLEEP_TIME 100
  82. #ifdef IPA_OFFLOAD
  83. /* Exclude IPA rings from the interrupt context */
  84. #define TX_RING_MASK_VAL 0xb
  85. #define RX_RING_MASK_VAL 0x7
  86. #else
  87. #define TX_RING_MASK_VAL 0xF
  88. #define RX_RING_MASK_VAL 0xF
  89. #endif
  90. #define STR_MAXLEN 64
  91. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  92. /* PPDU stats mask sent to FW to enable enhanced stats */
  93. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  94. /* PPDU stats mask sent to FW to support debug sniffer feature */
  95. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  96. /* PPDU stats mask sent to FW to support BPR feature*/
  97. #define DP_PPDU_STATS_CFG_BPR 0x2000
  98. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  99. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  100. DP_PPDU_STATS_CFG_ENH_STATS)
  101. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  102. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  103. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  104. #define RNG_ERR "SRNG setup failed for"
  105. /**
  106. * default_dscp_tid_map - Default DSCP-TID mapping
  107. *
  108. * DSCP TID
  109. * 000000 0
  110. * 001000 1
  111. * 010000 2
  112. * 011000 3
  113. * 100000 4
  114. * 101000 5
  115. * 110000 6
  116. * 111000 7
  117. */
  118. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  119. 0, 0, 0, 0, 0, 0, 0, 0,
  120. 1, 1, 1, 1, 1, 1, 1, 1,
  121. 2, 2, 2, 2, 2, 2, 2, 2,
  122. 3, 3, 3, 3, 3, 3, 3, 3,
  123. 4, 4, 4, 4, 4, 4, 4, 4,
  124. 5, 5, 5, 5, 5, 5, 5, 5,
  125. 6, 6, 6, 6, 6, 6, 6, 6,
  126. 7, 7, 7, 7, 7, 7, 7, 7,
  127. };
  128. /*
  129. * struct dp_rate_debug
  130. *
  131. * @mcs_type: print string for a given mcs
  132. * @valid: valid mcs rate?
  133. */
  134. struct dp_rate_debug {
  135. char mcs_type[DP_MAX_MCS_STRING_LEN];
  136. uint8_t valid;
  137. };
  138. #define MCS_VALID 1
  139. #define MCS_INVALID 0
  140. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  141. {
  142. {"OFDM 48 Mbps", MCS_VALID},
  143. {"OFDM 24 Mbps", MCS_VALID},
  144. {"OFDM 12 Mbps", MCS_VALID},
  145. {"OFDM 6 Mbps ", MCS_VALID},
  146. {"OFDM 54 Mbps", MCS_VALID},
  147. {"OFDM 36 Mbps", MCS_VALID},
  148. {"OFDM 18 Mbps", MCS_VALID},
  149. {"OFDM 9 Mbps ", MCS_VALID},
  150. {"INVALID ", MCS_INVALID},
  151. {"INVALID ", MCS_INVALID},
  152. {"INVALID ", MCS_INVALID},
  153. {"INVALID ", MCS_INVALID},
  154. {"INVALID ", MCS_VALID},
  155. },
  156. {
  157. {"CCK 11 Mbps Long ", MCS_VALID},
  158. {"CCK 5.5 Mbps Long ", MCS_VALID},
  159. {"CCK 2 Mbps Long ", MCS_VALID},
  160. {"CCK 1 Mbps Long ", MCS_VALID},
  161. {"CCK 11 Mbps Short ", MCS_VALID},
  162. {"CCK 5.5 Mbps Short", MCS_VALID},
  163. {"CCK 2 Mbps Short ", MCS_VALID},
  164. {"INVALID ", MCS_INVALID},
  165. {"INVALID ", MCS_INVALID},
  166. {"INVALID ", MCS_INVALID},
  167. {"INVALID ", MCS_INVALID},
  168. {"INVALID ", MCS_INVALID},
  169. {"INVALID ", MCS_VALID},
  170. },
  171. {
  172. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  173. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  174. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  175. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  176. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  177. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  178. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  179. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  180. {"INVALID ", MCS_INVALID},
  181. {"INVALID ", MCS_INVALID},
  182. {"INVALID ", MCS_INVALID},
  183. {"INVALID ", MCS_INVALID},
  184. {"INVALID ", MCS_VALID},
  185. },
  186. {
  187. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  188. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  189. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  190. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  191. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  192. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  193. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  194. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  195. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  196. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  197. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  198. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  199. {"INVALID ", MCS_VALID},
  200. },
  201. {
  202. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  203. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  204. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  205. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  206. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  207. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  208. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  209. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  210. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  211. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  212. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  213. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  214. {"INVALID ", MCS_VALID},
  215. }
  216. };
  217. /**
  218. * @brief Cpu ring map types
  219. */
  220. enum dp_cpu_ring_map_types {
  221. DP_DEFAULT_MAP,
  222. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  223. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  224. DP_NSS_ALL_RADIO_OFFLOADED_MAP,
  225. DP_CPU_RING_MAP_MAX
  226. };
  227. /**
  228. * @brief Cpu to tx ring map
  229. */
  230. static uint8_t dp_cpu_ring_map[DP_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  231. {0x0, 0x1, 0x2, 0x0},
  232. {0x1, 0x2, 0x1, 0x2},
  233. {0x0, 0x2, 0x0, 0x2},
  234. {0x2, 0x2, 0x2, 0x2}
  235. };
  236. /**
  237. * @brief Select the type of statistics
  238. */
  239. enum dp_stats_type {
  240. STATS_FW = 0,
  241. STATS_HOST = 1,
  242. STATS_TYPE_MAX = 2,
  243. };
  244. /**
  245. * @brief General Firmware statistics options
  246. *
  247. */
  248. enum dp_fw_stats {
  249. TXRX_FW_STATS_INVALID = -1,
  250. };
  251. /**
  252. * dp_stats_mapping_table - Firmware and Host statistics
  253. * currently supported
  254. */
  255. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  256. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  257. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  258. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  259. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  260. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  261. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  262. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  263. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  264. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  265. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  266. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  267. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  268. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  269. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  270. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  271. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  272. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  273. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  274. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  275. /* Last ENUM for HTT FW STATS */
  276. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  277. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  278. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  279. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  280. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  281. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  282. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  283. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  284. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  285. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  286. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  287. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  288. };
  289. /* MCL specific functions */
  290. #ifdef CONFIG_MCL
  291. /**
  292. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  293. * @soc: pointer to dp_soc handle
  294. * @intr_ctx_num: interrupt context number for which mon mask is needed
  295. *
  296. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  297. * This function is returning 0, since in interrupt mode(softirq based RX),
  298. * we donot want to process monitor mode rings in a softirq.
  299. *
  300. * So, in case packet log is enabled for SAP/STA/P2P modes,
  301. * regular interrupt processing will not process monitor mode rings. It would be
  302. * done in a separate timer context.
  303. *
  304. * Return: 0
  305. */
  306. static inline
  307. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  308. {
  309. return 0;
  310. }
  311. /*
  312. * dp_service_mon_rings()- timer to reap monitor rings
  313. * reqd as we are not getting ppdu end interrupts
  314. * @arg: SoC Handle
  315. *
  316. * Return:
  317. *
  318. */
  319. static void dp_service_mon_rings(void *arg)
  320. {
  321. struct dp_soc *soc = (struct dp_soc *)arg;
  322. int ring = 0, work_done, mac_id;
  323. struct dp_pdev *pdev = NULL;
  324. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  325. pdev = soc->pdev_list[ring];
  326. if (!pdev)
  327. continue;
  328. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  329. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  330. pdev->pdev_id);
  331. work_done = dp_mon_process(soc, mac_for_pdev,
  332. QCA_NAPI_BUDGET);
  333. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  334. FL("Reaped %d descs from Monitor rings"),
  335. work_done);
  336. }
  337. }
  338. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  339. }
  340. #ifndef REMOVE_PKT_LOG
  341. /**
  342. * dp_pkt_log_init() - API to initialize packet log
  343. * @ppdev: physical device handle
  344. * @scn: HIF context
  345. *
  346. * Return: none
  347. */
  348. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  349. {
  350. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  351. if (handle->pkt_log_init) {
  352. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  353. "%s: Packet log not initialized", __func__);
  354. return;
  355. }
  356. pktlog_sethandle(&handle->pl_dev, scn);
  357. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  358. if (pktlogmod_init(scn)) {
  359. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  360. "%s: pktlogmod_init failed", __func__);
  361. handle->pkt_log_init = false;
  362. } else {
  363. handle->pkt_log_init = true;
  364. }
  365. }
  366. /**
  367. * dp_pkt_log_con_service() - connect packet log service
  368. * @ppdev: physical device handle
  369. * @scn: device context
  370. *
  371. * Return: none
  372. */
  373. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  374. {
  375. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  376. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  377. pktlog_htc_attach();
  378. }
  379. /**
  380. * dp_pktlogmod_exit() - API to cleanup pktlog info
  381. * @handle: Pdev handle
  382. *
  383. * Return: none
  384. */
  385. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  386. {
  387. void *scn = (void *)handle->soc->hif_handle;
  388. if (!scn) {
  389. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  390. "%s: Invalid hif(scn) handle", __func__);
  391. return;
  392. }
  393. pktlogmod_exit(scn);
  394. handle->pkt_log_init = false;
  395. }
  396. #endif
  397. #else
  398. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  399. /**
  400. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  401. * @soc: pointer to dp_soc handle
  402. * @intr_ctx_num: interrupt context number for which mon mask is needed
  403. *
  404. * Return: mon mask value
  405. */
  406. static inline
  407. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  408. {
  409. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  410. }
  411. #endif
  412. /**
  413. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  414. * @cdp_opaque_vdev: pointer to cdp_vdev
  415. *
  416. * Return: pointer to dp_vdev
  417. */
  418. static
  419. struct dp_vdev * dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  420. {
  421. return (struct dp_vdev *)cdp_opaque_vdev;
  422. }
  423. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  424. struct cdp_peer *peer_hdl,
  425. uint8_t *mac_addr,
  426. enum cdp_txrx_ast_entry_type type,
  427. uint32_t flags)
  428. {
  429. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  430. (struct dp_peer *)peer_hdl,
  431. mac_addr,
  432. type,
  433. flags);
  434. }
  435. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  436. void *ast_entry_hdl)
  437. {
  438. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  439. qdf_spin_lock_bh(&soc->ast_lock);
  440. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  441. (struct dp_ast_entry *)ast_entry_hdl);
  442. qdf_spin_unlock_bh(&soc->ast_lock);
  443. }
  444. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  445. struct cdp_peer *peer_hdl,
  446. uint8_t *wds_macaddr,
  447. uint32_t flags)
  448. {
  449. int status = -1;
  450. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  451. struct dp_ast_entry *ast_entry = NULL;
  452. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  453. qdf_spin_lock_bh(&soc->ast_lock);
  454. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  455. peer->vdev->pdev->pdev_id);
  456. if (ast_entry) {
  457. status = dp_peer_update_ast(soc,
  458. peer,
  459. ast_entry, flags);
  460. }
  461. qdf_spin_unlock_bh(&soc->ast_lock);
  462. return status;
  463. }
  464. /*
  465. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  466. * @soc_handle: Datapath SOC handle
  467. * @wds_macaddr: WDS entry MAC Address
  468. * Return: None
  469. */
  470. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  471. uint8_t *wds_macaddr, void *vdev_handle)
  472. {
  473. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  474. struct dp_ast_entry *ast_entry = NULL;
  475. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  476. qdf_spin_lock_bh(&soc->ast_lock);
  477. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  478. vdev->pdev->pdev_id);
  479. if (ast_entry) {
  480. if ((ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) &&
  481. (ast_entry->type != CDP_TXRX_AST_TYPE_SELF) &&
  482. (ast_entry->type != CDP_TXRX_AST_TYPE_STA_BSS)) {
  483. ast_entry->is_active = TRUE;
  484. }
  485. }
  486. qdf_spin_unlock_bh(&soc->ast_lock);
  487. }
  488. /*
  489. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  490. * @soc: Datapath SOC handle
  491. *
  492. * Return: None
  493. */
  494. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  495. void *vdev_hdl)
  496. {
  497. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  498. struct dp_pdev *pdev;
  499. struct dp_vdev *vdev;
  500. struct dp_peer *peer;
  501. struct dp_ast_entry *ase, *temp_ase;
  502. int i;
  503. qdf_spin_lock_bh(&soc->ast_lock);
  504. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  505. pdev = soc->pdev_list[i];
  506. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  507. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  508. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  509. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  510. if ((ase->type ==
  511. CDP_TXRX_AST_TYPE_STATIC) ||
  512. (ase->type ==
  513. CDP_TXRX_AST_TYPE_SELF) ||
  514. (ase->type ==
  515. CDP_TXRX_AST_TYPE_STA_BSS))
  516. continue;
  517. ase->is_active = TRUE;
  518. }
  519. }
  520. }
  521. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  522. }
  523. qdf_spin_unlock_bh(&soc->ast_lock);
  524. }
  525. /*
  526. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  527. * @soc: Datapath SOC handle
  528. *
  529. * Return: None
  530. */
  531. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  532. {
  533. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  534. struct dp_pdev *pdev;
  535. struct dp_vdev *vdev;
  536. struct dp_peer *peer;
  537. struct dp_ast_entry *ase, *temp_ase;
  538. int i;
  539. qdf_spin_lock_bh(&soc->ast_lock);
  540. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  541. pdev = soc->pdev_list[i];
  542. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  543. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  544. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  545. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  546. if ((ase->type ==
  547. CDP_TXRX_AST_TYPE_STATIC) ||
  548. (ase->type ==
  549. CDP_TXRX_AST_TYPE_SELF) ||
  550. (ase->type ==
  551. CDP_TXRX_AST_TYPE_STA_BSS))
  552. continue;
  553. dp_peer_del_ast(soc, ase);
  554. }
  555. }
  556. }
  557. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  558. }
  559. qdf_spin_unlock_bh(&soc->ast_lock);
  560. }
  561. static void *dp_peer_ast_hash_find_soc_wifi3(struct cdp_soc_t *soc_hdl,
  562. uint8_t *ast_mac_addr)
  563. {
  564. struct dp_ast_entry *ast_entry;
  565. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  566. qdf_spin_lock_bh(&soc->ast_lock);
  567. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  568. qdf_spin_unlock_bh(&soc->ast_lock);
  569. return (void *)ast_entry;
  570. }
  571. static void *dp_peer_ast_hash_find_by_pdevid_wifi3(struct cdp_soc_t *soc_hdl,
  572. uint8_t *ast_mac_addr,
  573. uint8_t pdev_id)
  574. {
  575. struct dp_ast_entry *ast_entry;
  576. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  577. qdf_spin_lock_bh(&soc->ast_lock);
  578. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr, pdev_id);
  579. qdf_spin_unlock_bh(&soc->ast_lock);
  580. return (void *)ast_entry;
  581. }
  582. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  583. void *ast_entry_hdl)
  584. {
  585. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  586. (struct dp_ast_entry *)ast_entry_hdl);
  587. }
  588. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  589. void *ast_entry_hdl)
  590. {
  591. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  592. (struct dp_ast_entry *)ast_entry_hdl);
  593. }
  594. static void dp_peer_ast_set_type_wifi3(
  595. struct cdp_soc_t *soc_hdl,
  596. void *ast_entry_hdl,
  597. enum cdp_txrx_ast_entry_type type)
  598. {
  599. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  600. (struct dp_ast_entry *)ast_entry_hdl,
  601. type);
  602. }
  603. static enum cdp_txrx_ast_entry_type dp_peer_ast_get_type_wifi3(
  604. struct cdp_soc_t *soc_hdl,
  605. void *ast_entry_hdl)
  606. {
  607. return ((struct dp_ast_entry *)ast_entry_hdl)->type;
  608. }
  609. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  610. void dp_peer_ast_set_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  611. void *ast_entry,
  612. void *cp_ctx)
  613. {
  614. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  615. qdf_spin_lock_bh(&soc->ast_lock);
  616. dp_peer_ast_set_cp_ctx(soc,
  617. (struct dp_ast_entry *)ast_entry, cp_ctx);
  618. qdf_spin_unlock_bh(&soc->ast_lock);
  619. }
  620. void *dp_peer_ast_get_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  621. void *ast_entry)
  622. {
  623. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  624. void *cp_ctx = NULL;
  625. qdf_spin_lock_bh(&soc->ast_lock);
  626. cp_ctx = dp_peer_ast_get_cp_ctx(soc,
  627. (struct dp_ast_entry *)ast_entry);
  628. qdf_spin_unlock_bh(&soc->ast_lock);
  629. return cp_ctx;
  630. }
  631. bool dp_peer_ast_get_wmi_sent_wifi3(struct cdp_soc_t *soc_handle,
  632. void *ast_entry)
  633. {
  634. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  635. bool wmi_sent = false;
  636. qdf_spin_lock_bh(&soc->ast_lock);
  637. wmi_sent = dp_peer_ast_get_wmi_sent(soc,
  638. (struct dp_ast_entry *)ast_entry);
  639. qdf_spin_unlock_bh(&soc->ast_lock);
  640. return wmi_sent;
  641. }
  642. void dp_peer_ast_free_entry_wifi3(struct cdp_soc_t *soc_handle,
  643. void *ast_entry)
  644. {
  645. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  646. qdf_spin_lock_bh(&soc->ast_lock);
  647. dp_peer_ast_free_entry(soc, (struct dp_ast_entry *)ast_entry);
  648. qdf_spin_unlock_bh(&soc->ast_lock);
  649. }
  650. #endif
  651. static struct cdp_peer *dp_peer_ast_get_peer_wifi3(
  652. struct cdp_soc_t *soc_hdl,
  653. void *ast_entry_hdl)
  654. {
  655. return (struct cdp_peer *)((struct dp_ast_entry *)ast_entry_hdl)->peer;
  656. }
  657. static uint32_t dp_peer_ast_get_nexhop_peer_id_wifi3(
  658. struct cdp_soc_t *soc_hdl,
  659. void *ast_entry_hdl)
  660. {
  661. return ((struct dp_ast_entry *)ast_entry_hdl)->peer->peer_ids[0];
  662. }
  663. /**
  664. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  665. * @ring_num: ring num of the ring being queried
  666. * @grp_mask: the grp_mask array for the ring type in question.
  667. *
  668. * The grp_mask array is indexed by group number and the bit fields correspond
  669. * to ring numbers. We are finding which interrupt group a ring belongs to.
  670. *
  671. * Return: the index in the grp_mask array with the ring number.
  672. * -QDF_STATUS_E_NOENT if no entry is found
  673. */
  674. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  675. {
  676. int ext_group_num;
  677. int mask = 1 << ring_num;
  678. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  679. ext_group_num++) {
  680. if (mask & grp_mask[ext_group_num])
  681. return ext_group_num;
  682. }
  683. return -QDF_STATUS_E_NOENT;
  684. }
  685. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  686. enum hal_ring_type ring_type,
  687. int ring_num)
  688. {
  689. int *grp_mask;
  690. switch (ring_type) {
  691. case WBM2SW_RELEASE:
  692. /* dp_tx_comp_handler - soc->tx_comp_ring */
  693. if (ring_num < 3)
  694. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  695. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  696. else if (ring_num == 3) {
  697. /* sw treats this as a separate ring type */
  698. grp_mask = &soc->wlan_cfg_ctx->
  699. int_rx_wbm_rel_ring_mask[0];
  700. ring_num = 0;
  701. } else {
  702. qdf_assert(0);
  703. return -QDF_STATUS_E_NOENT;
  704. }
  705. break;
  706. case REO_EXCEPTION:
  707. /* dp_rx_err_process - &soc->reo_exception_ring */
  708. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  709. break;
  710. case REO_DST:
  711. /* dp_rx_process - soc->reo_dest_ring */
  712. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  713. break;
  714. case REO_STATUS:
  715. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  716. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  717. break;
  718. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  719. case RXDMA_MONITOR_STATUS:
  720. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  721. case RXDMA_MONITOR_DST:
  722. /* dp_mon_process */
  723. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  724. break;
  725. case RXDMA_DST:
  726. /* dp_rxdma_err_process */
  727. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  728. break;
  729. case RXDMA_BUF:
  730. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  731. break;
  732. case RXDMA_MONITOR_BUF:
  733. /* TODO: support low_thresh interrupt */
  734. return -QDF_STATUS_E_NOENT;
  735. break;
  736. case TCL_DATA:
  737. case TCL_CMD:
  738. case REO_CMD:
  739. case SW2WBM_RELEASE:
  740. case WBM_IDLE_LINK:
  741. /* normally empty SW_TO_HW rings */
  742. return -QDF_STATUS_E_NOENT;
  743. break;
  744. case TCL_STATUS:
  745. case REO_REINJECT:
  746. /* misc unused rings */
  747. return -QDF_STATUS_E_NOENT;
  748. break;
  749. case CE_SRC:
  750. case CE_DST:
  751. case CE_DST_STATUS:
  752. /* CE_rings - currently handled by hif */
  753. default:
  754. return -QDF_STATUS_E_NOENT;
  755. break;
  756. }
  757. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  758. }
  759. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  760. *ring_params, int ring_type, int ring_num)
  761. {
  762. int msi_group_number;
  763. int msi_data_count;
  764. int ret;
  765. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  766. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  767. &msi_data_count, &msi_data_start,
  768. &msi_irq_start);
  769. if (ret)
  770. return;
  771. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  772. ring_num);
  773. if (msi_group_number < 0) {
  774. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  775. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  776. ring_type, ring_num);
  777. ring_params->msi_addr = 0;
  778. ring_params->msi_data = 0;
  779. return;
  780. }
  781. if (msi_group_number > msi_data_count) {
  782. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  783. FL("2 msi_groups will share an msi; msi_group_num %d"),
  784. msi_group_number);
  785. QDF_ASSERT(0);
  786. }
  787. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  788. ring_params->msi_addr = addr_low;
  789. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  790. ring_params->msi_data = (msi_group_number % msi_data_count)
  791. + msi_data_start;
  792. ring_params->flags |= HAL_SRNG_MSI_INTR;
  793. }
  794. /**
  795. * dp_print_ast_stats() - Dump AST table contents
  796. * @soc: Datapath soc handle
  797. *
  798. * return void
  799. */
  800. #ifdef FEATURE_AST
  801. static void dp_print_ast_stats(struct dp_soc *soc)
  802. {
  803. uint8_t i;
  804. uint8_t num_entries = 0;
  805. struct dp_vdev *vdev;
  806. struct dp_pdev *pdev;
  807. struct dp_peer *peer;
  808. struct dp_ast_entry *ase, *tmp_ase;
  809. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  810. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS",
  811. "DA", "HMWDS_SEC"};
  812. DP_PRINT_STATS("AST Stats:");
  813. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  814. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  815. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  816. DP_PRINT_STATS("AST Table:");
  817. qdf_spin_lock_bh(&soc->ast_lock);
  818. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  819. pdev = soc->pdev_list[i];
  820. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  821. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  822. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  823. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  824. DP_PRINT_STATS("%6d mac_addr = %pM"
  825. " peer_mac_addr = %pM"
  826. " type = %s"
  827. " next_hop = %d"
  828. " is_active = %d"
  829. " is_bss = %d"
  830. " ast_idx = %d"
  831. " ast_hash = %d"
  832. " pdev_id = %d"
  833. " vdev_id = %d"
  834. " wmi_sent = %d",
  835. ++num_entries,
  836. ase->mac_addr.raw,
  837. ase->peer->mac_addr.raw,
  838. type[ase->type],
  839. ase->next_hop,
  840. ase->is_active,
  841. ase->is_bss,
  842. ase->ast_idx,
  843. ase->ast_hash_value,
  844. ase->pdev_id,
  845. ase->vdev_id,
  846. ase->wmi_sent);
  847. }
  848. }
  849. }
  850. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  851. }
  852. qdf_spin_unlock_bh(&soc->ast_lock);
  853. }
  854. #else
  855. static void dp_print_ast_stats(struct dp_soc *soc)
  856. {
  857. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  858. return;
  859. }
  860. #endif
  861. static void dp_print_peer_table(struct dp_vdev *vdev)
  862. {
  863. struct dp_peer *peer = NULL;
  864. DP_PRINT_STATS("Dumping Peer Table Stats:");
  865. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  866. if (!peer) {
  867. DP_PRINT_STATS("Invalid Peer");
  868. return;
  869. }
  870. DP_PRINT_STATS(" peer_mac_addr = %pM"
  871. " nawds_enabled = %d"
  872. " bss_peer = %d"
  873. " wapi = %d"
  874. " wds_enabled = %d"
  875. " delete in progress = %d",
  876. peer->mac_addr.raw,
  877. peer->nawds_enabled,
  878. peer->bss_peer,
  879. peer->wapi,
  880. peer->wds_enabled,
  881. peer->delete_in_progress);
  882. }
  883. }
  884. /*
  885. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  886. */
  887. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  888. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  889. {
  890. void *hal_soc = soc->hal_soc;
  891. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  892. /* TODO: See if we should get align size from hal */
  893. uint32_t ring_base_align = 8;
  894. struct hal_srng_params ring_params;
  895. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  896. /* TODO: Currently hal layer takes care of endianness related settings.
  897. * See if these settings need to passed from DP layer
  898. */
  899. ring_params.flags = 0;
  900. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  901. srng->hal_srng = NULL;
  902. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  903. srng->num_entries = num_entries;
  904. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  905. soc->osdev, soc->osdev->dev, srng->alloc_size,
  906. &(srng->base_paddr_unaligned));
  907. if (!srng->base_vaddr_unaligned) {
  908. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  909. FL("alloc failed - ring_type: %d, ring_num %d"),
  910. ring_type, ring_num);
  911. return QDF_STATUS_E_NOMEM;
  912. }
  913. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  914. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  915. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  916. ((unsigned long)(ring_params.ring_base_vaddr) -
  917. (unsigned long)srng->base_vaddr_unaligned);
  918. ring_params.num_entries = num_entries;
  919. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  920. FL("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u"),
  921. ring_type, ring_num, (void *)ring_params.ring_base_vaddr,
  922. (void *)ring_params.ring_base_paddr, ring_params.num_entries);
  923. if (soc->intr_mode == DP_INTR_MSI) {
  924. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  925. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  926. FL("Using MSI for ring_type: %d, ring_num %d"),
  927. ring_type, ring_num);
  928. } else {
  929. ring_params.msi_data = 0;
  930. ring_params.msi_addr = 0;
  931. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  932. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  933. ring_type, ring_num);
  934. }
  935. /*
  936. * Setup interrupt timer and batch counter thresholds for
  937. * interrupt mitigation based on ring type
  938. */
  939. if (ring_type == REO_DST) {
  940. ring_params.intr_timer_thres_us =
  941. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  942. ring_params.intr_batch_cntr_thres_entries =
  943. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  944. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  945. ring_params.intr_timer_thres_us =
  946. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  947. ring_params.intr_batch_cntr_thres_entries =
  948. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  949. } else {
  950. ring_params.intr_timer_thres_us =
  951. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  952. ring_params.intr_batch_cntr_thres_entries =
  953. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  954. }
  955. /* Enable low threshold interrupts for rx buffer rings (regular and
  956. * monitor buffer rings.
  957. * TODO: See if this is required for any other ring
  958. */
  959. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  960. (ring_type == RXDMA_MONITOR_STATUS)) {
  961. /* TODO: Setting low threshold to 1/8th of ring size
  962. * see if this needs to be configurable
  963. */
  964. ring_params.low_threshold = num_entries >> 3;
  965. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  966. ring_params.intr_timer_thres_us =
  967. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  968. ring_params.intr_batch_cntr_thres_entries = 0;
  969. }
  970. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  971. mac_id, &ring_params);
  972. if (!srng->hal_srng) {
  973. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  974. srng->alloc_size,
  975. srng->base_vaddr_unaligned,
  976. srng->base_paddr_unaligned, 0);
  977. }
  978. return 0;
  979. }
  980. /**
  981. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  982. * Any buffers allocated and attached to ring entries are expected to be freed
  983. * before calling this function.
  984. */
  985. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  986. int ring_type, int ring_num)
  987. {
  988. if (!srng->hal_srng) {
  989. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  990. FL("Ring type: %d, num:%d not setup"),
  991. ring_type, ring_num);
  992. return;
  993. }
  994. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  995. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  996. srng->alloc_size,
  997. srng->base_vaddr_unaligned,
  998. srng->base_paddr_unaligned, 0);
  999. srng->hal_srng = NULL;
  1000. }
  1001. /* TODO: Need this interface from HIF */
  1002. void *hif_get_hal_handle(void *hif_handle);
  1003. /*
  1004. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  1005. * @dp_ctx: DP SOC handle
  1006. * @budget: Number of frames/descriptors that can be processed in one shot
  1007. *
  1008. * Return: remaining budget/quota for the soc device
  1009. */
  1010. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  1011. {
  1012. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1013. struct dp_soc *soc = int_ctx->soc;
  1014. int ring = 0;
  1015. uint32_t work_done = 0;
  1016. int budget = dp_budget;
  1017. uint8_t tx_mask = int_ctx->tx_ring_mask;
  1018. uint8_t rx_mask = int_ctx->rx_ring_mask;
  1019. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  1020. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  1021. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  1022. uint32_t remaining_quota = dp_budget;
  1023. struct dp_pdev *pdev = NULL;
  1024. int mac_id;
  1025. /* Process Tx completion interrupts first to return back buffers */
  1026. while (tx_mask) {
  1027. if (tx_mask & 0x1) {
  1028. work_done = dp_tx_comp_handler(soc,
  1029. soc->tx_comp_ring[ring].hal_srng,
  1030. remaining_quota);
  1031. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1032. "tx mask 0x%x ring %d, budget %d, work_done %d",
  1033. tx_mask, ring, budget, work_done);
  1034. budget -= work_done;
  1035. if (budget <= 0)
  1036. goto budget_done;
  1037. remaining_quota = budget;
  1038. }
  1039. tx_mask = tx_mask >> 1;
  1040. ring++;
  1041. }
  1042. /* Process REO Exception ring interrupt */
  1043. if (rx_err_mask) {
  1044. work_done = dp_rx_err_process(soc,
  1045. soc->reo_exception_ring.hal_srng,
  1046. remaining_quota);
  1047. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1048. "REO Exception Ring: work_done %d budget %d",
  1049. work_done, budget);
  1050. budget -= work_done;
  1051. if (budget <= 0) {
  1052. goto budget_done;
  1053. }
  1054. remaining_quota = budget;
  1055. }
  1056. /* Process Rx WBM release ring interrupt */
  1057. if (rx_wbm_rel_mask) {
  1058. work_done = dp_rx_wbm_err_process(soc,
  1059. soc->rx_rel_ring.hal_srng, remaining_quota);
  1060. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1061. "WBM Release Ring: work_done %d budget %d",
  1062. work_done, budget);
  1063. budget -= work_done;
  1064. if (budget <= 0) {
  1065. goto budget_done;
  1066. }
  1067. remaining_quota = budget;
  1068. }
  1069. /* Process Rx interrupts */
  1070. if (rx_mask) {
  1071. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1072. if (rx_mask & (1 << ring)) {
  1073. work_done = dp_rx_process(int_ctx,
  1074. soc->reo_dest_ring[ring].hal_srng,
  1075. ring,
  1076. remaining_quota);
  1077. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1078. "rx mask 0x%x ring %d, work_done %d budget %d",
  1079. rx_mask, ring, work_done, budget);
  1080. budget -= work_done;
  1081. if (budget <= 0)
  1082. goto budget_done;
  1083. remaining_quota = budget;
  1084. }
  1085. }
  1086. }
  1087. if (reo_status_mask)
  1088. dp_reo_status_ring_handler(soc);
  1089. /* Process LMAC interrupts */
  1090. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1091. pdev = soc->pdev_list[ring];
  1092. if (pdev == NULL)
  1093. continue;
  1094. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1095. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1096. pdev->pdev_id);
  1097. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1098. work_done = dp_mon_process(soc, mac_for_pdev,
  1099. remaining_quota);
  1100. budget -= work_done;
  1101. if (budget <= 0)
  1102. goto budget_done;
  1103. remaining_quota = budget;
  1104. }
  1105. if (int_ctx->rxdma2host_ring_mask &
  1106. (1 << mac_for_pdev)) {
  1107. work_done = dp_rxdma_err_process(soc,
  1108. mac_for_pdev,
  1109. remaining_quota);
  1110. budget -= work_done;
  1111. if (budget <= 0)
  1112. goto budget_done;
  1113. remaining_quota = budget;
  1114. }
  1115. if (int_ctx->host2rxdma_ring_mask &
  1116. (1 << mac_for_pdev)) {
  1117. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1118. union dp_rx_desc_list_elem_t *tail = NULL;
  1119. struct dp_srng *rx_refill_buf_ring =
  1120. &pdev->rx_refill_buf_ring;
  1121. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1122. 1);
  1123. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1124. rx_refill_buf_ring,
  1125. &soc->rx_desc_buf[mac_for_pdev], 0,
  1126. &desc_list, &tail);
  1127. }
  1128. }
  1129. }
  1130. qdf_lro_flush(int_ctx->lro_ctx);
  1131. budget_done:
  1132. return dp_budget - budget;
  1133. }
  1134. /* dp_interrupt_timer()- timer poll for interrupts
  1135. *
  1136. * @arg: SoC Handle
  1137. *
  1138. * Return:
  1139. *
  1140. */
  1141. static void dp_interrupt_timer(void *arg)
  1142. {
  1143. struct dp_soc *soc = (struct dp_soc *) arg;
  1144. int i;
  1145. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1146. for (i = 0;
  1147. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1148. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1149. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1150. }
  1151. }
  1152. /*
  1153. * dp_soc_attach_poll() - Register handlers for DP interrupts
  1154. * @txrx_soc: DP SOC handle
  1155. *
  1156. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1157. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1158. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1159. *
  1160. * Return: 0 for success, nonzero for failure.
  1161. */
  1162. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1163. {
  1164. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1165. int i;
  1166. soc->intr_mode = DP_INTR_POLL;
  1167. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1168. soc->intr_ctx[i].dp_intr_id = i;
  1169. soc->intr_ctx[i].tx_ring_mask =
  1170. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1171. soc->intr_ctx[i].rx_ring_mask =
  1172. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1173. soc->intr_ctx[i].rx_mon_ring_mask =
  1174. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1175. soc->intr_ctx[i].rx_err_ring_mask =
  1176. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1177. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1178. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1179. soc->intr_ctx[i].reo_status_ring_mask =
  1180. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1181. soc->intr_ctx[i].rxdma2host_ring_mask =
  1182. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1183. soc->intr_ctx[i].soc = soc;
  1184. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1185. }
  1186. qdf_timer_init(soc->osdev, &soc->int_timer,
  1187. dp_interrupt_timer, (void *)soc,
  1188. QDF_TIMER_TYPE_WAKE_APPS);
  1189. return QDF_STATUS_SUCCESS;
  1190. }
  1191. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1192. #if defined(CONFIG_MCL)
  1193. /*
  1194. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1195. * @txrx_soc: DP SOC handle
  1196. *
  1197. * Call the appropriate attach function based on the mode of operation.
  1198. * This is a WAR for enabling monitor mode.
  1199. *
  1200. * Return: 0 for success. nonzero for failure.
  1201. */
  1202. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1203. {
  1204. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1205. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1206. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1207. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1208. "%s: Poll mode", __func__);
  1209. return dp_soc_attach_poll(txrx_soc);
  1210. } else {
  1211. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1212. "%s: Interrupt mode", __func__);
  1213. return dp_soc_interrupt_attach(txrx_soc);
  1214. }
  1215. }
  1216. #else
  1217. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1218. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1219. {
  1220. return dp_soc_attach_poll(txrx_soc);
  1221. }
  1222. #else
  1223. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1224. {
  1225. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1226. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1227. return dp_soc_attach_poll(txrx_soc);
  1228. else
  1229. return dp_soc_interrupt_attach(txrx_soc);
  1230. }
  1231. #endif
  1232. #endif
  1233. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1234. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1235. {
  1236. int j;
  1237. int num_irq = 0;
  1238. int tx_mask =
  1239. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1240. int rx_mask =
  1241. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1242. int rx_mon_mask =
  1243. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1244. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1245. soc->wlan_cfg_ctx, intr_ctx_num);
  1246. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1247. soc->wlan_cfg_ctx, intr_ctx_num);
  1248. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1249. soc->wlan_cfg_ctx, intr_ctx_num);
  1250. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1251. soc->wlan_cfg_ctx, intr_ctx_num);
  1252. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1253. soc->wlan_cfg_ctx, intr_ctx_num);
  1254. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1255. if (tx_mask & (1 << j)) {
  1256. irq_id_map[num_irq++] =
  1257. (wbm2host_tx_completions_ring1 - j);
  1258. }
  1259. if (rx_mask & (1 << j)) {
  1260. irq_id_map[num_irq++] =
  1261. (reo2host_destination_ring1 - j);
  1262. }
  1263. if (rxdma2host_ring_mask & (1 << j)) {
  1264. irq_id_map[num_irq++] =
  1265. rxdma2host_destination_ring_mac1 -
  1266. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1267. }
  1268. if (host2rxdma_ring_mask & (1 << j)) {
  1269. irq_id_map[num_irq++] =
  1270. host2rxdma_host_buf_ring_mac1 -
  1271. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1272. }
  1273. if (rx_mon_mask & (1 << j)) {
  1274. irq_id_map[num_irq++] =
  1275. ppdu_end_interrupts_mac1 -
  1276. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1277. irq_id_map[num_irq++] =
  1278. rxdma2host_monitor_status_ring_mac1 -
  1279. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1280. }
  1281. if (rx_wbm_rel_ring_mask & (1 << j))
  1282. irq_id_map[num_irq++] = wbm2host_rx_release;
  1283. if (rx_err_ring_mask & (1 << j))
  1284. irq_id_map[num_irq++] = reo2host_exception;
  1285. if (reo_status_ring_mask & (1 << j))
  1286. irq_id_map[num_irq++] = reo2host_status;
  1287. }
  1288. *num_irq_r = num_irq;
  1289. }
  1290. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1291. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1292. int msi_vector_count, int msi_vector_start)
  1293. {
  1294. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1295. soc->wlan_cfg_ctx, intr_ctx_num);
  1296. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1297. soc->wlan_cfg_ctx, intr_ctx_num);
  1298. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1299. soc->wlan_cfg_ctx, intr_ctx_num);
  1300. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1301. soc->wlan_cfg_ctx, intr_ctx_num);
  1302. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1303. soc->wlan_cfg_ctx, intr_ctx_num);
  1304. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1305. soc->wlan_cfg_ctx, intr_ctx_num);
  1306. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1307. soc->wlan_cfg_ctx, intr_ctx_num);
  1308. unsigned int vector =
  1309. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1310. int num_irq = 0;
  1311. soc->intr_mode = DP_INTR_MSI;
  1312. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1313. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1314. irq_id_map[num_irq++] =
  1315. pld_get_msi_irq(soc->osdev->dev, vector);
  1316. *num_irq_r = num_irq;
  1317. }
  1318. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1319. int *irq_id_map, int *num_irq)
  1320. {
  1321. int msi_vector_count, ret;
  1322. uint32_t msi_base_data, msi_vector_start;
  1323. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1324. &msi_vector_count,
  1325. &msi_base_data,
  1326. &msi_vector_start);
  1327. if (ret)
  1328. return dp_soc_interrupt_map_calculate_integrated(soc,
  1329. intr_ctx_num, irq_id_map, num_irq);
  1330. else
  1331. dp_soc_interrupt_map_calculate_msi(soc,
  1332. intr_ctx_num, irq_id_map, num_irq,
  1333. msi_vector_count, msi_vector_start);
  1334. }
  1335. /*
  1336. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1337. * @txrx_soc: DP SOC handle
  1338. *
  1339. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1340. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1341. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1342. *
  1343. * Return: 0 for success. nonzero for failure.
  1344. */
  1345. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1346. {
  1347. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1348. int i = 0;
  1349. int num_irq = 0;
  1350. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1351. int ret = 0;
  1352. /* Map of IRQ ids registered with one interrupt context */
  1353. int irq_id_map[HIF_MAX_GRP_IRQ];
  1354. int tx_mask =
  1355. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1356. int rx_mask =
  1357. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1358. int rx_mon_mask =
  1359. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1360. int rx_err_ring_mask =
  1361. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1362. int rx_wbm_rel_ring_mask =
  1363. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1364. int reo_status_ring_mask =
  1365. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1366. int rxdma2host_ring_mask =
  1367. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1368. int host2rxdma_ring_mask =
  1369. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1370. soc->intr_ctx[i].dp_intr_id = i;
  1371. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1372. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1373. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1374. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1375. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1376. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1377. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1378. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1379. soc->intr_ctx[i].soc = soc;
  1380. num_irq = 0;
  1381. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1382. &num_irq);
  1383. ret = hif_register_ext_group(soc->hif_handle,
  1384. num_irq, irq_id_map, dp_service_srngs,
  1385. &soc->intr_ctx[i], "dp_intr",
  1386. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1387. if (ret) {
  1388. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1389. FL("failed, ret = %d"), ret);
  1390. return QDF_STATUS_E_FAILURE;
  1391. }
  1392. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1393. }
  1394. hif_configure_ext_group_interrupts(soc->hif_handle);
  1395. return QDF_STATUS_SUCCESS;
  1396. }
  1397. /*
  1398. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1399. * @txrx_soc: DP SOC handle
  1400. *
  1401. * Return: void
  1402. */
  1403. static void dp_soc_interrupt_detach(void *txrx_soc)
  1404. {
  1405. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1406. int i;
  1407. if (soc->intr_mode == DP_INTR_POLL) {
  1408. qdf_timer_stop(&soc->int_timer);
  1409. qdf_timer_free(&soc->int_timer);
  1410. } else {
  1411. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1412. }
  1413. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1414. soc->intr_ctx[i].tx_ring_mask = 0;
  1415. soc->intr_ctx[i].rx_ring_mask = 0;
  1416. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1417. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1418. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1419. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1420. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1421. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1422. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1423. }
  1424. }
  1425. #define AVG_MAX_MPDUS_PER_TID 128
  1426. #define AVG_TIDS_PER_CLIENT 2
  1427. #define AVG_FLOWS_PER_TID 2
  1428. #define AVG_MSDUS_PER_FLOW 128
  1429. #define AVG_MSDUS_PER_MPDU 4
  1430. /*
  1431. * Allocate and setup link descriptor pool that will be used by HW for
  1432. * various link and queue descriptors and managed by WBM
  1433. */
  1434. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1435. {
  1436. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1437. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1438. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1439. uint32_t num_mpdus_per_link_desc =
  1440. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1441. uint32_t num_msdus_per_link_desc =
  1442. hal_num_msdus_per_link_desc(soc->hal_soc);
  1443. uint32_t num_mpdu_links_per_queue_desc =
  1444. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1445. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1446. uint32_t total_link_descs, total_mem_size;
  1447. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1448. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1449. uint32_t num_link_desc_banks;
  1450. uint32_t last_bank_size = 0;
  1451. uint32_t entry_size, num_entries;
  1452. int i;
  1453. uint32_t desc_id = 0;
  1454. /* Only Tx queue descriptors are allocated from common link descriptor
  1455. * pool Rx queue descriptors are not included in this because (REO queue
  1456. * extension descriptors) they are expected to be allocated contiguously
  1457. * with REO queue descriptors
  1458. */
  1459. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1460. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1461. num_mpdu_queue_descs = num_mpdu_link_descs /
  1462. num_mpdu_links_per_queue_desc;
  1463. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1464. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1465. num_msdus_per_link_desc;
  1466. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1467. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1468. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1469. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1470. /* Round up to power of 2 */
  1471. total_link_descs = 1;
  1472. while (total_link_descs < num_entries)
  1473. total_link_descs <<= 1;
  1474. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1475. FL("total_link_descs: %u, link_desc_size: %d"),
  1476. total_link_descs, link_desc_size);
  1477. total_mem_size = total_link_descs * link_desc_size;
  1478. total_mem_size += link_desc_align;
  1479. if (total_mem_size <= max_alloc_size) {
  1480. num_link_desc_banks = 0;
  1481. last_bank_size = total_mem_size;
  1482. } else {
  1483. num_link_desc_banks = (total_mem_size) /
  1484. (max_alloc_size - link_desc_align);
  1485. last_bank_size = total_mem_size %
  1486. (max_alloc_size - link_desc_align);
  1487. }
  1488. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1489. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1490. total_mem_size, num_link_desc_banks);
  1491. for (i = 0; i < num_link_desc_banks; i++) {
  1492. soc->link_desc_banks[i].base_vaddr_unaligned =
  1493. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1494. max_alloc_size,
  1495. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1496. soc->link_desc_banks[i].size = max_alloc_size;
  1497. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1498. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1499. ((unsigned long)(
  1500. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1501. link_desc_align));
  1502. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1503. soc->link_desc_banks[i].base_paddr_unaligned) +
  1504. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1505. (unsigned long)(
  1506. soc->link_desc_banks[i].base_vaddr_unaligned));
  1507. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1508. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1509. FL("Link descriptor memory alloc failed"));
  1510. goto fail;
  1511. }
  1512. }
  1513. if (last_bank_size) {
  1514. /* Allocate last bank in case total memory required is not exact
  1515. * multiple of max_alloc_size
  1516. */
  1517. soc->link_desc_banks[i].base_vaddr_unaligned =
  1518. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1519. last_bank_size,
  1520. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1521. soc->link_desc_banks[i].size = last_bank_size;
  1522. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1523. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1524. ((unsigned long)(
  1525. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1526. link_desc_align));
  1527. soc->link_desc_banks[i].base_paddr =
  1528. (unsigned long)(
  1529. soc->link_desc_banks[i].base_paddr_unaligned) +
  1530. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1531. (unsigned long)(
  1532. soc->link_desc_banks[i].base_vaddr_unaligned));
  1533. }
  1534. /* Allocate and setup link descriptor idle list for HW internal use */
  1535. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1536. total_mem_size = entry_size * total_link_descs;
  1537. if (total_mem_size <= max_alloc_size) {
  1538. void *desc;
  1539. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1540. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1541. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1542. FL("Link desc idle ring setup failed"));
  1543. goto fail;
  1544. }
  1545. hal_srng_access_start_unlocked(soc->hal_soc,
  1546. soc->wbm_idle_link_ring.hal_srng);
  1547. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1548. soc->link_desc_banks[i].base_paddr; i++) {
  1549. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1550. ((unsigned long)(
  1551. soc->link_desc_banks[i].base_vaddr) -
  1552. (unsigned long)(
  1553. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1554. / link_desc_size;
  1555. unsigned long paddr = (unsigned long)(
  1556. soc->link_desc_banks[i].base_paddr);
  1557. while (num_entries && (desc = hal_srng_src_get_next(
  1558. soc->hal_soc,
  1559. soc->wbm_idle_link_ring.hal_srng))) {
  1560. hal_set_link_desc_addr(desc,
  1561. LINK_DESC_COOKIE(desc_id, i), paddr);
  1562. num_entries--;
  1563. desc_id++;
  1564. paddr += link_desc_size;
  1565. }
  1566. }
  1567. hal_srng_access_end_unlocked(soc->hal_soc,
  1568. soc->wbm_idle_link_ring.hal_srng);
  1569. } else {
  1570. uint32_t num_scatter_bufs;
  1571. uint32_t num_entries_per_buf;
  1572. uint32_t rem_entries;
  1573. uint8_t *scatter_buf_ptr;
  1574. uint16_t scatter_buf_num;
  1575. soc->wbm_idle_scatter_buf_size =
  1576. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1577. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1578. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1579. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1580. soc->hal_soc, total_mem_size,
  1581. soc->wbm_idle_scatter_buf_size);
  1582. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1583. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1584. FL("scatter bufs size out of bounds"));
  1585. goto fail;
  1586. }
  1587. for (i = 0; i < num_scatter_bufs; i++) {
  1588. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1589. qdf_mem_alloc_consistent(soc->osdev,
  1590. soc->osdev->dev,
  1591. soc->wbm_idle_scatter_buf_size,
  1592. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1593. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1594. QDF_TRACE(QDF_MODULE_ID_DP,
  1595. QDF_TRACE_LEVEL_ERROR,
  1596. FL("Scatter list memory alloc failed"));
  1597. goto fail;
  1598. }
  1599. }
  1600. /* Populate idle list scatter buffers with link descriptor
  1601. * pointers
  1602. */
  1603. scatter_buf_num = 0;
  1604. scatter_buf_ptr = (uint8_t *)(
  1605. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1606. rem_entries = num_entries_per_buf;
  1607. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1608. soc->link_desc_banks[i].base_paddr; i++) {
  1609. uint32_t num_link_descs =
  1610. (soc->link_desc_banks[i].size -
  1611. ((unsigned long)(
  1612. soc->link_desc_banks[i].base_vaddr) -
  1613. (unsigned long)(
  1614. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1615. / link_desc_size;
  1616. unsigned long paddr = (unsigned long)(
  1617. soc->link_desc_banks[i].base_paddr);
  1618. while (num_link_descs) {
  1619. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1620. LINK_DESC_COOKIE(desc_id, i), paddr);
  1621. num_link_descs--;
  1622. desc_id++;
  1623. paddr += link_desc_size;
  1624. rem_entries--;
  1625. if (rem_entries) {
  1626. scatter_buf_ptr += entry_size;
  1627. } else {
  1628. rem_entries = num_entries_per_buf;
  1629. scatter_buf_num++;
  1630. if (scatter_buf_num >= num_scatter_bufs)
  1631. break;
  1632. scatter_buf_ptr = (uint8_t *)(
  1633. soc->wbm_idle_scatter_buf_base_vaddr[
  1634. scatter_buf_num]);
  1635. }
  1636. }
  1637. }
  1638. /* Setup link descriptor idle list in HW */
  1639. hal_setup_link_idle_list(soc->hal_soc,
  1640. soc->wbm_idle_scatter_buf_base_paddr,
  1641. soc->wbm_idle_scatter_buf_base_vaddr,
  1642. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1643. (uint32_t)(scatter_buf_ptr -
  1644. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1645. scatter_buf_num-1])), total_link_descs);
  1646. }
  1647. return 0;
  1648. fail:
  1649. if (soc->wbm_idle_link_ring.hal_srng) {
  1650. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1651. WBM_IDLE_LINK, 0);
  1652. }
  1653. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1654. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1655. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1656. soc->wbm_idle_scatter_buf_size,
  1657. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1658. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1659. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1660. }
  1661. }
  1662. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1663. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1664. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1665. soc->link_desc_banks[i].size,
  1666. soc->link_desc_banks[i].base_vaddr_unaligned,
  1667. soc->link_desc_banks[i].base_paddr_unaligned,
  1668. 0);
  1669. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1670. }
  1671. }
  1672. return QDF_STATUS_E_FAILURE;
  1673. }
  1674. /*
  1675. * Free link descriptor pool that was setup HW
  1676. */
  1677. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1678. {
  1679. int i;
  1680. if (soc->wbm_idle_link_ring.hal_srng) {
  1681. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1682. WBM_IDLE_LINK, 0);
  1683. }
  1684. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1685. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1686. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1687. soc->wbm_idle_scatter_buf_size,
  1688. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1689. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1690. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1691. }
  1692. }
  1693. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1694. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1695. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1696. soc->link_desc_banks[i].size,
  1697. soc->link_desc_banks[i].base_vaddr_unaligned,
  1698. soc->link_desc_banks[i].base_paddr_unaligned,
  1699. 0);
  1700. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1701. }
  1702. }
  1703. }
  1704. #ifdef IPA_OFFLOAD
  1705. #define REO_DST_RING_SIZE_QCA6290 1023
  1706. #ifndef QCA_WIFI_QCA8074_VP
  1707. #define REO_DST_RING_SIZE_QCA8074 1023
  1708. #else
  1709. #define REO_DST_RING_SIZE_QCA8074 8
  1710. #endif /* QCA_WIFI_QCA8074_VP */
  1711. #else
  1712. #define REO_DST_RING_SIZE_QCA6290 1024
  1713. #ifndef QCA_WIFI_QCA8074_VP
  1714. #define REO_DST_RING_SIZE_QCA8074 2048
  1715. #else
  1716. #define REO_DST_RING_SIZE_QCA8074 8
  1717. #endif /* QCA_WIFI_QCA8074_VP */
  1718. #endif /* IPA_OFFLOAD */
  1719. /*
  1720. * dp_wds_aging_timer_fn() - Timer callback function for WDS aging
  1721. * @soc: Datapath SOC handle
  1722. *
  1723. * This is a timer function used to age out stale AST nodes from
  1724. * AST table
  1725. */
  1726. #ifdef FEATURE_WDS
  1727. static void dp_wds_aging_timer_fn(void *soc_hdl)
  1728. {
  1729. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1730. struct dp_pdev *pdev;
  1731. struct dp_vdev *vdev;
  1732. struct dp_peer *peer;
  1733. struct dp_ast_entry *ase, *temp_ase;
  1734. int i;
  1735. qdf_spin_lock_bh(&soc->ast_lock);
  1736. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1737. pdev = soc->pdev_list[i];
  1738. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1739. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1740. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1741. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1742. /*
  1743. * Do not expire static ast entries
  1744. * and HM WDS entries
  1745. */
  1746. if (ase->type !=
  1747. CDP_TXRX_AST_TYPE_WDS &&
  1748. ase->type != CDP_TXRX_AST_TYPE_MEC)
  1749. continue;
  1750. if (ase->is_active) {
  1751. ase->is_active = FALSE;
  1752. continue;
  1753. }
  1754. DP_STATS_INC(soc, ast.aged_out, 1);
  1755. dp_peer_del_ast(soc, ase);
  1756. }
  1757. }
  1758. }
  1759. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1760. }
  1761. qdf_spin_unlock_bh(&soc->ast_lock);
  1762. if (qdf_atomic_read(&soc->cmn_init_done))
  1763. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1764. }
  1765. /*
  1766. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1767. * @soc: Datapath SOC handle
  1768. *
  1769. * Return: None
  1770. */
  1771. static void dp_soc_wds_attach(struct dp_soc *soc)
  1772. {
  1773. qdf_timer_init(soc->osdev, &soc->wds_aging_timer,
  1774. dp_wds_aging_timer_fn, (void *)soc,
  1775. QDF_TIMER_TYPE_WAKE_APPS);
  1776. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1777. }
  1778. /*
  1779. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1780. * @txrx_soc: DP SOC handle
  1781. *
  1782. * Return: None
  1783. */
  1784. static void dp_soc_wds_detach(struct dp_soc *soc)
  1785. {
  1786. qdf_timer_stop(&soc->wds_aging_timer);
  1787. qdf_timer_free(&soc->wds_aging_timer);
  1788. }
  1789. #else
  1790. static void dp_soc_wds_attach(struct dp_soc *soc)
  1791. {
  1792. }
  1793. static void dp_soc_wds_detach(struct dp_soc *soc)
  1794. {
  1795. }
  1796. #endif
  1797. /*
  1798. * dp_soc_reset_ring_map() - Reset cpu ring map
  1799. * @soc: Datapath soc handler
  1800. *
  1801. * This api resets the default cpu ring map
  1802. */
  1803. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1804. {
  1805. uint8_t i;
  1806. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1807. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1808. if (nss_config == 1) {
  1809. /*
  1810. * Setting Tx ring map for one nss offloaded radio
  1811. */
  1812. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1813. } else if (nss_config == 2) {
  1814. /*
  1815. * Setting Tx ring for two nss offloaded radios
  1816. */
  1817. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1818. } else {
  1819. /*
  1820. * Setting Tx ring map for all nss offloaded radios
  1821. */
  1822. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_ALL_RADIO_OFFLOADED_MAP][i];
  1823. }
  1824. }
  1825. }
  1826. /*
  1827. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1828. * @dp_soc - DP soc handle
  1829. * @ring_type - ring type
  1830. * @ring_num - ring_num
  1831. *
  1832. * return 0 or 1
  1833. */
  1834. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1835. {
  1836. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1837. uint8_t status = 0;
  1838. switch (ring_type) {
  1839. case WBM2SW_RELEASE:
  1840. case REO_DST:
  1841. case RXDMA_BUF:
  1842. status = ((nss_config) & (1 << ring_num));
  1843. break;
  1844. default:
  1845. break;
  1846. }
  1847. return status;
  1848. }
  1849. /*
  1850. * dp_soc_reset_intr_mask() - reset interrupt mask
  1851. * @dp_soc - DP Soc handle
  1852. *
  1853. * Return: Return void
  1854. */
  1855. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1856. {
  1857. uint8_t j;
  1858. int *grp_mask = NULL;
  1859. int group_number, mask, num_ring;
  1860. /* number of tx ring */
  1861. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1862. /*
  1863. * group mask for tx completion ring.
  1864. */
  1865. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1866. /* loop and reset the mask for only offloaded ring */
  1867. for (j = 0; j < num_ring; j++) {
  1868. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1869. continue;
  1870. }
  1871. /*
  1872. * Group number corresponding to tx offloaded ring.
  1873. */
  1874. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1875. if (group_number < 0) {
  1876. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1877. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1878. WBM2SW_RELEASE, j);
  1879. return;
  1880. }
  1881. /* reset the tx mask for offloaded ring */
  1882. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1883. mask &= (~(1 << j));
  1884. /*
  1885. * reset the interrupt mask for offloaded ring.
  1886. */
  1887. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1888. }
  1889. /* number of rx rings */
  1890. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1891. /*
  1892. * group mask for reo destination ring.
  1893. */
  1894. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1895. /* loop and reset the mask for only offloaded ring */
  1896. for (j = 0; j < num_ring; j++) {
  1897. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  1898. continue;
  1899. }
  1900. /*
  1901. * Group number corresponding to rx offloaded ring.
  1902. */
  1903. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1904. if (group_number < 0) {
  1905. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1906. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1907. REO_DST, j);
  1908. return;
  1909. }
  1910. /* set the interrupt mask for offloaded ring */
  1911. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1912. mask &= (~(1 << j));
  1913. /*
  1914. * set the interrupt mask to zero for rx offloaded radio.
  1915. */
  1916. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1917. }
  1918. /*
  1919. * group mask for Rx buffer refill ring
  1920. */
  1921. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1922. /* loop and reset the mask for only offloaded ring */
  1923. for (j = 0; j < MAX_PDEV_CNT; j++) {
  1924. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  1925. continue;
  1926. }
  1927. /*
  1928. * Group number corresponding to rx offloaded ring.
  1929. */
  1930. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1931. if (group_number < 0) {
  1932. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1933. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1934. REO_DST, j);
  1935. return;
  1936. }
  1937. /* set the interrupt mask for offloaded ring */
  1938. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1939. group_number);
  1940. mask &= (~(1 << j));
  1941. /*
  1942. * set the interrupt mask to zero for rx offloaded radio.
  1943. */
  1944. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1945. group_number, mask);
  1946. }
  1947. }
  1948. #ifdef IPA_OFFLOAD
  1949. /**
  1950. * dp_reo_remap_config() - configure reo remap register value based
  1951. * nss configuration.
  1952. * based on offload_radio value below remap configuration
  1953. * get applied.
  1954. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  1955. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  1956. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  1957. * 3 - both Radios handled by NSS (remap not required)
  1958. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  1959. *
  1960. * @remap1: output parameter indicates reo remap 1 register value
  1961. * @remap2: output parameter indicates reo remap 2 register value
  1962. * Return: bool type, true if remap is configured else false.
  1963. */
  1964. static bool dp_reo_remap_config(struct dp_soc *soc,
  1965. uint32_t *remap1,
  1966. uint32_t *remap2)
  1967. {
  1968. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  1969. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  1970. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  1971. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  1972. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  1973. return true;
  1974. }
  1975. #else
  1976. static bool dp_reo_remap_config(struct dp_soc *soc,
  1977. uint32_t *remap1,
  1978. uint32_t *remap2)
  1979. {
  1980. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1981. switch (offload_radio) {
  1982. case 0:
  1983. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1984. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1985. (0x3 << 18) | (0x4 << 21)) << 8;
  1986. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1987. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1988. (0x3 << 18) | (0x4 << 21)) << 8;
  1989. break;
  1990. case 1:
  1991. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  1992. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  1993. (0x2 << 18) | (0x3 << 21)) << 8;
  1994. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  1995. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  1996. (0x4 << 18) | (0x2 << 21)) << 8;
  1997. break;
  1998. case 2:
  1999. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  2000. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  2001. (0x1 << 18) | (0x3 << 21)) << 8;
  2002. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  2003. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  2004. (0x4 << 18) | (0x1 << 21)) << 8;
  2005. break;
  2006. case 3:
  2007. /* return false if both radios are offloaded to NSS */
  2008. return false;
  2009. }
  2010. dp_debug("remap1 %x remap2 %x offload_radio %u",
  2011. *remap1, *remap2, offload_radio);
  2012. return true;
  2013. }
  2014. #endif
  2015. /*
  2016. * dp_reo_frag_dst_set() - configure reo register to set the
  2017. * fragment destination ring
  2018. * @soc : Datapath soc
  2019. * @frag_dst_ring : output parameter to set fragment destination ring
  2020. *
  2021. * Based on offload_radio below fragment destination rings is selected
  2022. * 0 - TCL
  2023. * 1 - SW1
  2024. * 2 - SW2
  2025. * 3 - SW3
  2026. * 4 - SW4
  2027. * 5 - Release
  2028. * 6 - FW
  2029. * 7 - alternate select
  2030. *
  2031. * return: void
  2032. */
  2033. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  2034. {
  2035. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2036. switch (offload_radio) {
  2037. case 0:
  2038. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  2039. break;
  2040. case 3:
  2041. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  2042. break;
  2043. default:
  2044. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2045. FL("dp_reo_frag_dst_set invalid offload radio config"));
  2046. break;
  2047. }
  2048. }
  2049. /*
  2050. * dp_soc_cmn_setup() - Common SoC level initializion
  2051. * @soc: Datapath SOC handle
  2052. *
  2053. * This is an internal function used to setup common SOC data structures,
  2054. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2055. */
  2056. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2057. {
  2058. int i;
  2059. struct hal_reo_params reo_params;
  2060. int tx_ring_size;
  2061. int tx_comp_ring_size;
  2062. int reo_dst_ring_size;
  2063. uint32_t entries;
  2064. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2065. if (qdf_atomic_read(&soc->cmn_init_done))
  2066. return 0;
  2067. if (dp_hw_link_desc_pool_setup(soc))
  2068. goto fail1;
  2069. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2070. /* Setup SRNG rings */
  2071. /* Common rings */
  2072. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2073. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  2074. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2075. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2076. goto fail1;
  2077. }
  2078. soc->num_tcl_data_rings = 0;
  2079. /* Tx data rings */
  2080. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2081. soc->num_tcl_data_rings =
  2082. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2083. tx_comp_ring_size =
  2084. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2085. tx_ring_size =
  2086. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2087. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2088. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2089. TCL_DATA, i, 0, tx_ring_size)) {
  2090. QDF_TRACE(QDF_MODULE_ID_DP,
  2091. QDF_TRACE_LEVEL_ERROR,
  2092. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2093. goto fail1;
  2094. }
  2095. /*
  2096. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2097. * count
  2098. */
  2099. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2100. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2101. QDF_TRACE(QDF_MODULE_ID_DP,
  2102. QDF_TRACE_LEVEL_ERROR,
  2103. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2104. goto fail1;
  2105. }
  2106. }
  2107. } else {
  2108. /* This will be incremented during per pdev ring setup */
  2109. soc->num_tcl_data_rings = 0;
  2110. }
  2111. if (dp_tx_soc_attach(soc)) {
  2112. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2113. FL("dp_tx_soc_attach failed"));
  2114. goto fail1;
  2115. }
  2116. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2117. /* TCL command and status rings */
  2118. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2119. entries)) {
  2120. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2121. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2122. goto fail1;
  2123. }
  2124. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2125. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2126. entries)) {
  2127. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2128. FL("dp_srng_setup failed for tcl_status_ring"));
  2129. goto fail1;
  2130. }
  2131. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2132. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2133. * descriptors
  2134. */
  2135. /* Rx data rings */
  2136. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2137. soc->num_reo_dest_rings =
  2138. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2139. QDF_TRACE(QDF_MODULE_ID_DP,
  2140. QDF_TRACE_LEVEL_INFO,
  2141. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2142. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2143. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2144. i, 0, reo_dst_ring_size)) {
  2145. QDF_TRACE(QDF_MODULE_ID_DP,
  2146. QDF_TRACE_LEVEL_ERROR,
  2147. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2148. goto fail1;
  2149. }
  2150. }
  2151. } else {
  2152. /* This will be incremented during per pdev ring setup */
  2153. soc->num_reo_dest_rings = 0;
  2154. }
  2155. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2156. /* LMAC RxDMA to SW Rings configuration */
  2157. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2158. /* Only valid for MCL */
  2159. struct dp_pdev *pdev = soc->pdev_list[0];
  2160. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2161. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2162. RXDMA_DST, 0, i,
  2163. entries)) {
  2164. QDF_TRACE(QDF_MODULE_ID_DP,
  2165. QDF_TRACE_LEVEL_ERROR,
  2166. FL(RNG_ERR "rxdma_err_dst_ring"));
  2167. goto fail1;
  2168. }
  2169. }
  2170. }
  2171. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2172. /* REO reinjection ring */
  2173. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2174. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2175. entries)) {
  2176. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2177. FL("dp_srng_setup failed for reo_reinject_ring"));
  2178. goto fail1;
  2179. }
  2180. /* Rx release ring */
  2181. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2182. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2183. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2184. FL("dp_srng_setup failed for rx_rel_ring"));
  2185. goto fail1;
  2186. }
  2187. /* Rx exception ring */
  2188. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2189. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2190. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2191. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2192. FL("dp_srng_setup failed for reo_exception_ring"));
  2193. goto fail1;
  2194. }
  2195. /* REO command and status rings */
  2196. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2197. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2198. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2199. FL("dp_srng_setup failed for reo_cmd_ring"));
  2200. goto fail1;
  2201. }
  2202. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2203. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2204. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2205. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2206. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2207. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2208. FL("dp_srng_setup failed for reo_status_ring"));
  2209. goto fail1;
  2210. }
  2211. qdf_spinlock_create(&soc->ast_lock);
  2212. dp_soc_wds_attach(soc);
  2213. /* Reset the cpu ring map if radio is NSS offloaded */
  2214. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2215. dp_soc_reset_cpu_ring_map(soc);
  2216. dp_soc_reset_intr_mask(soc);
  2217. }
  2218. /* Setup HW REO */
  2219. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2220. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2221. /*
  2222. * Reo ring remap is not required if both radios
  2223. * are offloaded to NSS
  2224. */
  2225. if (!dp_reo_remap_config(soc,
  2226. &reo_params.remap1,
  2227. &reo_params.remap2))
  2228. goto out;
  2229. reo_params.rx_hash_enabled = true;
  2230. }
  2231. /* setup the global rx defrag waitlist */
  2232. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2233. soc->rx.defrag.timeout_ms =
  2234. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2235. soc->rx.flags.defrag_timeout_check =
  2236. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2237. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2238. out:
  2239. /*
  2240. * set the fragment destination ring
  2241. */
  2242. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2243. hal_reo_setup(soc->hal_soc, &reo_params);
  2244. qdf_atomic_set(&soc->cmn_init_done, 1);
  2245. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2246. return 0;
  2247. fail1:
  2248. /*
  2249. * Cleanup will be done as part of soc_detach, which will
  2250. * be called on pdev attach failure
  2251. */
  2252. return QDF_STATUS_E_FAILURE;
  2253. }
  2254. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2255. static void dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2256. {
  2257. struct cdp_lro_hash_config lro_hash;
  2258. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2259. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2260. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2261. FL("LRO disabled RX hash disabled"));
  2262. return;
  2263. }
  2264. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2265. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  2266. lro_hash.lro_enable = 1;
  2267. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2268. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2269. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2270. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2271. }
  2272. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  2273. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2274. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2275. LRO_IPV4_SEED_ARR_SZ));
  2276. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2277. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2278. LRO_IPV6_SEED_ARR_SZ));
  2279. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2280. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2281. lro_hash.lro_enable, lro_hash.tcp_flag,
  2282. lro_hash.tcp_flag_mask);
  2283. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2284. QDF_TRACE_LEVEL_ERROR,
  2285. (void *)lro_hash.toeplitz_hash_ipv4,
  2286. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2287. LRO_IPV4_SEED_ARR_SZ));
  2288. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2289. QDF_TRACE_LEVEL_ERROR,
  2290. (void *)lro_hash.toeplitz_hash_ipv6,
  2291. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2292. LRO_IPV6_SEED_ARR_SZ));
  2293. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2294. if (soc->cdp_soc.ol_ops->lro_hash_config)
  2295. (void)soc->cdp_soc.ol_ops->lro_hash_config
  2296. (pdev->ctrl_pdev, &lro_hash);
  2297. }
  2298. /*
  2299. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2300. * @soc: data path SoC handle
  2301. * @pdev: Physical device handle
  2302. *
  2303. * Return: 0 - success, > 0 - failure
  2304. */
  2305. #ifdef QCA_HOST2FW_RXBUF_RING
  2306. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2307. struct dp_pdev *pdev)
  2308. {
  2309. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2310. int max_mac_rings;
  2311. int i;
  2312. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2313. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2314. for (i = 0; i < max_mac_rings; i++) {
  2315. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2316. "%s: pdev_id %d mac_id %d",
  2317. __func__, pdev->pdev_id, i);
  2318. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2319. RXDMA_BUF, 1, i,
  2320. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2321. QDF_TRACE(QDF_MODULE_ID_DP,
  2322. QDF_TRACE_LEVEL_ERROR,
  2323. FL("failed rx mac ring setup"));
  2324. return QDF_STATUS_E_FAILURE;
  2325. }
  2326. }
  2327. return QDF_STATUS_SUCCESS;
  2328. }
  2329. #else
  2330. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2331. struct dp_pdev *pdev)
  2332. {
  2333. return QDF_STATUS_SUCCESS;
  2334. }
  2335. #endif
  2336. /**
  2337. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2338. * @pdev - DP_PDEV handle
  2339. *
  2340. * Return: void
  2341. */
  2342. static inline void
  2343. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2344. {
  2345. uint8_t map_id;
  2346. struct dp_soc *soc = pdev->soc;
  2347. if (!soc)
  2348. return;
  2349. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2350. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2351. default_dscp_tid_map,
  2352. sizeof(default_dscp_tid_map));
  2353. }
  2354. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2355. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2356. default_dscp_tid_map,
  2357. map_id);
  2358. }
  2359. }
  2360. #ifdef IPA_OFFLOAD
  2361. /**
  2362. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2363. * @soc: data path instance
  2364. * @pdev: core txrx pdev context
  2365. *
  2366. * Return: QDF_STATUS_SUCCESS: success
  2367. * QDF_STATUS_E_RESOURCES: Error return
  2368. */
  2369. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2370. struct dp_pdev *pdev)
  2371. {
  2372. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2373. int entries;
  2374. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2375. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2376. /* Setup second Rx refill buffer ring */
  2377. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2378. IPA_RX_REFILL_BUF_RING_IDX,
  2379. pdev->pdev_id,
  2380. entries)) {
  2381. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2382. FL("dp_srng_setup failed second rx refill ring"));
  2383. return QDF_STATUS_E_FAILURE;
  2384. }
  2385. return QDF_STATUS_SUCCESS;
  2386. }
  2387. /**
  2388. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2389. * @soc: data path instance
  2390. * @pdev: core txrx pdev context
  2391. *
  2392. * Return: void
  2393. */
  2394. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2395. struct dp_pdev *pdev)
  2396. {
  2397. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2398. IPA_RX_REFILL_BUF_RING_IDX);
  2399. }
  2400. #else
  2401. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2402. struct dp_pdev *pdev)
  2403. {
  2404. return QDF_STATUS_SUCCESS;
  2405. }
  2406. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2407. struct dp_pdev *pdev)
  2408. {
  2409. }
  2410. #endif
  2411. #if !defined(DISABLE_MON_CONFIG)
  2412. /**
  2413. * dp_mon_rings_setup() - Initialize Monitor rings based on target
  2414. * @soc: soc handle
  2415. * @pdev: physical device handle
  2416. *
  2417. * Return: nonzero on failure and zero on success
  2418. */
  2419. static
  2420. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2421. {
  2422. int mac_id = 0;
  2423. int pdev_id = pdev->pdev_id;
  2424. int entries;
  2425. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2426. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2427. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2428. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2429. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2430. entries =
  2431. wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2432. if (dp_srng_setup(soc,
  2433. &pdev->rxdma_mon_buf_ring[mac_id],
  2434. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2435. entries)) {
  2436. QDF_TRACE(QDF_MODULE_ID_DP,
  2437. QDF_TRACE_LEVEL_ERROR,
  2438. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2439. return QDF_STATUS_E_NOMEM;
  2440. }
  2441. entries =
  2442. wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2443. if (dp_srng_setup(soc,
  2444. &pdev->rxdma_mon_dst_ring[mac_id],
  2445. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2446. entries)) {
  2447. QDF_TRACE(QDF_MODULE_ID_DP,
  2448. QDF_TRACE_LEVEL_ERROR,
  2449. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2450. return QDF_STATUS_E_NOMEM;
  2451. }
  2452. entries =
  2453. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2454. if (dp_srng_setup(soc,
  2455. &pdev->rxdma_mon_status_ring[mac_id],
  2456. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2457. entries)) {
  2458. QDF_TRACE(QDF_MODULE_ID_DP,
  2459. QDF_TRACE_LEVEL_ERROR,
  2460. FL(RNG_ERR "rxdma_mon_status_ring"));
  2461. return QDF_STATUS_E_NOMEM;
  2462. }
  2463. entries =
  2464. wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2465. if (dp_srng_setup(soc,
  2466. &pdev->rxdma_mon_desc_ring[mac_id],
  2467. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2468. entries)) {
  2469. QDF_TRACE(QDF_MODULE_ID_DP,
  2470. QDF_TRACE_LEVEL_ERROR,
  2471. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2472. return QDF_STATUS_E_NOMEM;
  2473. }
  2474. } else {
  2475. entries =
  2476. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2477. if (dp_srng_setup(soc,
  2478. &pdev->rxdma_mon_status_ring[mac_id],
  2479. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2480. entries)) {
  2481. QDF_TRACE(QDF_MODULE_ID_DP,
  2482. QDF_TRACE_LEVEL_ERROR,
  2483. FL(RNG_ERR "rxdma_mon_status_ring"));
  2484. return QDF_STATUS_E_NOMEM;
  2485. }
  2486. }
  2487. }
  2488. return QDF_STATUS_SUCCESS;
  2489. }
  2490. #else
  2491. static
  2492. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2493. {
  2494. return QDF_STATUS_SUCCESS;
  2495. }
  2496. #endif
  2497. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2498. * @pdev_hdl: pdev handle
  2499. */
  2500. #ifdef ATH_SUPPORT_EXT_STAT
  2501. void dp_iterate_update_peer_list(void *pdev_hdl)
  2502. {
  2503. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2504. struct dp_vdev *vdev = NULL;
  2505. struct dp_peer *peer = NULL;
  2506. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2507. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2508. dp_cal_client_update_peer_stats(&peer->stats);
  2509. }
  2510. }
  2511. }
  2512. #else
  2513. void dp_iterate_update_peer_list(void *pdev_hdl)
  2514. {
  2515. }
  2516. #endif
  2517. /*
  2518. * dp_pdev_attach_wifi3() - attach txrx pdev
  2519. * @ctrl_pdev: Opaque PDEV object
  2520. * @txrx_soc: Datapath SOC handle
  2521. * @htc_handle: HTC handle for host-target interface
  2522. * @qdf_osdev: QDF OS device
  2523. * @pdev_id: PDEV ID
  2524. *
  2525. * Return: DP PDEV handle on success, NULL on failure
  2526. */
  2527. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2528. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2529. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2530. {
  2531. int tx_ring_size;
  2532. int tx_comp_ring_size;
  2533. int reo_dst_ring_size;
  2534. int entries;
  2535. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2536. int nss_cfg;
  2537. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2538. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  2539. if (!pdev) {
  2540. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2541. FL("DP PDEV memory allocation failed"));
  2542. goto fail0;
  2543. }
  2544. pdev->invalid_peer = qdf_mem_malloc(sizeof(struct dp_peer));
  2545. if (!pdev->invalid_peer) {
  2546. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2547. FL("Invalid peer memory allocation failed"));
  2548. qdf_mem_free(pdev);
  2549. goto fail0;
  2550. }
  2551. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2552. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2553. if (!pdev->wlan_cfg_ctx) {
  2554. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2555. FL("pdev cfg_attach failed"));
  2556. qdf_mem_free(pdev->invalid_peer);
  2557. qdf_mem_free(pdev);
  2558. goto fail0;
  2559. }
  2560. /*
  2561. * set nss pdev config based on soc config
  2562. */
  2563. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2564. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2565. (nss_cfg & (1 << pdev_id)));
  2566. pdev->soc = soc;
  2567. pdev->ctrl_pdev = ctrl_pdev;
  2568. pdev->pdev_id = pdev_id;
  2569. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  2570. soc->pdev_list[pdev_id] = pdev;
  2571. soc->pdev_count++;
  2572. TAILQ_INIT(&pdev->vdev_list);
  2573. qdf_spinlock_create(&pdev->vdev_list_lock);
  2574. pdev->vdev_count = 0;
  2575. qdf_spinlock_create(&pdev->tx_mutex);
  2576. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2577. TAILQ_INIT(&pdev->neighbour_peers_list);
  2578. pdev->neighbour_peers_added = false;
  2579. if (dp_soc_cmn_setup(soc)) {
  2580. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2581. FL("dp_soc_cmn_setup failed"));
  2582. goto fail1;
  2583. }
  2584. /* Setup per PDEV TCL rings if configured */
  2585. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2586. tx_ring_size =
  2587. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2588. tx_comp_ring_size =
  2589. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2590. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2591. pdev_id, pdev_id, tx_ring_size)) {
  2592. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2593. FL("dp_srng_setup failed for tcl_data_ring"));
  2594. goto fail1;
  2595. }
  2596. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2597. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2598. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2599. FL("dp_srng_setup failed for tx_comp_ring"));
  2600. goto fail1;
  2601. }
  2602. soc->num_tcl_data_rings++;
  2603. }
  2604. /* Tx specific init */
  2605. if (dp_tx_pdev_attach(pdev)) {
  2606. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2607. FL("dp_tx_pdev_attach failed"));
  2608. goto fail1;
  2609. }
  2610. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2611. /* Setup per PDEV REO rings if configured */
  2612. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2613. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2614. pdev_id, pdev_id, reo_dst_ring_size)) {
  2615. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2616. FL("dp_srng_setup failed for reo_dest_ringn"));
  2617. goto fail1;
  2618. }
  2619. soc->num_reo_dest_rings++;
  2620. }
  2621. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2622. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2623. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2624. FL("dp_srng_setup failed rx refill ring"));
  2625. goto fail1;
  2626. }
  2627. if (dp_rxdma_ring_setup(soc, pdev)) {
  2628. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2629. FL("RXDMA ring config failed"));
  2630. goto fail1;
  2631. }
  2632. if (dp_mon_rings_setup(soc, pdev)) {
  2633. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2634. FL("MONITOR rings setup failed"));
  2635. goto fail1;
  2636. }
  2637. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2638. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2639. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2640. 0, pdev_id,
  2641. entries)) {
  2642. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2643. FL(RNG_ERR "rxdma_err_dst_ring"));
  2644. goto fail1;
  2645. }
  2646. }
  2647. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2648. goto fail1;
  2649. if (dp_ipa_ring_resource_setup(soc, pdev))
  2650. goto fail1;
  2651. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2652. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2653. FL("dp_ipa_uc_attach failed"));
  2654. goto fail1;
  2655. }
  2656. /* Rx specific init */
  2657. if (dp_rx_pdev_attach(pdev)) {
  2658. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2659. FL("dp_rx_pdev_attach failed"));
  2660. goto fail1;
  2661. }
  2662. DP_STATS_INIT(pdev);
  2663. /* Monitor filter init */
  2664. pdev->mon_filter_mode = MON_FILTER_ALL;
  2665. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2666. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2667. pdev->fp_data_filter = FILTER_DATA_ALL;
  2668. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2669. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2670. pdev->mo_data_filter = FILTER_DATA_ALL;
  2671. dp_local_peer_id_pool_init(pdev);
  2672. dp_dscp_tid_map_setup(pdev);
  2673. /* Rx monitor mode specific init */
  2674. if (dp_rx_pdev_mon_attach(pdev)) {
  2675. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2676. "dp_rx_pdev_mon_attach failed");
  2677. goto fail1;
  2678. }
  2679. if (dp_wdi_event_attach(pdev)) {
  2680. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2681. "dp_wdi_evet_attach failed");
  2682. goto fail1;
  2683. }
  2684. /* set the reo destination during initialization */
  2685. pdev->reo_dest = pdev->pdev_id + 1;
  2686. /*
  2687. * initialize ppdu tlv list
  2688. */
  2689. TAILQ_INIT(&pdev->ppdu_info_list);
  2690. pdev->tlv_count = 0;
  2691. pdev->list_depth = 0;
  2692. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  2693. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  2694. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  2695. TRUE);
  2696. /* initlialize cal client timer */
  2697. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  2698. &dp_iterate_update_peer_list);
  2699. return (struct cdp_pdev *)pdev;
  2700. fail1:
  2701. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  2702. fail0:
  2703. return NULL;
  2704. }
  2705. /*
  2706. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2707. * @soc: data path SoC handle
  2708. * @pdev: Physical device handle
  2709. *
  2710. * Return: void
  2711. */
  2712. #ifdef QCA_HOST2FW_RXBUF_RING
  2713. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2714. struct dp_pdev *pdev)
  2715. {
  2716. int max_mac_rings =
  2717. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2718. int i;
  2719. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2720. max_mac_rings : MAX_RX_MAC_RINGS;
  2721. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2722. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2723. RXDMA_BUF, 1);
  2724. qdf_timer_free(&soc->mon_reap_timer);
  2725. }
  2726. #else
  2727. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2728. struct dp_pdev *pdev)
  2729. {
  2730. }
  2731. #endif
  2732. /*
  2733. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2734. * @pdev: device object
  2735. *
  2736. * Return: void
  2737. */
  2738. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2739. {
  2740. struct dp_neighbour_peer *peer = NULL;
  2741. struct dp_neighbour_peer *temp_peer = NULL;
  2742. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2743. neighbour_peer_list_elem, temp_peer) {
  2744. /* delete this peer from the list */
  2745. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2746. peer, neighbour_peer_list_elem);
  2747. qdf_mem_free(peer);
  2748. }
  2749. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2750. }
  2751. /**
  2752. * dp_htt_ppdu_stats_detach() - detach stats resources
  2753. * @pdev: Datapath PDEV handle
  2754. *
  2755. * Return: void
  2756. */
  2757. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  2758. {
  2759. struct ppdu_info *ppdu_info, *ppdu_info_next;
  2760. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  2761. ppdu_info_list_elem, ppdu_info_next) {
  2762. if (!ppdu_info)
  2763. break;
  2764. qdf_assert_always(ppdu_info->nbuf);
  2765. qdf_nbuf_free(ppdu_info->nbuf);
  2766. qdf_mem_free(ppdu_info);
  2767. }
  2768. }
  2769. #if !defined(DISABLE_MON_CONFIG)
  2770. /**
  2771. * dp_mon_ring_deinit() - Cleanup Monitor rings
  2772. *
  2773. * @soc: soc handle
  2774. * @pdev: datapath physical dev handle
  2775. * @mac_id: mac number
  2776. *
  2777. * Return: None
  2778. */
  2779. static
  2780. void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2781. int mac_id)
  2782. {
  2783. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2784. dp_srng_cleanup(soc,
  2785. &pdev->rxdma_mon_buf_ring[mac_id],
  2786. RXDMA_MONITOR_BUF, 0);
  2787. dp_srng_cleanup(soc,
  2788. &pdev->rxdma_mon_dst_ring[mac_id],
  2789. RXDMA_MONITOR_DST, 0);
  2790. dp_srng_cleanup(soc,
  2791. &pdev->rxdma_mon_status_ring[mac_id],
  2792. RXDMA_MONITOR_STATUS, 0);
  2793. dp_srng_cleanup(soc,
  2794. &pdev->rxdma_mon_desc_ring[mac_id],
  2795. RXDMA_MONITOR_DESC, 0);
  2796. dp_srng_cleanup(soc,
  2797. &pdev->rxdma_err_dst_ring[mac_id],
  2798. RXDMA_DST, 0);
  2799. } else {
  2800. dp_srng_cleanup(soc,
  2801. &pdev->rxdma_mon_status_ring[mac_id],
  2802. RXDMA_MONITOR_STATUS, 0);
  2803. dp_srng_cleanup(soc,
  2804. &pdev->rxdma_err_dst_ring[mac_id],
  2805. RXDMA_DST, 0);
  2806. }
  2807. }
  2808. #else
  2809. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2810. int mac_id)
  2811. {
  2812. }
  2813. #endif
  2814. /*
  2815. * dp_pdev_detach_wifi3() - detach txrx pdev
  2816. * @txrx_pdev: Datapath PDEV handle
  2817. * @force: Force detach
  2818. *
  2819. */
  2820. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  2821. {
  2822. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2823. struct dp_soc *soc = pdev->soc;
  2824. qdf_nbuf_t curr_nbuf, next_nbuf;
  2825. int mac_id;
  2826. dp_wdi_event_detach(pdev);
  2827. dp_tx_pdev_detach(pdev);
  2828. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2829. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2830. TCL_DATA, pdev->pdev_id);
  2831. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2832. WBM2SW_RELEASE, pdev->pdev_id);
  2833. }
  2834. dp_pktlogmod_exit(pdev);
  2835. dp_rx_pdev_detach(pdev);
  2836. dp_rx_pdev_mon_detach(pdev);
  2837. dp_neighbour_peers_detach(pdev);
  2838. qdf_spinlock_destroy(&pdev->tx_mutex);
  2839. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  2840. dp_ipa_uc_detach(soc, pdev);
  2841. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  2842. /* Cleanup per PDEV REO rings if configured */
  2843. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2844. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2845. REO_DST, pdev->pdev_id);
  2846. }
  2847. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2848. dp_rxdma_ring_cleanup(soc, pdev);
  2849. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2850. dp_mon_ring_deinit(soc, pdev, mac_id);
  2851. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2852. RXDMA_DST, 0);
  2853. }
  2854. curr_nbuf = pdev->invalid_peer_head_msdu;
  2855. while (curr_nbuf) {
  2856. next_nbuf = qdf_nbuf_next(curr_nbuf);
  2857. qdf_nbuf_free(curr_nbuf);
  2858. curr_nbuf = next_nbuf;
  2859. }
  2860. dp_htt_ppdu_stats_detach(pdev);
  2861. qdf_nbuf_free(pdev->sojourn_buf);
  2862. dp_cal_client_detach(&pdev->cal_client_ctx);
  2863. soc->pdev_list[pdev->pdev_id] = NULL;
  2864. soc->pdev_count--;
  2865. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2866. qdf_mem_free(pdev->invalid_peer);
  2867. qdf_mem_free(pdev->dp_txrx_handle);
  2868. qdf_mem_free(pdev);
  2869. }
  2870. /*
  2871. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2872. * @soc: DP SOC handle
  2873. */
  2874. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2875. {
  2876. struct reo_desc_list_node *desc;
  2877. struct dp_rx_tid *rx_tid;
  2878. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2879. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2880. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2881. rx_tid = &desc->rx_tid;
  2882. qdf_mem_unmap_nbytes_single(soc->osdev,
  2883. rx_tid->hw_qdesc_paddr,
  2884. QDF_DMA_BIDIRECTIONAL,
  2885. rx_tid->hw_qdesc_alloc_size);
  2886. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2887. qdf_mem_free(desc);
  2888. }
  2889. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2890. qdf_list_destroy(&soc->reo_desc_freelist);
  2891. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2892. }
  2893. /*
  2894. * dp_soc_detach_wifi3() - Detach txrx SOC
  2895. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2896. */
  2897. static void dp_soc_detach_wifi3(void *txrx_soc)
  2898. {
  2899. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2900. int i;
  2901. qdf_atomic_set(&soc->cmn_init_done, 0);
  2902. qdf_flush_work(&soc->htt_stats.work);
  2903. qdf_disable_work(&soc->htt_stats.work);
  2904. /* Free pending htt stats messages */
  2905. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  2906. dp_reo_cmdlist_destroy(soc);
  2907. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2908. if (soc->pdev_list[i])
  2909. dp_pdev_detach_wifi3(
  2910. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2911. }
  2912. dp_peer_find_detach(soc);
  2913. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2914. * SW descriptors
  2915. */
  2916. /* Free the ring memories */
  2917. /* Common rings */
  2918. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2919. dp_tx_soc_detach(soc);
  2920. /* Tx data rings */
  2921. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2922. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2923. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  2924. TCL_DATA, i);
  2925. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  2926. WBM2SW_RELEASE, i);
  2927. }
  2928. }
  2929. /* TCL command and status rings */
  2930. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  2931. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  2932. /* Rx data rings */
  2933. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2934. soc->num_reo_dest_rings =
  2935. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2936. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2937. /* TODO: Get number of rings and ring sizes
  2938. * from wlan_cfg
  2939. */
  2940. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  2941. REO_DST, i);
  2942. }
  2943. }
  2944. /* REO reinjection ring */
  2945. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  2946. /* Rx release ring */
  2947. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  2948. /* Rx exception ring */
  2949. /* TODO: Better to store ring_type and ring_num in
  2950. * dp_srng during setup
  2951. */
  2952. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  2953. /* REO command and status rings */
  2954. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  2955. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  2956. dp_hw_link_desc_pool_cleanup(soc);
  2957. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  2958. qdf_spinlock_destroy(&soc->htt_stats.lock);
  2959. htt_soc_detach(soc->htt_handle);
  2960. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  2961. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2962. dp_reo_desc_freelist_destroy(soc);
  2963. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  2964. dp_soc_wds_detach(soc);
  2965. qdf_spinlock_destroy(&soc->ast_lock);
  2966. qdf_mem_free(soc);
  2967. }
  2968. #if !defined(DISABLE_MON_CONFIG)
  2969. /**
  2970. * dp_mon_htt_srng_setup() - Prepare HTT messages for Monitor rings
  2971. * @soc: soc handle
  2972. * @pdev: physical device handle
  2973. * @mac_id: ring number
  2974. * @mac_for_pdev: mac_id
  2975. *
  2976. * Return: non-zero for failure, zero for success
  2977. */
  2978. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  2979. struct dp_pdev *pdev,
  2980. int mac_id,
  2981. int mac_for_pdev)
  2982. {
  2983. QDF_STATUS status = QDF_STATUS_SUCCESS;
  2984. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2985. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2986. pdev->rxdma_mon_buf_ring[mac_id]
  2987. .hal_srng,
  2988. RXDMA_MONITOR_BUF);
  2989. if (status != QDF_STATUS_SUCCESS) {
  2990. dp_err("Failed to send htt srng setup message for Rxdma mon buf ring");
  2991. return status;
  2992. }
  2993. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2994. pdev->rxdma_mon_dst_ring[mac_id]
  2995. .hal_srng,
  2996. RXDMA_MONITOR_DST);
  2997. if (status != QDF_STATUS_SUCCESS) {
  2998. dp_err("Failed to send htt srng setup message for Rxdma mon dst ring");
  2999. return status;
  3000. }
  3001. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3002. pdev->rxdma_mon_status_ring[mac_id]
  3003. .hal_srng,
  3004. RXDMA_MONITOR_STATUS);
  3005. if (status != QDF_STATUS_SUCCESS) {
  3006. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3007. return status;
  3008. }
  3009. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3010. pdev->rxdma_mon_desc_ring[mac_id]
  3011. .hal_srng,
  3012. RXDMA_MONITOR_DESC);
  3013. if (status != QDF_STATUS_SUCCESS) {
  3014. dp_err("Failed to send htt srng message for Rxdma mon desc ring");
  3015. return status;
  3016. }
  3017. } else {
  3018. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3019. pdev->rxdma_mon_status_ring[mac_id]
  3020. .hal_srng,
  3021. RXDMA_MONITOR_STATUS);
  3022. if (status != QDF_STATUS_SUCCESS) {
  3023. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3024. return status;
  3025. }
  3026. }
  3027. return status;
  3028. }
  3029. #else
  3030. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3031. struct dp_pdev *pdev,
  3032. int mac_id,
  3033. int mac_for_pdev)
  3034. {
  3035. return QDF_STATUS_SUCCESS;
  3036. }
  3037. #endif
  3038. /*
  3039. * dp_rxdma_ring_config() - configure the RX DMA rings
  3040. *
  3041. * This function is used to configure the MAC rings.
  3042. * On MCL host provides buffers in Host2FW ring
  3043. * FW refills (copies) buffers to the ring and updates
  3044. * ring_idx in register
  3045. *
  3046. * @soc: data path SoC handle
  3047. *
  3048. * Return: zero on success, non-zero on failure
  3049. */
  3050. #ifdef QCA_HOST2FW_RXBUF_RING
  3051. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3052. {
  3053. int i;
  3054. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3055. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3056. struct dp_pdev *pdev = soc->pdev_list[i];
  3057. if (pdev) {
  3058. int mac_id;
  3059. bool dbs_enable = 0;
  3060. int max_mac_rings =
  3061. wlan_cfg_get_num_mac_rings
  3062. (pdev->wlan_cfg_ctx);
  3063. htt_srng_setup(soc->htt_handle, 0,
  3064. pdev->rx_refill_buf_ring.hal_srng,
  3065. RXDMA_BUF);
  3066. if (pdev->rx_refill_buf_ring2.hal_srng)
  3067. htt_srng_setup(soc->htt_handle, 0,
  3068. pdev->rx_refill_buf_ring2.hal_srng,
  3069. RXDMA_BUF);
  3070. if (soc->cdp_soc.ol_ops->
  3071. is_hw_dbs_2x2_capable) {
  3072. dbs_enable = soc->cdp_soc.ol_ops->
  3073. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  3074. }
  3075. if (dbs_enable) {
  3076. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3077. QDF_TRACE_LEVEL_ERROR,
  3078. FL("DBS enabled max_mac_rings %d"),
  3079. max_mac_rings);
  3080. } else {
  3081. max_mac_rings = 1;
  3082. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3083. QDF_TRACE_LEVEL_ERROR,
  3084. FL("DBS disabled, max_mac_rings %d"),
  3085. max_mac_rings);
  3086. }
  3087. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3088. FL("pdev_id %d max_mac_rings %d"),
  3089. pdev->pdev_id, max_mac_rings);
  3090. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3091. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3092. mac_id, pdev->pdev_id);
  3093. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3094. QDF_TRACE_LEVEL_ERROR,
  3095. FL("mac_id %d"), mac_for_pdev);
  3096. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3097. pdev->rx_mac_buf_ring[mac_id]
  3098. .hal_srng,
  3099. RXDMA_BUF);
  3100. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3101. pdev->rxdma_err_dst_ring[mac_id]
  3102. .hal_srng,
  3103. RXDMA_DST);
  3104. /* Configure monitor mode rings */
  3105. status = dp_mon_htt_srng_setup(soc, pdev,
  3106. mac_id,
  3107. mac_for_pdev);
  3108. if (status != QDF_STATUS_SUCCESS) {
  3109. dp_err("Failed to send htt monitor messages to target");
  3110. return status;
  3111. }
  3112. }
  3113. }
  3114. }
  3115. /*
  3116. * Timer to reap rxdma status rings.
  3117. * Needed until we enable ppdu end interrupts
  3118. */
  3119. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3120. dp_service_mon_rings, (void *)soc,
  3121. QDF_TIMER_TYPE_WAKE_APPS);
  3122. soc->reap_timer_init = 1;
  3123. return status;
  3124. }
  3125. #else
  3126. /* This is only for WIN */
  3127. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3128. {
  3129. int i;
  3130. int mac_id;
  3131. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3132. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3133. struct dp_pdev *pdev = soc->pdev_list[i];
  3134. if (pdev == NULL)
  3135. continue;
  3136. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3137. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3138. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3139. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3140. #ifndef DISABLE_MON_CONFIG
  3141. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3142. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3143. RXDMA_MONITOR_BUF);
  3144. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3145. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3146. RXDMA_MONITOR_DST);
  3147. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3148. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3149. RXDMA_MONITOR_STATUS);
  3150. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3151. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3152. RXDMA_MONITOR_DESC);
  3153. #endif
  3154. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3155. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3156. RXDMA_DST);
  3157. }
  3158. }
  3159. return status;
  3160. }
  3161. #endif
  3162. /*
  3163. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3164. * @cdp_soc: Opaque Datapath SOC handle
  3165. *
  3166. * Return: zero on success, non-zero on failure
  3167. */
  3168. static QDF_STATUS
  3169. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3170. {
  3171. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3172. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3173. htt_soc_attach_target(soc->htt_handle);
  3174. status = dp_rxdma_ring_config(soc);
  3175. if (status != QDF_STATUS_SUCCESS) {
  3176. dp_err("Failed to send htt srng setup messages to target");
  3177. return status;
  3178. }
  3179. DP_STATS_INIT(soc);
  3180. /* initialize work queue for stats processing */
  3181. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3182. return QDF_STATUS_SUCCESS;
  3183. }
  3184. /*
  3185. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3186. * @txrx_soc: Datapath SOC handle
  3187. */
  3188. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3189. {
  3190. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3191. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3192. }
  3193. /*
  3194. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3195. * @txrx_soc: Datapath SOC handle
  3196. * @nss_cfg: nss config
  3197. */
  3198. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3199. {
  3200. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3201. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3202. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3203. /*
  3204. * TODO: masked out based on the per offloaded radio
  3205. */
  3206. if (config == dp_nss_cfg_dbdc) {
  3207. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3208. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3209. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3210. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3211. }
  3212. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3213. FL("nss-wifi<0> nss config is enabled"));
  3214. }
  3215. /*
  3216. * dp_vdev_attach_wifi3() - attach txrx vdev
  3217. * @txrx_pdev: Datapath PDEV handle
  3218. * @vdev_mac_addr: MAC address of the virtual interface
  3219. * @vdev_id: VDEV Id
  3220. * @wlan_op_mode: VDEV operating mode
  3221. *
  3222. * Return: DP VDEV handle on success, NULL on failure
  3223. */
  3224. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3225. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3226. {
  3227. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3228. struct dp_soc *soc = pdev->soc;
  3229. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3230. if (!vdev) {
  3231. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3232. FL("DP VDEV memory allocation failed"));
  3233. goto fail0;
  3234. }
  3235. vdev->pdev = pdev;
  3236. vdev->vdev_id = vdev_id;
  3237. vdev->opmode = op_mode;
  3238. vdev->osdev = soc->osdev;
  3239. vdev->osif_rx = NULL;
  3240. vdev->osif_rsim_rx_decap = NULL;
  3241. vdev->osif_get_key = NULL;
  3242. vdev->osif_rx_mon = NULL;
  3243. vdev->osif_tx_free_ext = NULL;
  3244. vdev->osif_vdev = NULL;
  3245. vdev->delete.pending = 0;
  3246. vdev->safemode = 0;
  3247. vdev->drop_unenc = 1;
  3248. vdev->sec_type = cdp_sec_type_none;
  3249. #ifdef notyet
  3250. vdev->filters_num = 0;
  3251. #endif
  3252. qdf_mem_copy(
  3253. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3254. /* TODO: Initialize default HTT meta data that will be used in
  3255. * TCL descriptors for packets transmitted from this VDEV
  3256. */
  3257. TAILQ_INIT(&vdev->peer_list);
  3258. if (wlan_op_mode_monitor == vdev->opmode)
  3259. return (struct cdp_vdev *)vdev;
  3260. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3261. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3262. vdev->dscp_tid_map_id = 0;
  3263. vdev->mcast_enhancement_en = 0;
  3264. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3265. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3266. /* add this vdev into the pdev's list */
  3267. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3268. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3269. pdev->vdev_count++;
  3270. dp_tx_vdev_attach(vdev);
  3271. if ((soc->intr_mode == DP_INTR_POLL) &&
  3272. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3273. if (pdev->vdev_count == 1)
  3274. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3275. }
  3276. if (pdev->vdev_count == 1)
  3277. dp_lro_hash_setup(soc, pdev);
  3278. /* LRO */
  3279. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  3280. wlan_op_mode_sta == vdev->opmode)
  3281. vdev->lro_enable = true;
  3282. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3283. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  3284. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3285. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3286. DP_STATS_INIT(vdev);
  3287. if (wlan_op_mode_sta == vdev->opmode)
  3288. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3289. vdev->mac_addr.raw,
  3290. NULL);
  3291. return (struct cdp_vdev *)vdev;
  3292. fail0:
  3293. return NULL;
  3294. }
  3295. /**
  3296. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3297. * @vdev: Datapath VDEV handle
  3298. * @osif_vdev: OSIF vdev handle
  3299. * @ctrl_vdev: UMAC vdev handle
  3300. * @txrx_ops: Tx and Rx operations
  3301. *
  3302. * Return: DP VDEV handle on success, NULL on failure
  3303. */
  3304. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3305. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3306. struct ol_txrx_ops *txrx_ops)
  3307. {
  3308. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3309. vdev->osif_vdev = osif_vdev;
  3310. vdev->ctrl_vdev = ctrl_vdev;
  3311. vdev->osif_rx = txrx_ops->rx.rx;
  3312. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3313. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3314. vdev->osif_get_key = txrx_ops->get_key;
  3315. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3316. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3317. #ifdef notyet
  3318. #if ATH_SUPPORT_WAPI
  3319. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3320. #endif
  3321. #endif
  3322. #ifdef UMAC_SUPPORT_PROXY_ARP
  3323. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3324. #endif
  3325. vdev->me_convert = txrx_ops->me_convert;
  3326. /* TODO: Enable the following once Tx code is integrated */
  3327. if (vdev->mesh_vdev)
  3328. txrx_ops->tx.tx = dp_tx_send_mesh;
  3329. else
  3330. txrx_ops->tx.tx = dp_tx_send;
  3331. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3332. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3333. "DP Vdev Register success");
  3334. }
  3335. /**
  3336. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3337. * @vdev: Datapath VDEV handle
  3338. *
  3339. * Return: void
  3340. */
  3341. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  3342. {
  3343. struct dp_pdev *pdev = vdev->pdev;
  3344. struct dp_soc *soc = pdev->soc;
  3345. struct dp_peer *peer;
  3346. uint16_t *peer_ids;
  3347. uint8_t i = 0, j = 0;
  3348. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3349. if (!peer_ids) {
  3350. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3351. "DP alloc failure - unable to flush peers");
  3352. return;
  3353. }
  3354. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3355. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3356. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3357. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  3358. if (j < soc->max_peers)
  3359. peer_ids[j++] = peer->peer_ids[i];
  3360. }
  3361. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3362. for (i = 0; i < j ; i++)
  3363. dp_rx_peer_unmap_handler(soc, peer_ids[i], vdev->vdev_id,
  3364. NULL, 0);
  3365. qdf_mem_free(peer_ids);
  3366. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3367. FL("Flushed peers for vdev object %pK "), vdev);
  3368. }
  3369. /*
  3370. * dp_vdev_detach_wifi3() - Detach txrx vdev
  3371. * @txrx_vdev: Datapath VDEV handle
  3372. * @callback: Callback OL_IF on completion of detach
  3373. * @cb_context: Callback context
  3374. *
  3375. */
  3376. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  3377. ol_txrx_vdev_delete_cb callback, void *cb_context)
  3378. {
  3379. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3380. struct dp_pdev *pdev = vdev->pdev;
  3381. struct dp_soc *soc = pdev->soc;
  3382. struct dp_neighbour_peer *peer = NULL;
  3383. /* preconditions */
  3384. qdf_assert(vdev);
  3385. if (wlan_op_mode_monitor == vdev->opmode)
  3386. goto free_vdev;
  3387. if (wlan_op_mode_sta == vdev->opmode)
  3388. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3389. /*
  3390. * If Target is hung, flush all peers before detaching vdev
  3391. * this will free all references held due to missing
  3392. * unmap commands from Target
  3393. */
  3394. if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  3395. dp_vdev_flush_peers(vdev);
  3396. /*
  3397. * Use peer_ref_mutex while accessing peer_list, in case
  3398. * a peer is in the process of being removed from the list.
  3399. */
  3400. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3401. /* check that the vdev has no peers allocated */
  3402. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3403. /* debug print - will be removed later */
  3404. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3405. FL("not deleting vdev object %pK (%pM)"
  3406. "until deletion finishes for all its peers"),
  3407. vdev, vdev->mac_addr.raw);
  3408. /* indicate that the vdev needs to be deleted */
  3409. vdev->delete.pending = 1;
  3410. vdev->delete.callback = callback;
  3411. vdev->delete.context = cb_context;
  3412. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3413. return;
  3414. }
  3415. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3416. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3417. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3418. neighbour_peer_list_elem) {
  3419. QDF_ASSERT(peer->vdev != vdev);
  3420. }
  3421. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3422. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3423. dp_tx_vdev_detach(vdev);
  3424. /* remove the vdev from its parent pdev's list */
  3425. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3426. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3427. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3428. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3429. free_vdev:
  3430. qdf_mem_free(vdev);
  3431. if (callback)
  3432. callback(cb_context);
  3433. }
  3434. /*
  3435. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3436. * @soc - datapath soc handle
  3437. * @peer - datapath peer handle
  3438. *
  3439. * Delete the AST entries belonging to a peer
  3440. */
  3441. #ifdef FEATURE_AST
  3442. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3443. struct dp_peer *peer)
  3444. {
  3445. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3446. qdf_spin_lock_bh(&soc->ast_lock);
  3447. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3448. dp_peer_del_ast(soc, ast_entry);
  3449. peer->self_ast_entry = NULL;
  3450. TAILQ_INIT(&peer->ast_entry_list);
  3451. qdf_spin_unlock_bh(&soc->ast_lock);
  3452. }
  3453. #else
  3454. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3455. struct dp_peer *peer)
  3456. {
  3457. }
  3458. #endif
  3459. #if ATH_SUPPORT_WRAP
  3460. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3461. uint8_t *peer_mac_addr)
  3462. {
  3463. struct dp_peer *peer;
  3464. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3465. 0, vdev->vdev_id);
  3466. if (!peer)
  3467. return NULL;
  3468. if (peer->bss_peer)
  3469. return peer;
  3470. dp_peer_unref_delete(peer);
  3471. return NULL;
  3472. }
  3473. #else
  3474. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3475. uint8_t *peer_mac_addr)
  3476. {
  3477. struct dp_peer *peer;
  3478. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3479. 0, vdev->vdev_id);
  3480. if (!peer)
  3481. return NULL;
  3482. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  3483. return peer;
  3484. dp_peer_unref_delete(peer);
  3485. return NULL;
  3486. }
  3487. #endif
  3488. #if defined(FEATURE_AST) && !defined(AST_HKV1_WORKAROUND)
  3489. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3490. uint8_t *peer_mac_addr)
  3491. {
  3492. struct dp_ast_entry *ast_entry;
  3493. qdf_spin_lock_bh(&soc->ast_lock);
  3494. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  3495. if (ast_entry && ast_entry->next_hop)
  3496. dp_peer_del_ast(soc, ast_entry);
  3497. qdf_spin_unlock_bh(&soc->ast_lock);
  3498. }
  3499. #else
  3500. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3501. uint8_t *peer_mac_addr)
  3502. {
  3503. }
  3504. #endif
  3505. /*
  3506. * dp_peer_create_wifi3() - attach txrx peer
  3507. * @txrx_vdev: Datapath VDEV handle
  3508. * @peer_mac_addr: Peer MAC address
  3509. *
  3510. * Return: DP peeer handle on success, NULL on failure
  3511. */
  3512. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  3513. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  3514. {
  3515. struct dp_peer *peer;
  3516. int i;
  3517. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3518. struct dp_pdev *pdev;
  3519. struct dp_soc *soc;
  3520. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  3521. /* preconditions */
  3522. qdf_assert(vdev);
  3523. qdf_assert(peer_mac_addr);
  3524. pdev = vdev->pdev;
  3525. soc = pdev->soc;
  3526. /*
  3527. * If a peer entry with given MAC address already exists,
  3528. * reuse the peer and reset the state of peer.
  3529. */
  3530. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  3531. if (peer) {
  3532. qdf_atomic_init(&peer->is_default_route_set);
  3533. dp_peer_cleanup(vdev, peer);
  3534. peer->delete_in_progress = false;
  3535. dp_peer_delete_ast_entries(soc, peer);
  3536. if ((vdev->opmode == wlan_op_mode_sta) &&
  3537. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3538. DP_MAC_ADDR_LEN)) {
  3539. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3540. }
  3541. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3542. /*
  3543. * Control path maintains a node count which is incremented
  3544. * for every new peer create command. Since new peer is not being
  3545. * created and earlier reference is reused here,
  3546. * peer_unref_delete event is sent to control path to
  3547. * increment the count back.
  3548. */
  3549. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3550. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3551. vdev->vdev_id, peer->mac_addr.raw);
  3552. }
  3553. peer->ctrl_peer = ctrl_peer;
  3554. dp_local_peer_id_alloc(pdev, peer);
  3555. DP_STATS_INIT(peer);
  3556. return (void *)peer;
  3557. } else {
  3558. /*
  3559. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  3560. * need to remove the AST entry which was earlier added as a WDS
  3561. * entry.
  3562. * If an AST entry exists, but no peer entry exists with a given
  3563. * MAC addresses, we could deduce it as a WDS entry
  3564. */
  3565. dp_peer_ast_handle_roam_del(soc, peer_mac_addr);
  3566. }
  3567. #ifdef notyet
  3568. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  3569. soc->mempool_ol_ath_peer);
  3570. #else
  3571. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  3572. #endif
  3573. if (!peer)
  3574. return NULL; /* failure */
  3575. qdf_mem_zero(peer, sizeof(struct dp_peer));
  3576. TAILQ_INIT(&peer->ast_entry_list);
  3577. /* store provided params */
  3578. peer->vdev = vdev;
  3579. peer->ctrl_peer = ctrl_peer;
  3580. if ((vdev->opmode == wlan_op_mode_sta) &&
  3581. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3582. DP_MAC_ADDR_LEN)) {
  3583. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3584. }
  3585. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3586. qdf_spinlock_create(&peer->peer_info_lock);
  3587. qdf_mem_copy(
  3588. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3589. /* TODO: See of rx_opt_proc is really required */
  3590. peer->rx_opt_proc = soc->rx_opt_proc;
  3591. /* initialize the peer_id */
  3592. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3593. peer->peer_ids[i] = HTT_INVALID_PEER;
  3594. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3595. qdf_atomic_init(&peer->ref_cnt);
  3596. /* keep one reference for attach */
  3597. qdf_atomic_inc(&peer->ref_cnt);
  3598. /* add this peer into the vdev's list */
  3599. if (wlan_op_mode_sta == vdev->opmode)
  3600. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  3601. else
  3602. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  3603. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3604. /* TODO: See if hash based search is required */
  3605. dp_peer_find_hash_add(soc, peer);
  3606. /* Initialize the peer state */
  3607. peer->state = OL_TXRX_PEER_STATE_DISC;
  3608. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3609. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  3610. vdev, peer, peer->mac_addr.raw,
  3611. qdf_atomic_read(&peer->ref_cnt));
  3612. /*
  3613. * For every peer MAp message search and set if bss_peer
  3614. */
  3615. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  3616. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3617. "vdev bss_peer!!!!");
  3618. peer->bss_peer = 1;
  3619. vdev->vap_bss_peer = peer;
  3620. }
  3621. for (i = 0; i < DP_MAX_TIDS; i++)
  3622. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  3623. dp_local_peer_id_alloc(pdev, peer);
  3624. DP_STATS_INIT(peer);
  3625. return (void *)peer;
  3626. }
  3627. /*
  3628. * dp_vdev_get_default_reo_hash() - get reo dest ring and hash values for a vdev
  3629. * @vdev: Datapath VDEV handle
  3630. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  3631. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  3632. *
  3633. * Return: None
  3634. */
  3635. static
  3636. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  3637. enum cdp_host_reo_dest_ring *reo_dest,
  3638. bool *hash_based)
  3639. {
  3640. struct dp_soc *soc;
  3641. struct dp_pdev *pdev;
  3642. pdev = vdev->pdev;
  3643. soc = pdev->soc;
  3644. /*
  3645. * hash based steering is disabled for Radios which are offloaded
  3646. * to NSS
  3647. */
  3648. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  3649. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  3650. /*
  3651. * Below line of code will ensure the proper reo_dest ring is chosen
  3652. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  3653. */
  3654. *reo_dest = pdev->reo_dest;
  3655. }
  3656. #ifdef IPA_OFFLOAD
  3657. /*
  3658. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  3659. * @vdev: Datapath VDEV handle
  3660. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  3661. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  3662. *
  3663. * If IPA is enabled in ini, for SAP mode, disable hash based
  3664. * steering, use default reo_dst ring for RX. Use config values for other modes.
  3665. * Return: None
  3666. */
  3667. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  3668. enum cdp_host_reo_dest_ring *reo_dest,
  3669. bool *hash_based)
  3670. {
  3671. struct dp_soc *soc;
  3672. struct dp_pdev *pdev;
  3673. pdev = vdev->pdev;
  3674. soc = pdev->soc;
  3675. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  3676. /*
  3677. * If IPA is enabled, disable hash-based flow steering and set
  3678. * reo_dest_ring_4 as the REO ring to receive packets on.
  3679. * IPA is configured to reap reo_dest_ring_4.
  3680. *
  3681. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  3682. * value enum value is from 1 - 4.
  3683. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  3684. */
  3685. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  3686. if (vdev->opmode == wlan_op_mode_ap) {
  3687. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  3688. *hash_based = 0;
  3689. }
  3690. }
  3691. }
  3692. #else
  3693. /*
  3694. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  3695. * @vdev: Datapath VDEV handle
  3696. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  3697. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  3698. *
  3699. * Use system config values for hash based steering.
  3700. * Return: None
  3701. */
  3702. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  3703. enum cdp_host_reo_dest_ring *reo_dest,
  3704. bool *hash_based)
  3705. {
  3706. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  3707. }
  3708. #endif /* IPA_OFFLOAD */
  3709. /*
  3710. * dp_peer_setup_wifi3() - initialize the peer
  3711. * @vdev_hdl: virtual device object
  3712. * @peer: Peer object
  3713. *
  3714. * Return: void
  3715. */
  3716. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  3717. {
  3718. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  3719. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3720. struct dp_pdev *pdev;
  3721. struct dp_soc *soc;
  3722. bool hash_based = 0;
  3723. enum cdp_host_reo_dest_ring reo_dest;
  3724. /* preconditions */
  3725. qdf_assert(vdev);
  3726. qdf_assert(peer);
  3727. pdev = vdev->pdev;
  3728. soc = pdev->soc;
  3729. peer->last_assoc_rcvd = 0;
  3730. peer->last_disassoc_rcvd = 0;
  3731. peer->last_deauth_rcvd = 0;
  3732. dp_peer_setup_get_reo_hash(vdev, &reo_dest, &hash_based);
  3733. dp_info("pdev: %d vdev :%d opmode:%u hash-based-steering:%d default-reo_dest:%u",
  3734. pdev->pdev_id, vdev->vdev_id,
  3735. vdev->opmode, hash_based, reo_dest);
  3736. /*
  3737. * There are corner cases where the AD1 = AD2 = "VAPs address"
  3738. * i.e both the devices have same MAC address. In these
  3739. * cases we want such pkts to be processed in NULL Q handler
  3740. * which is REO2TCL ring. for this reason we should
  3741. * not setup reo_queues and default route for bss_peer.
  3742. */
  3743. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap)
  3744. return;
  3745. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  3746. /* TODO: Check the destination ring number to be passed to FW */
  3747. soc->cdp_soc.ol_ops->peer_set_default_routing(
  3748. pdev->ctrl_pdev, peer->mac_addr.raw,
  3749. peer->vdev->vdev_id, hash_based, reo_dest);
  3750. }
  3751. qdf_atomic_set(&peer->is_default_route_set, 1);
  3752. dp_peer_rx_init(pdev, peer);
  3753. return;
  3754. }
  3755. /*
  3756. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  3757. * @vdev_handle: virtual device object
  3758. * @htt_pkt_type: type of pkt
  3759. *
  3760. * Return: void
  3761. */
  3762. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  3763. enum htt_cmn_pkt_type val)
  3764. {
  3765. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3766. vdev->tx_encap_type = val;
  3767. }
  3768. /*
  3769. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  3770. * @vdev_handle: virtual device object
  3771. * @htt_pkt_type: type of pkt
  3772. *
  3773. * Return: void
  3774. */
  3775. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  3776. enum htt_cmn_pkt_type val)
  3777. {
  3778. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3779. vdev->rx_decap_type = val;
  3780. }
  3781. /*
  3782. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  3783. * @txrx_soc: cdp soc handle
  3784. * @ac: Access category
  3785. * @value: timeout value in millisec
  3786. *
  3787. * Return: void
  3788. */
  3789. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  3790. uint8_t ac, uint32_t value)
  3791. {
  3792. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3793. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  3794. }
  3795. /*
  3796. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  3797. * @txrx_soc: cdp soc handle
  3798. * @ac: access category
  3799. * @value: timeout value in millisec
  3800. *
  3801. * Return: void
  3802. */
  3803. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  3804. uint8_t ac, uint32_t *value)
  3805. {
  3806. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3807. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  3808. }
  3809. /*
  3810. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  3811. * @pdev_handle: physical device object
  3812. * @val: reo destination ring index (1 - 4)
  3813. *
  3814. * Return: void
  3815. */
  3816. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  3817. enum cdp_host_reo_dest_ring val)
  3818. {
  3819. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3820. if (pdev)
  3821. pdev->reo_dest = val;
  3822. }
  3823. /*
  3824. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  3825. * @pdev_handle: physical device object
  3826. *
  3827. * Return: reo destination ring index
  3828. */
  3829. static enum cdp_host_reo_dest_ring
  3830. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  3831. {
  3832. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3833. if (pdev)
  3834. return pdev->reo_dest;
  3835. else
  3836. return cdp_host_reo_dest_ring_unknown;
  3837. }
  3838. /*
  3839. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  3840. * @pdev_handle: device object
  3841. * @val: value to be set
  3842. *
  3843. * Return: void
  3844. */
  3845. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3846. uint32_t val)
  3847. {
  3848. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3849. /* Enable/Disable smart mesh filtering. This flag will be checked
  3850. * during rx processing to check if packets are from NAC clients.
  3851. */
  3852. pdev->filter_neighbour_peers = val;
  3853. return 0;
  3854. }
  3855. /*
  3856. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  3857. * address for smart mesh filtering
  3858. * @vdev_handle: virtual device object
  3859. * @cmd: Add/Del command
  3860. * @macaddr: nac client mac address
  3861. *
  3862. * Return: void
  3863. */
  3864. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  3865. uint32_t cmd, uint8_t *macaddr)
  3866. {
  3867. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3868. struct dp_pdev *pdev = vdev->pdev;
  3869. struct dp_neighbour_peer *peer = NULL;
  3870. if (!macaddr)
  3871. goto fail0;
  3872. /* Store address of NAC (neighbour peer) which will be checked
  3873. * against TA of received packets.
  3874. */
  3875. if (cmd == DP_NAC_PARAM_ADD) {
  3876. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  3877. sizeof(*peer));
  3878. if (!peer) {
  3879. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3880. FL("DP neighbour peer node memory allocation failed"));
  3881. goto fail0;
  3882. }
  3883. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  3884. macaddr, DP_MAC_ADDR_LEN);
  3885. peer->vdev = vdev;
  3886. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3887. /* add this neighbour peer into the list */
  3888. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  3889. neighbour_peer_list_elem);
  3890. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3891. /* first neighbour */
  3892. if (!pdev->neighbour_peers_added) {
  3893. pdev->neighbour_peers_added = true;
  3894. dp_ppdu_ring_cfg(pdev);
  3895. }
  3896. return 1;
  3897. } else if (cmd == DP_NAC_PARAM_DEL) {
  3898. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3899. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3900. neighbour_peer_list_elem) {
  3901. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  3902. macaddr, DP_MAC_ADDR_LEN)) {
  3903. /* delete this peer from the list */
  3904. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3905. peer, neighbour_peer_list_elem);
  3906. qdf_mem_free(peer);
  3907. break;
  3908. }
  3909. }
  3910. /* last neighbour deleted */
  3911. if (TAILQ_EMPTY(&pdev->neighbour_peers_list))
  3912. pdev->neighbour_peers_added = false;
  3913. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3914. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  3915. !pdev->enhanced_stats_en)
  3916. dp_ppdu_ring_reset(pdev);
  3917. return 1;
  3918. }
  3919. fail0:
  3920. return 0;
  3921. }
  3922. /*
  3923. * dp_get_sec_type() - Get the security type
  3924. * @peer: Datapath peer handle
  3925. * @sec_idx: Security id (mcast, ucast)
  3926. *
  3927. * return sec_type: Security type
  3928. */
  3929. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  3930. {
  3931. struct dp_peer *dpeer = (struct dp_peer *)peer;
  3932. return dpeer->security[sec_idx].sec_type;
  3933. }
  3934. /*
  3935. * dp_peer_authorize() - authorize txrx peer
  3936. * @peer_handle: Datapath peer handle
  3937. * @authorize
  3938. *
  3939. */
  3940. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  3941. {
  3942. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3943. struct dp_soc *soc;
  3944. if (peer != NULL) {
  3945. soc = peer->vdev->pdev->soc;
  3946. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3947. peer->authorize = authorize ? 1 : 0;
  3948. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3949. }
  3950. }
  3951. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  3952. struct dp_pdev *pdev,
  3953. struct dp_peer *peer,
  3954. uint32_t vdev_id)
  3955. {
  3956. struct dp_vdev *vdev = NULL;
  3957. struct dp_peer *bss_peer = NULL;
  3958. uint8_t *m_addr = NULL;
  3959. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3960. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3961. if (vdev->vdev_id == vdev_id)
  3962. break;
  3963. }
  3964. if (!vdev) {
  3965. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3966. "vdev is NULL");
  3967. } else {
  3968. if (vdev->vap_bss_peer == peer)
  3969. vdev->vap_bss_peer = NULL;
  3970. m_addr = peer->mac_addr.raw;
  3971. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  3972. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3973. vdev_id, m_addr);
  3974. if (vdev && vdev->vap_bss_peer) {
  3975. bss_peer = vdev->vap_bss_peer;
  3976. DP_UPDATE_STATS(vdev, peer);
  3977. }
  3978. }
  3979. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3980. qdf_mem_free(peer);
  3981. }
  3982. /**
  3983. * dp_delete_pending_vdev() - check and process vdev delete
  3984. * @pdev: DP specific pdev pointer
  3985. * @vdev: DP specific vdev pointer
  3986. * @vdev_id: vdev id corresponding to vdev
  3987. *
  3988. * This API does following:
  3989. * 1) It releases tx flow pools buffers as vdev is
  3990. * going down and no peers are associated.
  3991. * 2) It also detaches vdev before cleaning vdev (struct dp_vdev) memory
  3992. */
  3993. static void dp_delete_pending_vdev(struct dp_pdev *pdev, struct dp_vdev *vdev,
  3994. uint8_t vdev_id)
  3995. {
  3996. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  3997. void *vdev_delete_context = NULL;
  3998. vdev_delete_cb = vdev->delete.callback;
  3999. vdev_delete_context = vdev->delete.context;
  4000. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4001. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  4002. vdev, vdev->mac_addr.raw);
  4003. /* all peers are gone, go ahead and delete it */
  4004. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4005. FLOW_TYPE_VDEV, vdev_id);
  4006. dp_tx_vdev_detach(vdev);
  4007. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4008. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4009. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4010. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4011. FL("deleting vdev object %pK (%pM)"),
  4012. vdev, vdev->mac_addr.raw);
  4013. qdf_mem_free(vdev);
  4014. vdev = NULL;
  4015. if (vdev_delete_cb)
  4016. vdev_delete_cb(vdev_delete_context);
  4017. }
  4018. /*
  4019. * dp_peer_unref_delete() - unref and delete peer
  4020. * @peer_handle: Datapath peer handle
  4021. *
  4022. */
  4023. void dp_peer_unref_delete(void *peer_handle)
  4024. {
  4025. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4026. struct dp_vdev *vdev = peer->vdev;
  4027. struct dp_pdev *pdev = vdev->pdev;
  4028. struct dp_soc *soc = pdev->soc;
  4029. struct dp_peer *tmppeer;
  4030. int found = 0;
  4031. uint16_t peer_id;
  4032. uint16_t vdev_id;
  4033. bool delete_vdev;
  4034. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4035. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  4036. peer, qdf_atomic_read(&peer->ref_cnt));
  4037. /*
  4038. * Hold the lock all the way from checking if the peer ref count
  4039. * is zero until the peer references are removed from the hash
  4040. * table and vdev list (if the peer ref count is zero).
  4041. * This protects against a new HL tx operation starting to use the
  4042. * peer object just after this function concludes it's done being used.
  4043. * Furthermore, the lock needs to be held while checking whether the
  4044. * vdev's list of peers is empty, to make sure that list is not modified
  4045. * concurrently with the empty check.
  4046. */
  4047. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4048. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  4049. peer_id = peer->peer_ids[0];
  4050. vdev_id = vdev->vdev_id;
  4051. /*
  4052. * Make sure that the reference to the peer in
  4053. * peer object map is removed
  4054. */
  4055. if (peer_id != HTT_INVALID_PEER)
  4056. soc->peer_id_to_obj_map[peer_id] = NULL;
  4057. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4058. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  4059. /* remove the reference to the peer from the hash table */
  4060. dp_peer_find_hash_remove(soc, peer);
  4061. qdf_spin_lock_bh(&soc->ast_lock);
  4062. if (peer->self_ast_entry) {
  4063. dp_peer_del_ast(soc, peer->self_ast_entry);
  4064. peer->self_ast_entry = NULL;
  4065. }
  4066. qdf_spin_unlock_bh(&soc->ast_lock);
  4067. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  4068. if (tmppeer == peer) {
  4069. found = 1;
  4070. break;
  4071. }
  4072. }
  4073. if (found) {
  4074. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  4075. peer_list_elem);
  4076. } else {
  4077. /*Ignoring the remove operation as peer not found*/
  4078. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4079. "peer:%pK not found in vdev:%pK peerlist:%pK",
  4080. peer, vdev, &peer->vdev->peer_list);
  4081. }
  4082. /* cleanup the peer data */
  4083. dp_peer_cleanup(vdev, peer);
  4084. /* check whether the parent vdev has no peers left */
  4085. if (TAILQ_EMPTY(&vdev->peer_list)) {
  4086. /*
  4087. * capture vdev delete pending flag's status
  4088. * while holding peer_ref_mutex lock
  4089. */
  4090. delete_vdev = vdev->delete.pending;
  4091. /*
  4092. * Now that there are no references to the peer, we can
  4093. * release the peer reference lock.
  4094. */
  4095. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4096. /*
  4097. * Check if the parent vdev was waiting for its peers
  4098. * to be deleted, in order for it to be deleted too.
  4099. */
  4100. if (delete_vdev)
  4101. dp_delete_pending_vdev(pdev, vdev, vdev_id);
  4102. } else {
  4103. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4104. }
  4105. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev_id);
  4106. } else {
  4107. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4108. }
  4109. }
  4110. /*
  4111. * dp_peer_detach_wifi3() – Detach txrx peer
  4112. * @peer_handle: Datapath peer handle
  4113. * @bitmap: bitmap indicating special handling of request.
  4114. *
  4115. */
  4116. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4117. {
  4118. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4119. /* redirect the peer's rx delivery function to point to a
  4120. * discard func
  4121. */
  4122. peer->rx_opt_proc = dp_rx_discard;
  4123. peer->ctrl_peer = NULL;
  4124. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4125. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4126. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4127. qdf_spinlock_destroy(&peer->peer_info_lock);
  4128. /*
  4129. * Remove the reference added during peer_attach.
  4130. * The peer will still be left allocated until the
  4131. * PEER_UNMAP message arrives to remove the other
  4132. * reference, added by the PEER_MAP message.
  4133. */
  4134. dp_peer_unref_delete(peer_handle);
  4135. }
  4136. /*
  4137. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4138. * @peer_handle: Datapath peer handle
  4139. *
  4140. */
  4141. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4142. {
  4143. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4144. return vdev->mac_addr.raw;
  4145. }
  4146. /*
  4147. * dp_vdev_set_wds() - Enable per packet stats
  4148. * @vdev_handle: DP VDEV handle
  4149. * @val: value
  4150. *
  4151. * Return: none
  4152. */
  4153. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4154. {
  4155. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4156. vdev->wds_enabled = val;
  4157. return 0;
  4158. }
  4159. /*
  4160. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4161. * @peer_handle: Datapath peer handle
  4162. *
  4163. */
  4164. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4165. uint8_t vdev_id)
  4166. {
  4167. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4168. struct dp_vdev *vdev = NULL;
  4169. if (qdf_unlikely(!pdev))
  4170. return NULL;
  4171. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4172. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4173. if (vdev->vdev_id == vdev_id)
  4174. break;
  4175. }
  4176. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4177. return (struct cdp_vdev *)vdev;
  4178. }
  4179. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4180. {
  4181. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4182. return vdev->opmode;
  4183. }
  4184. static
  4185. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  4186. ol_txrx_rx_fp *stack_fn_p,
  4187. ol_osif_vdev_handle *osif_vdev_p)
  4188. {
  4189. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  4190. qdf_assert(vdev);
  4191. *stack_fn_p = vdev->osif_rx_stack;
  4192. *osif_vdev_p = vdev->osif_vdev;
  4193. }
  4194. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4195. {
  4196. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4197. struct dp_pdev *pdev = vdev->pdev;
  4198. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4199. }
  4200. /**
  4201. * dp_monitor_mode_ring_config() - Send the tlv config to fw for monitor buffer
  4202. * ring based on target
  4203. * @soc: soc handle
  4204. * @mac_for_pdev: pdev_id
  4205. * @pdev: physical device handle
  4206. * @ring_num: mac id
  4207. * @htt_tlv_filter: tlv filter
  4208. *
  4209. * Return: zero on success, non-zero on failure
  4210. */
  4211. static inline
  4212. QDF_STATUS dp_monitor_mode_ring_config(struct dp_soc *soc, uint8_t mac_for_pdev,
  4213. struct dp_pdev *pdev, uint8_t ring_num,
  4214. struct htt_rx_ring_tlv_filter htt_tlv_filter)
  4215. {
  4216. QDF_STATUS status;
  4217. if (soc->wlan_cfg_ctx->rxdma1_enable)
  4218. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4219. pdev->rxdma_mon_buf_ring[ring_num]
  4220. .hal_srng,
  4221. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE,
  4222. &htt_tlv_filter);
  4223. else
  4224. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4225. pdev->rx_mac_buf_ring[ring_num]
  4226. .hal_srng,
  4227. RXDMA_BUF, RX_BUFFER_SIZE,
  4228. &htt_tlv_filter);
  4229. return status;
  4230. }
  4231. /**
  4232. * dp_reset_monitor_mode() - Disable monitor mode
  4233. * @pdev_handle: Datapath PDEV handle
  4234. *
  4235. * Return: 0 on success, not 0 on failure
  4236. */
  4237. static QDF_STATUS dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  4238. {
  4239. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4240. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4241. struct dp_soc *soc = pdev->soc;
  4242. uint8_t pdev_id;
  4243. int mac_id;
  4244. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4245. pdev_id = pdev->pdev_id;
  4246. soc = pdev->soc;
  4247. qdf_spin_lock_bh(&pdev->mon_lock);
  4248. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4249. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4250. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4251. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4252. pdev, mac_id,
  4253. htt_tlv_filter);
  4254. if (status != QDF_STATUS_SUCCESS) {
  4255. dp_err("Failed to send tlv filter for monitor mode rings");
  4256. return status;
  4257. }
  4258. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4259. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4260. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  4261. &htt_tlv_filter);
  4262. }
  4263. pdev->monitor_vdev = NULL;
  4264. qdf_spin_unlock_bh(&pdev->mon_lock);
  4265. return QDF_STATUS_SUCCESS;
  4266. }
  4267. /**
  4268. * dp_set_nac() - set peer_nac
  4269. * @peer_handle: Datapath PEER handle
  4270. *
  4271. * Return: void
  4272. */
  4273. static void dp_set_nac(struct cdp_peer *peer_handle)
  4274. {
  4275. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4276. peer->nac = 1;
  4277. }
  4278. /**
  4279. * dp_get_tx_pending() - read pending tx
  4280. * @pdev_handle: Datapath PDEV handle
  4281. *
  4282. * Return: outstanding tx
  4283. */
  4284. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  4285. {
  4286. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4287. return qdf_atomic_read(&pdev->num_tx_outstanding);
  4288. }
  4289. /**
  4290. * dp_get_peer_mac_from_peer_id() - get peer mac
  4291. * @pdev_handle: Datapath PDEV handle
  4292. * @peer_id: Peer ID
  4293. * @peer_mac: MAC addr of PEER
  4294. *
  4295. * Return: void
  4296. */
  4297. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  4298. uint32_t peer_id, uint8_t *peer_mac)
  4299. {
  4300. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4301. struct dp_peer *peer;
  4302. if (pdev && peer_mac) {
  4303. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  4304. if (peer) {
  4305. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  4306. DP_MAC_ADDR_LEN);
  4307. dp_peer_unref_del_find_by_id(peer);
  4308. }
  4309. }
  4310. }
  4311. /**
  4312. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  4313. * @vdev_handle: Datapath VDEV handle
  4314. * @smart_monitor: Flag to denote if its smart monitor mode
  4315. *
  4316. * Return: 0 on success, not 0 on failure
  4317. */
  4318. static QDF_STATUS dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  4319. uint8_t smart_monitor)
  4320. {
  4321. /* Many monitor VAPs can exists in a system but only one can be up at
  4322. * anytime
  4323. */
  4324. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4325. struct dp_pdev *pdev;
  4326. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4327. struct dp_soc *soc;
  4328. uint8_t pdev_id;
  4329. int mac_id;
  4330. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4331. qdf_assert(vdev);
  4332. pdev = vdev->pdev;
  4333. pdev_id = pdev->pdev_id;
  4334. soc = pdev->soc;
  4335. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4336. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4337. pdev, pdev_id, soc, vdev);
  4338. /*Check if current pdev's monitor_vdev exists */
  4339. if (pdev->monitor_vdev) {
  4340. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4341. "vdev=%pK", vdev);
  4342. qdf_assert(vdev);
  4343. }
  4344. pdev->monitor_vdev = vdev;
  4345. /* If smart monitor mode, do not configure monitor ring */
  4346. if (smart_monitor)
  4347. return QDF_STATUS_SUCCESS;
  4348. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4349. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4350. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4351. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4352. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4353. pdev->mo_data_filter);
  4354. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4355. htt_tlv_filter.mpdu_start = 1;
  4356. htt_tlv_filter.msdu_start = 1;
  4357. htt_tlv_filter.packet = 1;
  4358. htt_tlv_filter.msdu_end = 1;
  4359. htt_tlv_filter.mpdu_end = 1;
  4360. htt_tlv_filter.packet_header = 1;
  4361. htt_tlv_filter.attention = 1;
  4362. htt_tlv_filter.ppdu_start = 0;
  4363. htt_tlv_filter.ppdu_end = 0;
  4364. htt_tlv_filter.ppdu_end_user_stats = 0;
  4365. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4366. htt_tlv_filter.ppdu_end_status_done = 0;
  4367. htt_tlv_filter.header_per_msdu = 1;
  4368. htt_tlv_filter.enable_fp =
  4369. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4370. htt_tlv_filter.enable_md = 0;
  4371. htt_tlv_filter.enable_mo =
  4372. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4373. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4374. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4375. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4376. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4377. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4378. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4379. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4380. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4381. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4382. pdev, mac_id,
  4383. htt_tlv_filter);
  4384. if (status != QDF_STATUS_SUCCESS) {
  4385. dp_err("Failed to send tlv filter for monitor mode rings");
  4386. return status;
  4387. }
  4388. }
  4389. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4390. htt_tlv_filter.mpdu_start = 1;
  4391. htt_tlv_filter.msdu_start = 0;
  4392. htt_tlv_filter.packet = 0;
  4393. htt_tlv_filter.msdu_end = 0;
  4394. htt_tlv_filter.mpdu_end = 0;
  4395. htt_tlv_filter.attention = 0;
  4396. htt_tlv_filter.ppdu_start = 1;
  4397. htt_tlv_filter.ppdu_end = 1;
  4398. htt_tlv_filter.ppdu_end_user_stats = 1;
  4399. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4400. htt_tlv_filter.ppdu_end_status_done = 1;
  4401. htt_tlv_filter.enable_fp = 1;
  4402. htt_tlv_filter.enable_md = 0;
  4403. htt_tlv_filter.enable_mo = 1;
  4404. if (pdev->mcopy_mode) {
  4405. htt_tlv_filter.packet_header = 1;
  4406. }
  4407. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4408. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4409. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4410. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4411. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4412. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4413. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4414. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4415. pdev->pdev_id);
  4416. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4417. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4418. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4419. }
  4420. return QDF_STATUS_SUCCESS;
  4421. }
  4422. /**
  4423. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  4424. * @pdev_handle: Datapath PDEV handle
  4425. * @filter_val: Flag to select Filter for monitor mode
  4426. * Return: 0 on success, not 0 on failure
  4427. */
  4428. static QDF_STATUS
  4429. dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  4430. struct cdp_monitor_filter *filter_val)
  4431. {
  4432. /* Many monitor VAPs can exists in a system but only one can be up at
  4433. * anytime
  4434. */
  4435. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4436. struct dp_vdev *vdev = pdev->monitor_vdev;
  4437. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4438. struct dp_soc *soc;
  4439. uint8_t pdev_id;
  4440. int mac_id;
  4441. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4442. pdev_id = pdev->pdev_id;
  4443. soc = pdev->soc;
  4444. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4445. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4446. pdev, pdev_id, soc, vdev);
  4447. /*Check if current pdev's monitor_vdev exists */
  4448. if (!pdev->monitor_vdev) {
  4449. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4450. "vdev=%pK", vdev);
  4451. qdf_assert(vdev);
  4452. }
  4453. /* update filter mode, type in pdev structure */
  4454. pdev->mon_filter_mode = filter_val->mode;
  4455. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  4456. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  4457. pdev->fp_data_filter = filter_val->fp_data;
  4458. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  4459. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  4460. pdev->mo_data_filter = filter_val->mo_data;
  4461. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4462. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4463. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4464. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4465. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4466. pdev->mo_data_filter);
  4467. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4468. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4469. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4470. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4471. pdev, mac_id,
  4472. htt_tlv_filter);
  4473. if (status != QDF_STATUS_SUCCESS) {
  4474. dp_err("Failed to send tlv filter for monitor mode rings");
  4475. return status;
  4476. }
  4477. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4478. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4479. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4480. }
  4481. htt_tlv_filter.mpdu_start = 1;
  4482. htt_tlv_filter.msdu_start = 1;
  4483. htt_tlv_filter.packet = 1;
  4484. htt_tlv_filter.msdu_end = 1;
  4485. htt_tlv_filter.mpdu_end = 1;
  4486. htt_tlv_filter.packet_header = 1;
  4487. htt_tlv_filter.attention = 1;
  4488. htt_tlv_filter.ppdu_start = 0;
  4489. htt_tlv_filter.ppdu_end = 0;
  4490. htt_tlv_filter.ppdu_end_user_stats = 0;
  4491. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4492. htt_tlv_filter.ppdu_end_status_done = 0;
  4493. htt_tlv_filter.header_per_msdu = 1;
  4494. htt_tlv_filter.enable_fp =
  4495. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4496. htt_tlv_filter.enable_md = 0;
  4497. htt_tlv_filter.enable_mo =
  4498. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4499. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4500. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4501. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4502. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4503. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4504. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4505. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4506. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4507. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4508. pdev, mac_id,
  4509. htt_tlv_filter);
  4510. if (status != QDF_STATUS_SUCCESS) {
  4511. dp_err("Failed to send tlv filter for monitor mode rings");
  4512. return status;
  4513. }
  4514. }
  4515. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4516. htt_tlv_filter.mpdu_start = 1;
  4517. htt_tlv_filter.msdu_start = 0;
  4518. htt_tlv_filter.packet = 0;
  4519. htt_tlv_filter.msdu_end = 0;
  4520. htt_tlv_filter.mpdu_end = 0;
  4521. htt_tlv_filter.attention = 0;
  4522. htt_tlv_filter.ppdu_start = 1;
  4523. htt_tlv_filter.ppdu_end = 1;
  4524. htt_tlv_filter.ppdu_end_user_stats = 1;
  4525. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4526. htt_tlv_filter.ppdu_end_status_done = 1;
  4527. htt_tlv_filter.enable_fp = 1;
  4528. htt_tlv_filter.enable_md = 0;
  4529. htt_tlv_filter.enable_mo = 1;
  4530. if (pdev->mcopy_mode) {
  4531. htt_tlv_filter.packet_header = 1;
  4532. }
  4533. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4534. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4535. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4536. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4537. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4538. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4539. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4540. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4541. pdev->pdev_id);
  4542. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4543. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4544. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4545. }
  4546. return QDF_STATUS_SUCCESS;
  4547. }
  4548. /**
  4549. * dp_get_pdev_id_frm_pdev() - get pdev_id
  4550. * @pdev_handle: Datapath PDEV handle
  4551. *
  4552. * Return: pdev_id
  4553. */
  4554. static
  4555. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  4556. {
  4557. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4558. return pdev->pdev_id;
  4559. }
  4560. /**
  4561. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  4562. * @pdev_handle: Datapath PDEV handle
  4563. * @chan_noise_floor: Channel Noise Floor
  4564. *
  4565. * Return: void
  4566. */
  4567. static
  4568. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  4569. int16_t chan_noise_floor)
  4570. {
  4571. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4572. pdev->chan_noise_floor = chan_noise_floor;
  4573. }
  4574. /**
  4575. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  4576. * @vdev_handle: Datapath VDEV handle
  4577. * Return: true on ucast filter flag set
  4578. */
  4579. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  4580. {
  4581. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4582. struct dp_pdev *pdev;
  4583. pdev = vdev->pdev;
  4584. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  4585. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  4586. return true;
  4587. return false;
  4588. }
  4589. /**
  4590. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  4591. * @vdev_handle: Datapath VDEV handle
  4592. * Return: true on mcast filter flag set
  4593. */
  4594. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  4595. {
  4596. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4597. struct dp_pdev *pdev;
  4598. pdev = vdev->pdev;
  4599. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  4600. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  4601. return true;
  4602. return false;
  4603. }
  4604. /**
  4605. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  4606. * @vdev_handle: Datapath VDEV handle
  4607. * Return: true on non data filter flag set
  4608. */
  4609. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  4610. {
  4611. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4612. struct dp_pdev *pdev;
  4613. pdev = vdev->pdev;
  4614. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  4615. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  4616. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  4617. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  4618. return true;
  4619. }
  4620. }
  4621. return false;
  4622. }
  4623. #ifdef MESH_MODE_SUPPORT
  4624. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  4625. {
  4626. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4627. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4628. FL("val %d"), val);
  4629. vdev->mesh_vdev = val;
  4630. }
  4631. /*
  4632. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  4633. * @vdev_hdl: virtual device object
  4634. * @val: value to be set
  4635. *
  4636. * Return: void
  4637. */
  4638. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  4639. {
  4640. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4641. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4642. FL("val %d"), val);
  4643. vdev->mesh_rx_filter = val;
  4644. }
  4645. #endif
  4646. /*
  4647. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  4648. * Current scope is bar received count
  4649. *
  4650. * @pdev_handle: DP_PDEV handle
  4651. *
  4652. * Return: void
  4653. */
  4654. #define STATS_PROC_TIMEOUT (HZ/1000)
  4655. static void
  4656. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  4657. {
  4658. struct dp_vdev *vdev;
  4659. struct dp_peer *peer;
  4660. uint32_t waitcnt;
  4661. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4662. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4663. if (!peer) {
  4664. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4665. FL("DP Invalid Peer refernce"));
  4666. return;
  4667. }
  4668. if (peer->delete_in_progress) {
  4669. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4670. FL("DP Peer deletion in progress"));
  4671. continue;
  4672. }
  4673. qdf_atomic_inc(&peer->ref_cnt);
  4674. waitcnt = 0;
  4675. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  4676. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  4677. && waitcnt < 10) {
  4678. schedule_timeout_interruptible(
  4679. STATS_PROC_TIMEOUT);
  4680. waitcnt++;
  4681. }
  4682. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  4683. dp_peer_unref_delete(peer);
  4684. }
  4685. }
  4686. }
  4687. /**
  4688. * dp_rx_bar_stats_cb(): BAR received stats callback
  4689. * @soc: SOC handle
  4690. * @cb_ctxt: Call back context
  4691. * @reo_status: Reo status
  4692. *
  4693. * return: void
  4694. */
  4695. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  4696. union hal_reo_status *reo_status)
  4697. {
  4698. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  4699. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  4700. if (!qdf_atomic_read(&soc->cmn_init_done))
  4701. return;
  4702. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  4703. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  4704. queue_status->header.status);
  4705. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4706. return;
  4707. }
  4708. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  4709. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4710. }
  4711. /**
  4712. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  4713. * @vdev: DP VDEV handle
  4714. *
  4715. * return: void
  4716. */
  4717. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  4718. struct cdp_vdev_stats *vdev_stats)
  4719. {
  4720. struct dp_peer *peer = NULL;
  4721. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  4722. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  4723. dp_update_vdev_stats(vdev_stats, peer);
  4724. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  4725. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  4726. vdev_stats, vdev->vdev_id,
  4727. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  4728. #endif
  4729. }
  4730. /**
  4731. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  4732. * @pdev: DP PDEV handle
  4733. *
  4734. * return: void
  4735. */
  4736. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  4737. {
  4738. struct dp_vdev *vdev = NULL;
  4739. struct cdp_vdev_stats *vdev_stats =
  4740. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4741. if (!vdev_stats) {
  4742. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4743. "DP alloc failure - unable to get alloc vdev stats");
  4744. return;
  4745. }
  4746. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  4747. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  4748. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  4749. if (pdev->mcopy_mode)
  4750. DP_UPDATE_STATS(pdev, pdev->invalid_peer);
  4751. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4752. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4753. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4754. dp_update_pdev_stats(pdev, vdev_stats);
  4755. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  4756. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  4757. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  4758. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  4759. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  4760. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  4761. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  4762. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  4763. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host.num);
  4764. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  4765. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host.num);
  4766. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  4767. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  4768. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  4769. DP_STATS_AGGR(pdev, vdev,
  4770. tx_i.mcast_en.dropped_map_error);
  4771. DP_STATS_AGGR(pdev, vdev,
  4772. tx_i.mcast_en.dropped_self_mac);
  4773. DP_STATS_AGGR(pdev, vdev,
  4774. tx_i.mcast_en.dropped_send_fail);
  4775. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  4776. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  4777. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  4778. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  4779. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na.num);
  4780. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  4781. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.headroom_insufficient);
  4782. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  4783. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  4784. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.exception_fw);
  4785. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.completion_fw);
  4786. pdev->stats.tx_i.dropped.dropped_pkt.num =
  4787. pdev->stats.tx_i.dropped.dma_error +
  4788. pdev->stats.tx_i.dropped.ring_full +
  4789. pdev->stats.tx_i.dropped.enqueue_fail +
  4790. pdev->stats.tx_i.dropped.desc_na.num +
  4791. pdev->stats.tx_i.dropped.res_full;
  4792. pdev->stats.tx.last_ack_rssi =
  4793. vdev->stats.tx.last_ack_rssi;
  4794. pdev->stats.tx_i.tso.num_seg =
  4795. vdev->stats.tx_i.tso.num_seg;
  4796. }
  4797. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4798. qdf_mem_free(vdev_stats);
  4799. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  4800. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  4801. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  4802. #endif
  4803. }
  4804. /**
  4805. * dp_vdev_getstats() - get vdev packet level stats
  4806. * @vdev_handle: Datapath VDEV handle
  4807. * @stats: cdp network device stats structure
  4808. *
  4809. * Return: void
  4810. */
  4811. static void dp_vdev_getstats(void *vdev_handle,
  4812. struct cdp_dev_stats *stats)
  4813. {
  4814. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4815. struct cdp_vdev_stats *vdev_stats =
  4816. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4817. if (!vdev_stats) {
  4818. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4819. "DP alloc failure - unable to get alloc vdev stats");
  4820. return;
  4821. }
  4822. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4823. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  4824. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  4825. stats->tx_errors = vdev_stats->tx.tx_failed +
  4826. vdev_stats->tx_i.dropped.dropped_pkt.num;
  4827. stats->tx_dropped = stats->tx_errors;
  4828. stats->rx_packets = vdev_stats->rx.unicast.num +
  4829. vdev_stats->rx.multicast.num +
  4830. vdev_stats->rx.bcast.num;
  4831. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  4832. vdev_stats->rx.multicast.bytes +
  4833. vdev_stats->rx.bcast.bytes;
  4834. }
  4835. /**
  4836. * dp_pdev_getstats() - get pdev packet level stats
  4837. * @pdev_handle: Datapath PDEV handle
  4838. * @stats: cdp network device stats structure
  4839. *
  4840. * Return: void
  4841. */
  4842. static void dp_pdev_getstats(void *pdev_handle,
  4843. struct cdp_dev_stats *stats)
  4844. {
  4845. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4846. dp_aggregate_pdev_stats(pdev);
  4847. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  4848. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  4849. stats->tx_errors = pdev->stats.tx.tx_failed +
  4850. pdev->stats.tx_i.dropped.dropped_pkt.num;
  4851. stats->tx_dropped = stats->tx_errors;
  4852. stats->rx_packets = pdev->stats.rx.unicast.num +
  4853. pdev->stats.rx.multicast.num +
  4854. pdev->stats.rx.bcast.num;
  4855. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  4856. pdev->stats.rx.multicast.bytes +
  4857. pdev->stats.rx.bcast.bytes;
  4858. }
  4859. /**
  4860. * dp_get_device_stats() - get interface level packet stats
  4861. * @handle: device handle
  4862. * @stats: cdp network device stats structure
  4863. * @type: device type pdev/vdev
  4864. *
  4865. * Return: void
  4866. */
  4867. static void dp_get_device_stats(void *handle,
  4868. struct cdp_dev_stats *stats, uint8_t type)
  4869. {
  4870. switch (type) {
  4871. case UPDATE_VDEV_STATS:
  4872. dp_vdev_getstats(handle, stats);
  4873. break;
  4874. case UPDATE_PDEV_STATS:
  4875. dp_pdev_getstats(handle, stats);
  4876. break;
  4877. default:
  4878. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4879. "apstats cannot be updated for this input "
  4880. "type %d", type);
  4881. break;
  4882. }
  4883. }
  4884. /**
  4885. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  4886. * @pdev: DP_PDEV Handle
  4887. *
  4888. * Return:void
  4889. */
  4890. static inline void
  4891. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  4892. {
  4893. uint8_t index = 0;
  4894. DP_PRINT_STATS("PDEV Tx Stats:\n");
  4895. DP_PRINT_STATS("Received From Stack:");
  4896. DP_PRINT_STATS(" Packets = %d",
  4897. pdev->stats.tx_i.rcvd.num);
  4898. DP_PRINT_STATS(" Bytes = %llu",
  4899. pdev->stats.tx_i.rcvd.bytes);
  4900. DP_PRINT_STATS("Processed:");
  4901. DP_PRINT_STATS(" Packets = %d",
  4902. pdev->stats.tx_i.processed.num);
  4903. DP_PRINT_STATS(" Bytes = %llu",
  4904. pdev->stats.tx_i.processed.bytes);
  4905. DP_PRINT_STATS("Total Completions:");
  4906. DP_PRINT_STATS(" Packets = %u",
  4907. pdev->stats.tx.comp_pkt.num);
  4908. DP_PRINT_STATS(" Bytes = %llu",
  4909. pdev->stats.tx.comp_pkt.bytes);
  4910. DP_PRINT_STATS("Successful Completions:");
  4911. DP_PRINT_STATS(" Packets = %u",
  4912. pdev->stats.tx.tx_success.num);
  4913. DP_PRINT_STATS(" Bytes = %llu",
  4914. pdev->stats.tx.tx_success.bytes);
  4915. DP_PRINT_STATS("Dropped:");
  4916. DP_PRINT_STATS(" Total = %d",
  4917. pdev->stats.tx_i.dropped.dropped_pkt.num);
  4918. DP_PRINT_STATS(" Dma_map_error = %d",
  4919. pdev->stats.tx_i.dropped.dma_error);
  4920. DP_PRINT_STATS(" Ring Full = %d",
  4921. pdev->stats.tx_i.dropped.ring_full);
  4922. DP_PRINT_STATS(" Descriptor Not available = %d",
  4923. pdev->stats.tx_i.dropped.desc_na.num);
  4924. DP_PRINT_STATS(" HW enqueue failed= %d",
  4925. pdev->stats.tx_i.dropped.enqueue_fail);
  4926. DP_PRINT_STATS(" Resources Full = %d",
  4927. pdev->stats.tx_i.dropped.res_full);
  4928. DP_PRINT_STATS(" FW removed Pkts = %u",
  4929. pdev->stats.tx.dropped.fw_rem.num);
  4930. DP_PRINT_STATS(" FW removed bytes= %llu",
  4931. pdev->stats.tx.dropped.fw_rem.bytes);
  4932. DP_PRINT_STATS(" FW removed transmitted = %d",
  4933. pdev->stats.tx.dropped.fw_rem_tx);
  4934. DP_PRINT_STATS(" FW removed untransmitted = %d",
  4935. pdev->stats.tx.dropped.fw_rem_notx);
  4936. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  4937. pdev->stats.tx.dropped.fw_reason1);
  4938. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  4939. pdev->stats.tx.dropped.fw_reason2);
  4940. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  4941. pdev->stats.tx.dropped.fw_reason3);
  4942. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  4943. pdev->stats.tx.dropped.age_out);
  4944. DP_PRINT_STATS(" headroom insufficient = %d",
  4945. pdev->stats.tx_i.dropped.headroom_insufficient);
  4946. DP_PRINT_STATS(" Multicast:");
  4947. DP_PRINT_STATS(" Packets: %u",
  4948. pdev->stats.tx.mcast.num);
  4949. DP_PRINT_STATS(" Bytes: %llu",
  4950. pdev->stats.tx.mcast.bytes);
  4951. DP_PRINT_STATS("Scatter Gather:");
  4952. DP_PRINT_STATS(" Packets = %d",
  4953. pdev->stats.tx_i.sg.sg_pkt.num);
  4954. DP_PRINT_STATS(" Bytes = %llu",
  4955. pdev->stats.tx_i.sg.sg_pkt.bytes);
  4956. DP_PRINT_STATS(" Dropped By Host = %d",
  4957. pdev->stats.tx_i.sg.dropped_host.num);
  4958. DP_PRINT_STATS(" Dropped By Target = %d",
  4959. pdev->stats.tx_i.sg.dropped_target);
  4960. DP_PRINT_STATS("TSO:");
  4961. DP_PRINT_STATS(" Number of Segments = %d",
  4962. pdev->stats.tx_i.tso.num_seg);
  4963. DP_PRINT_STATS(" Packets = %d",
  4964. pdev->stats.tx_i.tso.tso_pkt.num);
  4965. DP_PRINT_STATS(" Bytes = %llu",
  4966. pdev->stats.tx_i.tso.tso_pkt.bytes);
  4967. DP_PRINT_STATS(" Dropped By Host = %d",
  4968. pdev->stats.tx_i.tso.dropped_host.num);
  4969. DP_PRINT_STATS("Mcast Enhancement:");
  4970. DP_PRINT_STATS(" Packets = %d",
  4971. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  4972. DP_PRINT_STATS(" Bytes = %llu",
  4973. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  4974. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  4975. pdev->stats.tx_i.mcast_en.dropped_map_error);
  4976. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  4977. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  4978. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  4979. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  4980. DP_PRINT_STATS(" Unicast sent = %d",
  4981. pdev->stats.tx_i.mcast_en.ucast);
  4982. DP_PRINT_STATS("Raw:");
  4983. DP_PRINT_STATS(" Packets = %d",
  4984. pdev->stats.tx_i.raw.raw_pkt.num);
  4985. DP_PRINT_STATS(" Bytes = %llu",
  4986. pdev->stats.tx_i.raw.raw_pkt.bytes);
  4987. DP_PRINT_STATS(" DMA map error = %d",
  4988. pdev->stats.tx_i.raw.dma_map_error);
  4989. DP_PRINT_STATS("Reinjected:");
  4990. DP_PRINT_STATS(" Packets = %d",
  4991. pdev->stats.tx_i.reinject_pkts.num);
  4992. DP_PRINT_STATS(" Bytes = %llu\n",
  4993. pdev->stats.tx_i.reinject_pkts.bytes);
  4994. DP_PRINT_STATS("Inspected:");
  4995. DP_PRINT_STATS(" Packets = %d",
  4996. pdev->stats.tx_i.inspect_pkts.num);
  4997. DP_PRINT_STATS(" Bytes = %llu",
  4998. pdev->stats.tx_i.inspect_pkts.bytes);
  4999. DP_PRINT_STATS("Nawds Multicast:");
  5000. DP_PRINT_STATS(" Packets = %d",
  5001. pdev->stats.tx_i.nawds_mcast.num);
  5002. DP_PRINT_STATS(" Bytes = %llu",
  5003. pdev->stats.tx_i.nawds_mcast.bytes);
  5004. DP_PRINT_STATS("CCE Classified:");
  5005. DP_PRINT_STATS(" CCE Classified Packets: %u",
  5006. pdev->stats.tx_i.cce_classified);
  5007. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  5008. pdev->stats.tx_i.cce_classified_raw);
  5009. DP_PRINT_STATS("Mesh stats:");
  5010. DP_PRINT_STATS(" frames to firmware: %u",
  5011. pdev->stats.tx_i.mesh.exception_fw);
  5012. DP_PRINT_STATS(" completions from fw: %u",
  5013. pdev->stats.tx_i.mesh.completion_fw);
  5014. DP_PRINT_STATS("PPDU stats counter");
  5015. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  5016. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  5017. pdev->stats.ppdu_stats_counter[index]);
  5018. }
  5019. }
  5020. /**
  5021. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  5022. * @pdev: DP_PDEV Handle
  5023. *
  5024. * Return: void
  5025. */
  5026. static inline void
  5027. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  5028. {
  5029. DP_PRINT_STATS("PDEV Rx Stats:\n");
  5030. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  5031. DP_PRINT_STATS(" Packets = %d %d %d %d",
  5032. pdev->stats.rx.rcvd_reo[0].num,
  5033. pdev->stats.rx.rcvd_reo[1].num,
  5034. pdev->stats.rx.rcvd_reo[2].num,
  5035. pdev->stats.rx.rcvd_reo[3].num);
  5036. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  5037. pdev->stats.rx.rcvd_reo[0].bytes,
  5038. pdev->stats.rx.rcvd_reo[1].bytes,
  5039. pdev->stats.rx.rcvd_reo[2].bytes,
  5040. pdev->stats.rx.rcvd_reo[3].bytes);
  5041. DP_PRINT_STATS("Replenished:");
  5042. DP_PRINT_STATS(" Packets = %d",
  5043. pdev->stats.replenish.pkts.num);
  5044. DP_PRINT_STATS(" Bytes = %llu",
  5045. pdev->stats.replenish.pkts.bytes);
  5046. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  5047. pdev->stats.buf_freelist);
  5048. DP_PRINT_STATS(" Low threshold intr = %d",
  5049. pdev->stats.replenish.low_thresh_intrs);
  5050. DP_PRINT_STATS("Dropped:");
  5051. DP_PRINT_STATS(" msdu_not_done = %d",
  5052. pdev->stats.dropped.msdu_not_done);
  5053. DP_PRINT_STATS(" mon_rx_drop = %d",
  5054. pdev->stats.dropped.mon_rx_drop);
  5055. DP_PRINT_STATS(" mec_drop = %d",
  5056. pdev->stats.rx.mec_drop.num);
  5057. DP_PRINT_STATS(" Bytes = %llu",
  5058. pdev->stats.rx.mec_drop.bytes);
  5059. DP_PRINT_STATS("Sent To Stack:");
  5060. DP_PRINT_STATS(" Packets = %d",
  5061. pdev->stats.rx.to_stack.num);
  5062. DP_PRINT_STATS(" Bytes = %llu",
  5063. pdev->stats.rx.to_stack.bytes);
  5064. DP_PRINT_STATS("Multicast/Broadcast:");
  5065. DP_PRINT_STATS(" Packets = %d",
  5066. pdev->stats.rx.multicast.num);
  5067. DP_PRINT_STATS(" Bytes = %llu",
  5068. pdev->stats.rx.multicast.bytes);
  5069. DP_PRINT_STATS("Errors:");
  5070. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  5071. pdev->stats.replenish.rxdma_err);
  5072. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  5073. pdev->stats.err.desc_alloc_fail);
  5074. DP_PRINT_STATS(" IP checksum error = %d",
  5075. pdev->stats.err.ip_csum_err);
  5076. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  5077. pdev->stats.err.tcp_udp_csum_err);
  5078. /* Get bar_recv_cnt */
  5079. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  5080. DP_PRINT_STATS("BAR Received Count: = %d",
  5081. pdev->stats.rx.bar_recv_cnt);
  5082. }
  5083. /**
  5084. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  5085. * @pdev: DP_PDEV Handle
  5086. *
  5087. * Return: void
  5088. */
  5089. static inline void
  5090. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  5091. {
  5092. struct cdp_pdev_mon_stats *rx_mon_stats;
  5093. rx_mon_stats = &pdev->rx_mon_stats;
  5094. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  5095. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  5096. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  5097. rx_mon_stats->status_ppdu_done);
  5098. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  5099. rx_mon_stats->dest_ppdu_done);
  5100. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  5101. rx_mon_stats->dest_mpdu_done);
  5102. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  5103. rx_mon_stats->dest_mpdu_drop);
  5104. }
  5105. /**
  5106. * dp_print_soc_tx_stats(): Print SOC level stats
  5107. * @soc DP_SOC Handle
  5108. *
  5109. * Return: void
  5110. */
  5111. static inline void
  5112. dp_print_soc_tx_stats(struct dp_soc *soc)
  5113. {
  5114. uint8_t desc_pool_id;
  5115. soc->stats.tx.desc_in_use = 0;
  5116. DP_PRINT_STATS("SOC Tx Stats:\n");
  5117. for (desc_pool_id = 0;
  5118. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5119. desc_pool_id++)
  5120. soc->stats.tx.desc_in_use +=
  5121. soc->tx_desc[desc_pool_id].num_allocated;
  5122. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  5123. soc->stats.tx.desc_in_use);
  5124. DP_PRINT_STATS("Invalid peer:");
  5125. DP_PRINT_STATS(" Packets = %d",
  5126. soc->stats.tx.tx_invalid_peer.num);
  5127. DP_PRINT_STATS(" Bytes = %llu",
  5128. soc->stats.tx.tx_invalid_peer.bytes);
  5129. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  5130. soc->stats.tx.tcl_ring_full[0],
  5131. soc->stats.tx.tcl_ring_full[1],
  5132. soc->stats.tx.tcl_ring_full[2]);
  5133. }
  5134. /**
  5135. * dp_print_soc_rx_stats: Print SOC level Rx stats
  5136. * @soc: DP_SOC Handle
  5137. *
  5138. * Return:void
  5139. */
  5140. static inline void
  5141. dp_print_soc_rx_stats(struct dp_soc *soc)
  5142. {
  5143. uint32_t i;
  5144. char reo_error[DP_REO_ERR_LENGTH];
  5145. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  5146. uint8_t index = 0;
  5147. DP_PRINT_STATS("SOC Rx Stats:\n");
  5148. DP_PRINT_STATS("Fragmented packets: %u",
  5149. soc->stats.rx.rx_frags);
  5150. DP_PRINT_STATS("Reo reinjected packets: %u",
  5151. soc->stats.rx.reo_reinject);
  5152. DP_PRINT_STATS("Errors:\n");
  5153. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  5154. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  5155. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  5156. DP_PRINT_STATS("Invalid RBM = %d",
  5157. soc->stats.rx.err.invalid_rbm);
  5158. DP_PRINT_STATS("Invalid Vdev = %d",
  5159. soc->stats.rx.err.invalid_vdev);
  5160. DP_PRINT_STATS("Invalid Pdev = %d",
  5161. soc->stats.rx.err.invalid_pdev);
  5162. DP_PRINT_STATS("Invalid Peer = %d",
  5163. soc->stats.rx.err.rx_invalid_peer.num);
  5164. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  5165. soc->stats.rx.err.hal_ring_access_fail);
  5166. DP_PRINT_STATS("RX frags: %d", soc->stats.rx.rx_frags);
  5167. DP_PRINT_STATS("RX HP out_of_sync: %d", soc->stats.rx.hp_oos);
  5168. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  5169. index += qdf_snprint(&rxdma_error[index],
  5170. DP_RXDMA_ERR_LENGTH - index,
  5171. " %d", soc->stats.rx.err.rxdma_error[i]);
  5172. }
  5173. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  5174. rxdma_error);
  5175. index = 0;
  5176. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  5177. index += qdf_snprint(&reo_error[index],
  5178. DP_REO_ERR_LENGTH - index,
  5179. " %d", soc->stats.rx.err.reo_error[i]);
  5180. }
  5181. DP_PRINT_STATS("REO Error(0-14):%s",
  5182. reo_error);
  5183. }
  5184. /**
  5185. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  5186. * @soc: DP_SOC handle
  5187. * @srng: DP_SRNG handle
  5188. * @ring_name: SRNG name
  5189. *
  5190. * Return: void
  5191. */
  5192. static void
  5193. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  5194. char *ring_name)
  5195. {
  5196. uint32_t tailp;
  5197. uint32_t headp;
  5198. if (soc && srng && srng->hal_srng) {
  5199. hal_api_get_tphp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  5200. DP_PRINT_STATS("%s : Head pointer = %d Tail Pointer = %d",
  5201. ring_name, headp, tailp);
  5202. }
  5203. }
  5204. /**
  5205. * dp_print_mon_ring_stats_from_hal() - Print stat for monitor rings based
  5206. * on target
  5207. * @pdev: physical device handle
  5208. * @mac_id: mac id
  5209. *
  5210. * Return: void
  5211. */
  5212. static inline
  5213. void dp_print_mon_ring_stat_from_hal(struct dp_pdev *pdev, uint8_t mac_id)
  5214. {
  5215. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable) {
  5216. dp_print_ring_stat_from_hal(pdev->soc,
  5217. &pdev->rxdma_mon_buf_ring[mac_id],
  5218. "Rxdma Mon Buf Ring");
  5219. dp_print_ring_stat_from_hal(pdev->soc,
  5220. &pdev->rxdma_mon_dst_ring[mac_id],
  5221. "Rxdma Mon Dst Ring");
  5222. dp_print_ring_stat_from_hal(pdev->soc,
  5223. &pdev->rxdma_mon_desc_ring[mac_id],
  5224. "Rxdma mon desc Ring");
  5225. }
  5226. dp_print_ring_stat_from_hal(pdev->soc,
  5227. &pdev->rxdma_mon_status_ring[mac_id],
  5228. "Rxdma Mon Status Ring");
  5229. }
  5230. /**
  5231. * dp_print_ring_stats(): Print tail and head pointer
  5232. * @pdev: DP_PDEV handle
  5233. *
  5234. * Return:void
  5235. */
  5236. static inline void
  5237. dp_print_ring_stats(struct dp_pdev *pdev)
  5238. {
  5239. uint32_t i;
  5240. char ring_name[STR_MAXLEN + 1];
  5241. int mac_id;
  5242. dp_print_ring_stat_from_hal(pdev->soc,
  5243. &pdev->soc->reo_exception_ring,
  5244. "Reo Exception Ring");
  5245. dp_print_ring_stat_from_hal(pdev->soc,
  5246. &pdev->soc->reo_reinject_ring,
  5247. "Reo Inject Ring");
  5248. dp_print_ring_stat_from_hal(pdev->soc,
  5249. &pdev->soc->reo_cmd_ring,
  5250. "Reo Command Ring");
  5251. dp_print_ring_stat_from_hal(pdev->soc,
  5252. &pdev->soc->reo_status_ring,
  5253. "Reo Status Ring");
  5254. dp_print_ring_stat_from_hal(pdev->soc,
  5255. &pdev->soc->rx_rel_ring,
  5256. "Rx Release ring");
  5257. dp_print_ring_stat_from_hal(pdev->soc,
  5258. &pdev->soc->tcl_cmd_ring,
  5259. "Tcl command Ring");
  5260. dp_print_ring_stat_from_hal(pdev->soc,
  5261. &pdev->soc->tcl_status_ring,
  5262. "Tcl Status Ring");
  5263. dp_print_ring_stat_from_hal(pdev->soc,
  5264. &pdev->soc->wbm_desc_rel_ring,
  5265. "Wbm Desc Rel Ring");
  5266. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  5267. snprintf(ring_name, STR_MAXLEN, "Reo Dest Ring %d", i);
  5268. dp_print_ring_stat_from_hal(pdev->soc,
  5269. &pdev->soc->reo_dest_ring[i],
  5270. ring_name);
  5271. }
  5272. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++) {
  5273. snprintf(ring_name, STR_MAXLEN, "Tcl Data Ring %d", i);
  5274. dp_print_ring_stat_from_hal(pdev->soc,
  5275. &pdev->soc->tcl_data_ring[i],
  5276. ring_name);
  5277. }
  5278. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  5279. snprintf(ring_name, STR_MAXLEN, "Tx Comp Ring %d", i);
  5280. dp_print_ring_stat_from_hal(pdev->soc,
  5281. &pdev->soc->tx_comp_ring[i],
  5282. ring_name);
  5283. }
  5284. dp_print_ring_stat_from_hal(pdev->soc,
  5285. &pdev->rx_refill_buf_ring,
  5286. "Rx Refill Buf Ring");
  5287. dp_print_ring_stat_from_hal(pdev->soc,
  5288. &pdev->rx_refill_buf_ring2,
  5289. "Second Rx Refill Buf Ring");
  5290. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5291. dp_print_mon_ring_stat_from_hal(pdev, mac_id);
  5292. }
  5293. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++) {
  5294. snprintf(ring_name, STR_MAXLEN, "Rxdma err dst ring %d", i);
  5295. dp_print_ring_stat_from_hal(pdev->soc,
  5296. &pdev->rxdma_err_dst_ring[i],
  5297. ring_name);
  5298. }
  5299. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  5300. snprintf(ring_name, STR_MAXLEN, "Rx mac buf ring %d", i);
  5301. dp_print_ring_stat_from_hal(pdev->soc,
  5302. &pdev->rx_mac_buf_ring[i],
  5303. ring_name);
  5304. }
  5305. }
  5306. /**
  5307. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  5308. * @vdev: DP_VDEV handle
  5309. *
  5310. * Return:void
  5311. */
  5312. static inline void
  5313. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  5314. {
  5315. struct dp_peer *peer = NULL;
  5316. DP_STATS_CLR(vdev->pdev);
  5317. DP_STATS_CLR(vdev->pdev->soc);
  5318. DP_STATS_CLR(vdev);
  5319. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5320. if (!peer)
  5321. return;
  5322. DP_STATS_CLR(peer);
  5323. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5324. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5325. &peer->stats, peer->peer_ids[0],
  5326. UPDATE_PEER_STATS, vdev->pdev->pdev_id);
  5327. #endif
  5328. }
  5329. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5330. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5331. &vdev->stats, vdev->vdev_id,
  5332. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5333. #endif
  5334. }
  5335. /**
  5336. * dp_print_common_rates_info(): Print common rate for tx or rx
  5337. * @pkt_type_array: rate type array contains rate info
  5338. *
  5339. * Return:void
  5340. */
  5341. static inline void
  5342. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  5343. {
  5344. uint8_t mcs, pkt_type;
  5345. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5346. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5347. if (!dp_rate_string[pkt_type][mcs].valid)
  5348. continue;
  5349. DP_PRINT_STATS(" %s = %d",
  5350. dp_rate_string[pkt_type][mcs].mcs_type,
  5351. pkt_type_array[pkt_type].mcs_count[mcs]);
  5352. }
  5353. DP_PRINT_STATS("\n");
  5354. }
  5355. }
  5356. /**
  5357. * dp_print_rx_rates(): Print Rx rate stats
  5358. * @vdev: DP_VDEV handle
  5359. *
  5360. * Return:void
  5361. */
  5362. static inline void
  5363. dp_print_rx_rates(struct dp_vdev *vdev)
  5364. {
  5365. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5366. uint8_t i;
  5367. uint8_t index = 0;
  5368. char nss[DP_NSS_LENGTH];
  5369. DP_PRINT_STATS("Rx Rate Info:\n");
  5370. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  5371. index = 0;
  5372. for (i = 0; i < SS_COUNT; i++) {
  5373. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5374. " %d", pdev->stats.rx.nss[i]);
  5375. }
  5376. DP_PRINT_STATS("NSS(1-8) = %s",
  5377. nss);
  5378. DP_PRINT_STATS("SGI ="
  5379. " 0.8us %d,"
  5380. " 0.4us %d,"
  5381. " 1.6us %d,"
  5382. " 3.2us %d,",
  5383. pdev->stats.rx.sgi_count[0],
  5384. pdev->stats.rx.sgi_count[1],
  5385. pdev->stats.rx.sgi_count[2],
  5386. pdev->stats.rx.sgi_count[3]);
  5387. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5388. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  5389. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  5390. DP_PRINT_STATS("Reception Type ="
  5391. " SU: %d,"
  5392. " MU_MIMO:%d,"
  5393. " MU_OFDMA:%d,"
  5394. " MU_OFDMA_MIMO:%d\n",
  5395. pdev->stats.rx.reception_type[0],
  5396. pdev->stats.rx.reception_type[1],
  5397. pdev->stats.rx.reception_type[2],
  5398. pdev->stats.rx.reception_type[3]);
  5399. DP_PRINT_STATS("Aggregation:\n");
  5400. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  5401. pdev->stats.rx.ampdu_cnt);
  5402. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  5403. pdev->stats.rx.non_ampdu_cnt);
  5404. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  5405. pdev->stats.rx.amsdu_cnt);
  5406. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  5407. pdev->stats.rx.non_amsdu_cnt);
  5408. }
  5409. /**
  5410. * dp_print_tx_rates(): Print tx rates
  5411. * @vdev: DP_VDEV handle
  5412. *
  5413. * Return:void
  5414. */
  5415. static inline void
  5416. dp_print_tx_rates(struct dp_vdev *vdev)
  5417. {
  5418. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5419. uint8_t index;
  5420. char nss[DP_NSS_LENGTH];
  5421. int nss_index;
  5422. DP_PRINT_STATS("Tx Rate Info:\n");
  5423. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  5424. DP_PRINT_STATS("SGI ="
  5425. " 0.8us %d"
  5426. " 0.4us %d"
  5427. " 1.6us %d"
  5428. " 3.2us %d",
  5429. pdev->stats.tx.sgi_count[0],
  5430. pdev->stats.tx.sgi_count[1],
  5431. pdev->stats.tx.sgi_count[2],
  5432. pdev->stats.tx.sgi_count[3]);
  5433. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5434. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  5435. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  5436. index = 0;
  5437. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  5438. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5439. " %d", pdev->stats.tx.nss[nss_index]);
  5440. }
  5441. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  5442. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  5443. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  5444. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  5445. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  5446. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  5447. DP_PRINT_STATS("Aggregation:\n");
  5448. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  5449. pdev->stats.tx.amsdu_cnt);
  5450. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  5451. pdev->stats.tx.non_amsdu_cnt);
  5452. }
  5453. /**
  5454. * dp_print_peer_stats():print peer stats
  5455. * @peer: DP_PEER handle
  5456. *
  5457. * return void
  5458. */
  5459. static inline void dp_print_peer_stats(struct dp_peer *peer)
  5460. {
  5461. uint8_t i;
  5462. uint32_t index;
  5463. char nss[DP_NSS_LENGTH];
  5464. DP_PRINT_STATS("Node Tx Stats:\n");
  5465. DP_PRINT_STATS("Total Packet Completions = %d",
  5466. peer->stats.tx.comp_pkt.num);
  5467. DP_PRINT_STATS("Total Bytes Completions = %llu",
  5468. peer->stats.tx.comp_pkt.bytes);
  5469. DP_PRINT_STATS("Success Packets = %d",
  5470. peer->stats.tx.tx_success.num);
  5471. DP_PRINT_STATS("Success Bytes = %llu",
  5472. peer->stats.tx.tx_success.bytes);
  5473. DP_PRINT_STATS("Unicast Success Packets = %d",
  5474. peer->stats.tx.ucast.num);
  5475. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  5476. peer->stats.tx.ucast.bytes);
  5477. DP_PRINT_STATS("Multicast Success Packets = %d",
  5478. peer->stats.tx.mcast.num);
  5479. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  5480. peer->stats.tx.mcast.bytes);
  5481. DP_PRINT_STATS("Broadcast Success Packets = %d",
  5482. peer->stats.tx.bcast.num);
  5483. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  5484. peer->stats.tx.bcast.bytes);
  5485. DP_PRINT_STATS("Packets Failed = %d",
  5486. peer->stats.tx.tx_failed);
  5487. DP_PRINT_STATS("Packets In OFDMA = %d",
  5488. peer->stats.tx.ofdma);
  5489. DP_PRINT_STATS("Packets In STBC = %d",
  5490. peer->stats.tx.stbc);
  5491. DP_PRINT_STATS("Packets In LDPC = %d",
  5492. peer->stats.tx.ldpc);
  5493. DP_PRINT_STATS("Packet Retries = %d",
  5494. peer->stats.tx.retries);
  5495. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  5496. peer->stats.tx.amsdu_cnt);
  5497. DP_PRINT_STATS("Last Packet RSSI = %d",
  5498. peer->stats.tx.last_ack_rssi);
  5499. DP_PRINT_STATS("Dropped At FW: Removed Pkts = %u",
  5500. peer->stats.tx.dropped.fw_rem.num);
  5501. DP_PRINT_STATS("Dropped At FW: Removed bytes = %llu",
  5502. peer->stats.tx.dropped.fw_rem.bytes);
  5503. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  5504. peer->stats.tx.dropped.fw_rem_tx);
  5505. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  5506. peer->stats.tx.dropped.fw_rem_notx);
  5507. DP_PRINT_STATS("Dropped : Age Out = %d",
  5508. peer->stats.tx.dropped.age_out);
  5509. DP_PRINT_STATS("NAWDS : ");
  5510. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  5511. peer->stats.tx.nawds_mcast_drop);
  5512. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  5513. peer->stats.tx.nawds_mcast.num);
  5514. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  5515. peer->stats.tx.nawds_mcast.bytes);
  5516. DP_PRINT_STATS("Rate Info:");
  5517. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  5518. DP_PRINT_STATS("SGI = "
  5519. " 0.8us %d"
  5520. " 0.4us %d"
  5521. " 1.6us %d"
  5522. " 3.2us %d",
  5523. peer->stats.tx.sgi_count[0],
  5524. peer->stats.tx.sgi_count[1],
  5525. peer->stats.tx.sgi_count[2],
  5526. peer->stats.tx.sgi_count[3]);
  5527. DP_PRINT_STATS("Excess Retries per AC ");
  5528. DP_PRINT_STATS(" Best effort = %d",
  5529. peer->stats.tx.excess_retries_per_ac[0]);
  5530. DP_PRINT_STATS(" Background= %d",
  5531. peer->stats.tx.excess_retries_per_ac[1]);
  5532. DP_PRINT_STATS(" Video = %d",
  5533. peer->stats.tx.excess_retries_per_ac[2]);
  5534. DP_PRINT_STATS(" Voice = %d",
  5535. peer->stats.tx.excess_retries_per_ac[3]);
  5536. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  5537. peer->stats.tx.bw[2], peer->stats.tx.bw[3],
  5538. peer->stats.tx.bw[4], peer->stats.tx.bw[5]);
  5539. index = 0;
  5540. for (i = 0; i < SS_COUNT; i++) {
  5541. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5542. " %d", peer->stats.tx.nss[i]);
  5543. }
  5544. DP_PRINT_STATS("NSS(1-8) = %s",
  5545. nss);
  5546. DP_PRINT_STATS("Aggregation:");
  5547. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  5548. peer->stats.tx.amsdu_cnt);
  5549. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  5550. peer->stats.tx.non_amsdu_cnt);
  5551. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  5552. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  5553. peer->stats.tx.tx_byte_rate);
  5554. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  5555. peer->stats.tx.tx_data_rate);
  5556. DP_PRINT_STATS("Node Rx Stats:");
  5557. DP_PRINT_STATS("Packets Sent To Stack = %d",
  5558. peer->stats.rx.to_stack.num);
  5559. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  5560. peer->stats.rx.to_stack.bytes);
  5561. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  5562. DP_PRINT_STATS("Ring Id = %d", i);
  5563. DP_PRINT_STATS(" Packets Received = %d",
  5564. peer->stats.rx.rcvd_reo[i].num);
  5565. DP_PRINT_STATS(" Bytes Received = %llu",
  5566. peer->stats.rx.rcvd_reo[i].bytes);
  5567. }
  5568. DP_PRINT_STATS("Multicast Packets Received = %d",
  5569. peer->stats.rx.multicast.num);
  5570. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  5571. peer->stats.rx.multicast.bytes);
  5572. DP_PRINT_STATS("Broadcast Packets Received = %d",
  5573. peer->stats.rx.bcast.num);
  5574. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  5575. peer->stats.rx.bcast.bytes);
  5576. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  5577. peer->stats.rx.intra_bss.pkts.num);
  5578. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  5579. peer->stats.rx.intra_bss.pkts.bytes);
  5580. DP_PRINT_STATS("Raw Packets Received = %d",
  5581. peer->stats.rx.raw.num);
  5582. DP_PRINT_STATS("Raw Bytes Received = %llu",
  5583. peer->stats.rx.raw.bytes);
  5584. DP_PRINT_STATS("Errors: MIC Errors = %d",
  5585. peer->stats.rx.err.mic_err);
  5586. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  5587. peer->stats.rx.err.decrypt_err);
  5588. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  5589. peer->stats.rx.non_ampdu_cnt);
  5590. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  5591. peer->stats.rx.ampdu_cnt);
  5592. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  5593. peer->stats.rx.non_amsdu_cnt);
  5594. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  5595. peer->stats.rx.amsdu_cnt);
  5596. DP_PRINT_STATS("NAWDS : ");
  5597. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  5598. peer->stats.rx.nawds_mcast_drop);
  5599. DP_PRINT_STATS("SGI ="
  5600. " 0.8us %d"
  5601. " 0.4us %d"
  5602. " 1.6us %d"
  5603. " 3.2us %d",
  5604. peer->stats.rx.sgi_count[0],
  5605. peer->stats.rx.sgi_count[1],
  5606. peer->stats.rx.sgi_count[2],
  5607. peer->stats.rx.sgi_count[3]);
  5608. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  5609. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  5610. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  5611. DP_PRINT_STATS("Reception Type ="
  5612. " SU %d,"
  5613. " MU_MIMO %d,"
  5614. " MU_OFDMA %d,"
  5615. " MU_OFDMA_MIMO %d",
  5616. peer->stats.rx.reception_type[0],
  5617. peer->stats.rx.reception_type[1],
  5618. peer->stats.rx.reception_type[2],
  5619. peer->stats.rx.reception_type[3]);
  5620. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  5621. index = 0;
  5622. for (i = 0; i < SS_COUNT; i++) {
  5623. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5624. " %d", peer->stats.rx.nss[i]);
  5625. }
  5626. DP_PRINT_STATS("NSS(1-8) = %s",
  5627. nss);
  5628. DP_PRINT_STATS("Aggregation:");
  5629. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  5630. peer->stats.rx.ampdu_cnt);
  5631. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  5632. peer->stats.rx.non_ampdu_cnt);
  5633. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  5634. peer->stats.rx.amsdu_cnt);
  5635. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  5636. peer->stats.rx.non_amsdu_cnt);
  5637. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  5638. DP_PRINT_STATS(" Bytes received in last sec: %d",
  5639. peer->stats.rx.rx_byte_rate);
  5640. DP_PRINT_STATS(" Data received in last sec: %d",
  5641. peer->stats.rx.rx_data_rate);
  5642. }
  5643. /*
  5644. * dp_get_host_peer_stats()- function to print peer stats
  5645. * @pdev_handle: DP_PDEV handle
  5646. * @mac_addr: mac address of the peer
  5647. *
  5648. * Return: void
  5649. */
  5650. static void
  5651. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  5652. {
  5653. struct dp_peer *peer;
  5654. uint8_t local_id;
  5655. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  5656. &local_id);
  5657. if (!peer) {
  5658. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5659. "%s: Invalid peer\n", __func__);
  5660. return;
  5661. }
  5662. dp_print_peer_stats(peer);
  5663. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  5664. }
  5665. /**
  5666. * dp_print_soc_cfg_params()- Dump soc wlan config parameters
  5667. * @soc_handle: Soc handle
  5668. *
  5669. * Return: void
  5670. */
  5671. static void
  5672. dp_print_soc_cfg_params(struct dp_soc *soc)
  5673. {
  5674. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  5675. uint8_t index = 0, i = 0;
  5676. char ring_mask[DP_MAX_INT_CONTEXTS_STRING_LENGTH];
  5677. int num_of_int_contexts;
  5678. if (!soc) {
  5679. dp_err("Context is null");
  5680. return;
  5681. }
  5682. soc_cfg_ctx = soc->wlan_cfg_ctx;
  5683. if (!soc_cfg_ctx) {
  5684. dp_err("Context is null");
  5685. return;
  5686. }
  5687. num_of_int_contexts =
  5688. wlan_cfg_get_num_contexts(soc_cfg_ctx);
  5689. DP_TRACE_STATS(DEBUG, "No. of interrupt contexts: %u",
  5690. soc_cfg_ctx->num_int_ctxts);
  5691. DP_TRACE_STATS(DEBUG, "Max clients: %u",
  5692. soc_cfg_ctx->max_clients);
  5693. DP_TRACE_STATS(DEBUG, "Max alloc size: %u ",
  5694. soc_cfg_ctx->max_alloc_size);
  5695. DP_TRACE_STATS(DEBUG, "Per pdev tx ring: %u ",
  5696. soc_cfg_ctx->per_pdev_tx_ring);
  5697. DP_TRACE_STATS(DEBUG, "Num tcl data rings: %u ",
  5698. soc_cfg_ctx->num_tcl_data_rings);
  5699. DP_TRACE_STATS(DEBUG, "Per pdev rx ring: %u ",
  5700. soc_cfg_ctx->per_pdev_rx_ring);
  5701. DP_TRACE_STATS(DEBUG, "Per pdev lmac ring: %u ",
  5702. soc_cfg_ctx->per_pdev_lmac_ring);
  5703. DP_TRACE_STATS(DEBUG, "Num of reo dest rings: %u ",
  5704. soc_cfg_ctx->num_reo_dest_rings);
  5705. DP_TRACE_STATS(DEBUG, "Num tx desc pool: %u ",
  5706. soc_cfg_ctx->num_tx_desc_pool);
  5707. DP_TRACE_STATS(DEBUG, "Num tx ext desc pool: %u ",
  5708. soc_cfg_ctx->num_tx_ext_desc_pool);
  5709. DP_TRACE_STATS(DEBUG, "Num tx desc: %u ",
  5710. soc_cfg_ctx->num_tx_desc);
  5711. DP_TRACE_STATS(DEBUG, "Num tx ext desc: %u ",
  5712. soc_cfg_ctx->num_tx_ext_desc);
  5713. DP_TRACE_STATS(DEBUG, "Htt packet type: %u ",
  5714. soc_cfg_ctx->htt_packet_type);
  5715. DP_TRACE_STATS(DEBUG, "Max peer_ids: %u ",
  5716. soc_cfg_ctx->max_peer_id);
  5717. DP_TRACE_STATS(DEBUG, "Tx ring size: %u ",
  5718. soc_cfg_ctx->tx_ring_size);
  5719. DP_TRACE_STATS(DEBUG, "Tx comp ring size: %u ",
  5720. soc_cfg_ctx->tx_comp_ring_size);
  5721. DP_TRACE_STATS(DEBUG, "Tx comp ring size nss: %u ",
  5722. soc_cfg_ctx->tx_comp_ring_size_nss);
  5723. DP_TRACE_STATS(DEBUG, "Int batch threshold tx: %u ",
  5724. soc_cfg_ctx->int_batch_threshold_tx);
  5725. DP_TRACE_STATS(DEBUG, "Int timer threshold tx: %u ",
  5726. soc_cfg_ctx->int_timer_threshold_tx);
  5727. DP_TRACE_STATS(DEBUG, "Int batch threshold rx: %u ",
  5728. soc_cfg_ctx->int_batch_threshold_rx);
  5729. DP_TRACE_STATS(DEBUG, "Int timer threshold rx: %u ",
  5730. soc_cfg_ctx->int_timer_threshold_rx);
  5731. DP_TRACE_STATS(DEBUG, "Int batch threshold other: %u ",
  5732. soc_cfg_ctx->int_batch_threshold_other);
  5733. DP_TRACE_STATS(DEBUG, "Int timer threshold other: %u ",
  5734. soc_cfg_ctx->int_timer_threshold_other);
  5735. for (i = 0; i < num_of_int_contexts; i++) {
  5736. index += qdf_snprint(&ring_mask[index],
  5737. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5738. " %d",
  5739. soc_cfg_ctx->int_tx_ring_mask[i]);
  5740. }
  5741. DP_TRACE_STATS(DEBUG, "Tx ring mask (0-%d):%s",
  5742. num_of_int_contexts, ring_mask);
  5743. index = 0;
  5744. for (i = 0; i < num_of_int_contexts; i++) {
  5745. index += qdf_snprint(&ring_mask[index],
  5746. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5747. " %d",
  5748. soc_cfg_ctx->int_rx_ring_mask[i]);
  5749. }
  5750. DP_TRACE_STATS(DEBUG, "Rx ring mask (0-%d):%s",
  5751. num_of_int_contexts, ring_mask);
  5752. index = 0;
  5753. for (i = 0; i < num_of_int_contexts; i++) {
  5754. index += qdf_snprint(&ring_mask[index],
  5755. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5756. " %d",
  5757. soc_cfg_ctx->int_rx_mon_ring_mask[i]);
  5758. }
  5759. DP_TRACE_STATS(DEBUG, "Rx mon ring mask (0-%d):%s",
  5760. num_of_int_contexts, ring_mask);
  5761. index = 0;
  5762. for (i = 0; i < num_of_int_contexts; i++) {
  5763. index += qdf_snprint(&ring_mask[index],
  5764. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5765. " %d",
  5766. soc_cfg_ctx->int_rx_err_ring_mask[i]);
  5767. }
  5768. DP_TRACE_STATS(DEBUG, "Rx err ring mask (0-%d):%s",
  5769. num_of_int_contexts, ring_mask);
  5770. index = 0;
  5771. for (i = 0; i < num_of_int_contexts; i++) {
  5772. index += qdf_snprint(&ring_mask[index],
  5773. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5774. " %d",
  5775. soc_cfg_ctx->int_rx_wbm_rel_ring_mask[i]);
  5776. }
  5777. DP_TRACE_STATS(DEBUG, "Rx wbm rel ring mask (0-%d):%s",
  5778. num_of_int_contexts, ring_mask);
  5779. index = 0;
  5780. for (i = 0; i < num_of_int_contexts; i++) {
  5781. index += qdf_snprint(&ring_mask[index],
  5782. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5783. " %d",
  5784. soc_cfg_ctx->int_reo_status_ring_mask[i]);
  5785. }
  5786. DP_TRACE_STATS(DEBUG, "Reo ring mask (0-%d):%s",
  5787. num_of_int_contexts, ring_mask);
  5788. index = 0;
  5789. for (i = 0; i < num_of_int_contexts; i++) {
  5790. index += qdf_snprint(&ring_mask[index],
  5791. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5792. " %d",
  5793. soc_cfg_ctx->int_rxdma2host_ring_mask[i]);
  5794. }
  5795. DP_TRACE_STATS(DEBUG, "Rxdma2host ring mask (0-%d):%s",
  5796. num_of_int_contexts, ring_mask);
  5797. index = 0;
  5798. for (i = 0; i < num_of_int_contexts; i++) {
  5799. index += qdf_snprint(&ring_mask[index],
  5800. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5801. " %d",
  5802. soc_cfg_ctx->int_host2rxdma_ring_mask[i]);
  5803. }
  5804. DP_TRACE_STATS(DEBUG, "Host2rxdma ring mask (0-%d):%s",
  5805. num_of_int_contexts, ring_mask);
  5806. DP_TRACE_STATS(DEBUG, "Rx hash: %u ",
  5807. soc_cfg_ctx->rx_hash);
  5808. DP_TRACE_STATS(DEBUG, "Tso enabled: %u ",
  5809. soc_cfg_ctx->tso_enabled);
  5810. DP_TRACE_STATS(DEBUG, "Lro enabled: %u ",
  5811. soc_cfg_ctx->lro_enabled);
  5812. DP_TRACE_STATS(DEBUG, "Sg enabled: %u ",
  5813. soc_cfg_ctx->sg_enabled);
  5814. DP_TRACE_STATS(DEBUG, "Gro enabled: %u ",
  5815. soc_cfg_ctx->gro_enabled);
  5816. DP_TRACE_STATS(DEBUG, "rawmode enabled: %u ",
  5817. soc_cfg_ctx->rawmode_enabled);
  5818. DP_TRACE_STATS(DEBUG, "peer flow ctrl enabled: %u ",
  5819. soc_cfg_ctx->peer_flow_ctrl_enabled);
  5820. DP_TRACE_STATS(DEBUG, "napi enabled: %u ",
  5821. soc_cfg_ctx->napi_enabled);
  5822. DP_TRACE_STATS(DEBUG, "Tcp Udp checksum offload: %u ",
  5823. soc_cfg_ctx->tcp_udp_checksumoffload);
  5824. DP_TRACE_STATS(DEBUG, "Defrag timeout check: %u ",
  5825. soc_cfg_ctx->defrag_timeout_check);
  5826. DP_TRACE_STATS(DEBUG, "Rx defrag min timeout: %u ",
  5827. soc_cfg_ctx->rx_defrag_min_timeout);
  5828. DP_TRACE_STATS(DEBUG, "WBM release ring: %u ",
  5829. soc_cfg_ctx->wbm_release_ring);
  5830. DP_TRACE_STATS(DEBUG, "TCL CMD ring: %u ",
  5831. soc_cfg_ctx->tcl_cmd_ring);
  5832. DP_TRACE_STATS(DEBUG, "TCL Status ring: %u ",
  5833. soc_cfg_ctx->tcl_status_ring);
  5834. DP_TRACE_STATS(DEBUG, "REO Reinject ring: %u ",
  5835. soc_cfg_ctx->reo_reinject_ring);
  5836. DP_TRACE_STATS(DEBUG, "RX release ring: %u ",
  5837. soc_cfg_ctx->rx_release_ring);
  5838. DP_TRACE_STATS(DEBUG, "REO Exception ring: %u ",
  5839. soc_cfg_ctx->reo_exception_ring);
  5840. DP_TRACE_STATS(DEBUG, "REO CMD ring: %u ",
  5841. soc_cfg_ctx->reo_cmd_ring);
  5842. DP_TRACE_STATS(DEBUG, "REO STATUS ring: %u ",
  5843. soc_cfg_ctx->reo_status_ring);
  5844. DP_TRACE_STATS(DEBUG, "RXDMA refill ring: %u ",
  5845. soc_cfg_ctx->rxdma_refill_ring);
  5846. DP_TRACE_STATS(DEBUG, "RXDMA err dst ring: %u ",
  5847. soc_cfg_ctx->rxdma_err_dst_ring);
  5848. }
  5849. /**
  5850. * dp_print_vdev_cfg_params() - Print the pdev cfg parameters
  5851. * @pdev_handle: DP pdev handle
  5852. *
  5853. * Return - void
  5854. */
  5855. static void
  5856. dp_print_pdev_cfg_params(struct dp_pdev *pdev)
  5857. {
  5858. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  5859. if (!pdev) {
  5860. dp_err("Context is null");
  5861. return;
  5862. }
  5863. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  5864. if (!pdev_cfg_ctx) {
  5865. dp_err("Context is null");
  5866. return;
  5867. }
  5868. DP_TRACE_STATS(DEBUG, "Rx dma buf ring size: %d ",
  5869. pdev_cfg_ctx->rx_dma_buf_ring_size);
  5870. DP_TRACE_STATS(DEBUG, "DMA Mon buf ring size: %d ",
  5871. pdev_cfg_ctx->dma_mon_buf_ring_size);
  5872. DP_TRACE_STATS(DEBUG, "DMA Mon dest ring size: %d ",
  5873. pdev_cfg_ctx->dma_mon_dest_ring_size);
  5874. DP_TRACE_STATS(DEBUG, "DMA Mon status ring size: %d ",
  5875. pdev_cfg_ctx->dma_mon_status_ring_size);
  5876. DP_TRACE_STATS(DEBUG, "Rxdma monitor desc ring: %d",
  5877. pdev_cfg_ctx->rxdma_monitor_desc_ring);
  5878. DP_TRACE_STATS(DEBUG, "Num mac rings: %d ",
  5879. pdev_cfg_ctx->num_mac_rings);
  5880. }
  5881. /**
  5882. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  5883. *
  5884. * Return: None
  5885. */
  5886. static void dp_txrx_stats_help(void)
  5887. {
  5888. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  5889. dp_info("stats_option:");
  5890. dp_info(" 1 -- HTT Tx Statistics");
  5891. dp_info(" 2 -- HTT Rx Statistics");
  5892. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  5893. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  5894. dp_info(" 5 -- HTT Error Statistics");
  5895. dp_info(" 6 -- HTT TQM Statistics");
  5896. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  5897. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  5898. dp_info(" 9 -- HTT Tx Rate Statistics");
  5899. dp_info(" 10 -- HTT Rx Rate Statistics");
  5900. dp_info(" 11 -- HTT Peer Statistics");
  5901. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  5902. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  5903. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  5904. dp_info(" 15 -- HTT SRNG Statistics");
  5905. dp_info(" 16 -- HTT SFM Info Statistics");
  5906. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  5907. dp_info(" 18 -- HTT Peer List Details");
  5908. dp_info(" 20 -- Clear Host Statistics");
  5909. dp_info(" 21 -- Host Rx Rate Statistics");
  5910. dp_info(" 22 -- Host Tx Rate Statistics");
  5911. dp_info(" 23 -- Host Tx Statistics");
  5912. dp_info(" 24 -- Host Rx Statistics");
  5913. dp_info(" 25 -- Host AST Statistics");
  5914. dp_info(" 26 -- Host SRNG PTR Statistics");
  5915. dp_info(" 27 -- Host Mon Statistics");
  5916. dp_info(" 28 -- Host REO Queue Statistics");
  5917. dp_info(" 29 -- Host Soc cfg param Statistics");
  5918. dp_info(" 30 -- Host pdev cfg param Statistics");
  5919. }
  5920. /**
  5921. * dp_print_host_stats()- Function to print the stats aggregated at host
  5922. * @vdev_handle: DP_VDEV handle
  5923. * @type: host stats type
  5924. *
  5925. * Return: 0 on success, print error message in case of failure
  5926. */
  5927. static int
  5928. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  5929. struct cdp_txrx_stats_req *req)
  5930. {
  5931. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5932. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5933. enum cdp_host_txrx_stats type =
  5934. dp_stats_mapping_table[req->stats][STATS_HOST];
  5935. dp_aggregate_pdev_stats(pdev);
  5936. switch (type) {
  5937. case TXRX_CLEAR_STATS:
  5938. dp_txrx_host_stats_clr(vdev);
  5939. break;
  5940. case TXRX_RX_RATE_STATS:
  5941. dp_print_rx_rates(vdev);
  5942. break;
  5943. case TXRX_TX_RATE_STATS:
  5944. dp_print_tx_rates(vdev);
  5945. break;
  5946. case TXRX_TX_HOST_STATS:
  5947. dp_print_pdev_tx_stats(pdev);
  5948. dp_print_soc_tx_stats(pdev->soc);
  5949. break;
  5950. case TXRX_RX_HOST_STATS:
  5951. dp_print_pdev_rx_stats(pdev);
  5952. dp_print_soc_rx_stats(pdev->soc);
  5953. break;
  5954. case TXRX_AST_STATS:
  5955. dp_print_ast_stats(pdev->soc);
  5956. dp_print_peer_table(vdev);
  5957. break;
  5958. case TXRX_SRNG_PTR_STATS:
  5959. dp_print_ring_stats(pdev);
  5960. break;
  5961. case TXRX_RX_MON_STATS:
  5962. dp_print_pdev_rx_mon_stats(pdev);
  5963. break;
  5964. case TXRX_REO_QUEUE_STATS:
  5965. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  5966. break;
  5967. case TXRX_SOC_CFG_PARAMS:
  5968. dp_print_soc_cfg_params(pdev->soc);
  5969. break;
  5970. case TXRX_PDEV_CFG_PARAMS:
  5971. dp_print_pdev_cfg_params(pdev);
  5972. break;
  5973. default:
  5974. dp_info("Wrong Input For TxRx Host Stats");
  5975. dp_txrx_stats_help();
  5976. break;
  5977. }
  5978. return 0;
  5979. }
  5980. /*
  5981. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  5982. * @pdev: DP_PDEV handle
  5983. *
  5984. * Return: void
  5985. */
  5986. static void
  5987. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  5988. {
  5989. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5990. int mac_id;
  5991. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  5992. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5993. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5994. pdev->pdev_id);
  5995. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5996. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5997. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5998. }
  5999. }
  6000. /*
  6001. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  6002. * @pdev: DP_PDEV handle
  6003. *
  6004. * Return: void
  6005. */
  6006. static void
  6007. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  6008. {
  6009. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6010. int mac_id;
  6011. htt_tlv_filter.mpdu_start = 1;
  6012. htt_tlv_filter.msdu_start = 0;
  6013. htt_tlv_filter.packet = 0;
  6014. htt_tlv_filter.msdu_end = 0;
  6015. htt_tlv_filter.mpdu_end = 0;
  6016. htt_tlv_filter.attention = 0;
  6017. htt_tlv_filter.ppdu_start = 1;
  6018. htt_tlv_filter.ppdu_end = 1;
  6019. htt_tlv_filter.ppdu_end_user_stats = 1;
  6020. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6021. htt_tlv_filter.ppdu_end_status_done = 1;
  6022. htt_tlv_filter.enable_fp = 1;
  6023. htt_tlv_filter.enable_md = 0;
  6024. if (pdev->neighbour_peers_added &&
  6025. pdev->soc->hw_nac_monitor_support) {
  6026. htt_tlv_filter.enable_md = 1;
  6027. htt_tlv_filter.packet_header = 1;
  6028. }
  6029. if (pdev->mcopy_mode) {
  6030. htt_tlv_filter.packet_header = 1;
  6031. htt_tlv_filter.enable_mo = 1;
  6032. }
  6033. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6034. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6035. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6036. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6037. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6038. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6039. if (pdev->neighbour_peers_added &&
  6040. pdev->soc->hw_nac_monitor_support)
  6041. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  6042. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6043. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6044. pdev->pdev_id);
  6045. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6046. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6047. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6048. }
  6049. }
  6050. /*
  6051. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  6052. * modes are enabled or not.
  6053. * @dp_pdev: dp pdev handle.
  6054. *
  6055. * Return: bool
  6056. */
  6057. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  6058. {
  6059. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  6060. !pdev->mcopy_mode)
  6061. return true;
  6062. else
  6063. return false;
  6064. }
  6065. /*
  6066. *dp_set_bpr_enable() - API to enable/disable bpr feature
  6067. *@pdev_handle: DP_PDEV handle.
  6068. *@val: Provided value.
  6069. *
  6070. *Return: void
  6071. */
  6072. static void
  6073. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  6074. {
  6075. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6076. switch (val) {
  6077. case CDP_BPR_DISABLE:
  6078. pdev->bpr_enable = CDP_BPR_DISABLE;
  6079. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6080. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6081. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6082. } else if (pdev->enhanced_stats_en &&
  6083. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6084. !pdev->pktlog_ppdu_stats) {
  6085. dp_h2t_cfg_stats_msg_send(pdev,
  6086. DP_PPDU_STATS_CFG_ENH_STATS,
  6087. pdev->pdev_id);
  6088. }
  6089. break;
  6090. case CDP_BPR_ENABLE:
  6091. pdev->bpr_enable = CDP_BPR_ENABLE;
  6092. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  6093. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  6094. dp_h2t_cfg_stats_msg_send(pdev,
  6095. DP_PPDU_STATS_CFG_BPR,
  6096. pdev->pdev_id);
  6097. } else if (pdev->enhanced_stats_en &&
  6098. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6099. !pdev->pktlog_ppdu_stats) {
  6100. dp_h2t_cfg_stats_msg_send(pdev,
  6101. DP_PPDU_STATS_CFG_BPR_ENH,
  6102. pdev->pdev_id);
  6103. } else if (pdev->pktlog_ppdu_stats) {
  6104. dp_h2t_cfg_stats_msg_send(pdev,
  6105. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  6106. pdev->pdev_id);
  6107. }
  6108. break;
  6109. default:
  6110. break;
  6111. }
  6112. }
  6113. /*
  6114. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  6115. * @pdev_handle: DP_PDEV handle
  6116. * @val: user provided value
  6117. *
  6118. * Return: void
  6119. */
  6120. static void
  6121. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  6122. {
  6123. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6124. switch (val) {
  6125. case 0:
  6126. pdev->tx_sniffer_enable = 0;
  6127. pdev->mcopy_mode = 0;
  6128. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6129. !pdev->bpr_enable) {
  6130. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6131. dp_ppdu_ring_reset(pdev);
  6132. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  6133. dp_h2t_cfg_stats_msg_send(pdev,
  6134. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6135. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  6136. dp_h2t_cfg_stats_msg_send(pdev,
  6137. DP_PPDU_STATS_CFG_BPR_ENH,
  6138. pdev->pdev_id);
  6139. } else {
  6140. dp_h2t_cfg_stats_msg_send(pdev,
  6141. DP_PPDU_STATS_CFG_BPR,
  6142. pdev->pdev_id);
  6143. }
  6144. break;
  6145. case 1:
  6146. pdev->tx_sniffer_enable = 1;
  6147. pdev->mcopy_mode = 0;
  6148. if (!pdev->pktlog_ppdu_stats)
  6149. dp_h2t_cfg_stats_msg_send(pdev,
  6150. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6151. break;
  6152. case 2:
  6153. pdev->mcopy_mode = 1;
  6154. pdev->tx_sniffer_enable = 0;
  6155. dp_ppdu_ring_cfg(pdev);
  6156. if (!pdev->pktlog_ppdu_stats)
  6157. dp_h2t_cfg_stats_msg_send(pdev,
  6158. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6159. break;
  6160. default:
  6161. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6162. "Invalid value");
  6163. break;
  6164. }
  6165. }
  6166. /*
  6167. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  6168. * @pdev_handle: DP_PDEV handle
  6169. *
  6170. * Return: void
  6171. */
  6172. static void
  6173. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6174. {
  6175. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6176. if (pdev->enhanced_stats_en == 0)
  6177. dp_cal_client_timer_start(pdev->cal_client_ctx);
  6178. pdev->enhanced_stats_en = 1;
  6179. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6180. !pdev->monitor_vdev)
  6181. dp_ppdu_ring_cfg(pdev);
  6182. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6183. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6184. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6185. dp_h2t_cfg_stats_msg_send(pdev,
  6186. DP_PPDU_STATS_CFG_BPR_ENH,
  6187. pdev->pdev_id);
  6188. }
  6189. }
  6190. /*
  6191. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  6192. * @pdev_handle: DP_PDEV handle
  6193. *
  6194. * Return: void
  6195. */
  6196. static void
  6197. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6198. {
  6199. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6200. if (pdev->enhanced_stats_en == 1)
  6201. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  6202. pdev->enhanced_stats_en = 0;
  6203. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6204. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6205. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6206. dp_h2t_cfg_stats_msg_send(pdev,
  6207. DP_PPDU_STATS_CFG_BPR,
  6208. pdev->pdev_id);
  6209. }
  6210. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6211. !pdev->monitor_vdev)
  6212. dp_ppdu_ring_reset(pdev);
  6213. }
  6214. /*
  6215. * dp_get_fw_peer_stats()- function to print peer stats
  6216. * @pdev_handle: DP_PDEV handle
  6217. * @mac_addr: mac address of the peer
  6218. * @cap: Type of htt stats requested
  6219. *
  6220. * Currently Supporting only MAC ID based requests Only
  6221. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  6222. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  6223. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  6224. *
  6225. * Return: void
  6226. */
  6227. static void
  6228. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  6229. uint32_t cap)
  6230. {
  6231. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6232. int i;
  6233. uint32_t config_param0 = 0;
  6234. uint32_t config_param1 = 0;
  6235. uint32_t config_param2 = 0;
  6236. uint32_t config_param3 = 0;
  6237. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  6238. config_param0 |= (1 << (cap + 1));
  6239. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  6240. config_param1 |= (1 << i);
  6241. }
  6242. config_param2 |= (mac_addr[0] & 0x000000ff);
  6243. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  6244. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  6245. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  6246. config_param3 |= (mac_addr[4] & 0x000000ff);
  6247. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  6248. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6249. config_param0, config_param1, config_param2,
  6250. config_param3, 0, 0, 0);
  6251. }
  6252. /* This struct definition will be removed from here
  6253. * once it get added in FW headers*/
  6254. struct httstats_cmd_req {
  6255. uint32_t config_param0;
  6256. uint32_t config_param1;
  6257. uint32_t config_param2;
  6258. uint32_t config_param3;
  6259. int cookie;
  6260. u_int8_t stats_id;
  6261. };
  6262. /*
  6263. * dp_get_htt_stats: function to process the httstas request
  6264. * @pdev_handle: DP pdev handle
  6265. * @data: pointer to request data
  6266. * @data_len: length for request data
  6267. *
  6268. * return: void
  6269. */
  6270. static void
  6271. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  6272. {
  6273. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6274. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  6275. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  6276. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  6277. req->config_param0, req->config_param1,
  6278. req->config_param2, req->config_param3,
  6279. req->cookie, 0, 0);
  6280. }
  6281. /*
  6282. * dp_set_pdev_param: function to set parameters in pdev
  6283. * @pdev_handle: DP pdev handle
  6284. * @param: parameter type to be set
  6285. * @val: value of parameter to be set
  6286. *
  6287. * return: void
  6288. */
  6289. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  6290. enum cdp_pdev_param_type param, uint8_t val)
  6291. {
  6292. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6293. switch (param) {
  6294. case CDP_CONFIG_DEBUG_SNIFFER:
  6295. dp_config_debug_sniffer(pdev_handle, val);
  6296. break;
  6297. case CDP_CONFIG_BPR_ENABLE:
  6298. dp_set_bpr_enable(pdev_handle, val);
  6299. break;
  6300. case CDP_CONFIG_PRIMARY_RADIO:
  6301. pdev->is_primary = val;
  6302. break;
  6303. default:
  6304. break;
  6305. }
  6306. }
  6307. /*
  6308. * dp_set_vdev_param: function to set parameters in vdev
  6309. * @param: parameter type to be set
  6310. * @val: value of parameter to be set
  6311. *
  6312. * return: void
  6313. */
  6314. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  6315. enum cdp_vdev_param_type param, uint32_t val)
  6316. {
  6317. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6318. switch (param) {
  6319. case CDP_ENABLE_WDS:
  6320. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6321. "wds_enable %d for vdev(%p) id(%d)\n",
  6322. val, vdev, vdev->vdev_id);
  6323. vdev->wds_enabled = val;
  6324. break;
  6325. case CDP_ENABLE_NAWDS:
  6326. vdev->nawds_enabled = val;
  6327. break;
  6328. case CDP_ENABLE_MCAST_EN:
  6329. vdev->mcast_enhancement_en = val;
  6330. break;
  6331. case CDP_ENABLE_PROXYSTA:
  6332. vdev->proxysta_vdev = val;
  6333. break;
  6334. case CDP_UPDATE_TDLS_FLAGS:
  6335. vdev->tdls_link_connected = val;
  6336. break;
  6337. case CDP_CFG_WDS_AGING_TIMER:
  6338. if (val == 0)
  6339. qdf_timer_stop(&vdev->pdev->soc->wds_aging_timer);
  6340. else if (val != vdev->wds_aging_timer_val)
  6341. qdf_timer_mod(&vdev->pdev->soc->wds_aging_timer, val);
  6342. vdev->wds_aging_timer_val = val;
  6343. break;
  6344. case CDP_ENABLE_AP_BRIDGE:
  6345. if (wlan_op_mode_sta != vdev->opmode)
  6346. vdev->ap_bridge_enabled = val;
  6347. else
  6348. vdev->ap_bridge_enabled = false;
  6349. break;
  6350. case CDP_ENABLE_CIPHER:
  6351. vdev->sec_type = val;
  6352. break;
  6353. case CDP_ENABLE_QWRAP_ISOLATION:
  6354. vdev->isolation_vdev = val;
  6355. break;
  6356. default:
  6357. break;
  6358. }
  6359. dp_tx_vdev_update_search_flags(vdev);
  6360. }
  6361. /**
  6362. * dp_peer_set_nawds: set nawds bit in peer
  6363. * @peer_handle: pointer to peer
  6364. * @value: enable/disable nawds
  6365. *
  6366. * return: void
  6367. */
  6368. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  6369. {
  6370. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6371. peer->nawds_enabled = value;
  6372. }
  6373. /*
  6374. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  6375. * @vdev_handle: DP_VDEV handle
  6376. * @map_id:ID of map that needs to be updated
  6377. *
  6378. * Return: void
  6379. */
  6380. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  6381. uint8_t map_id)
  6382. {
  6383. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6384. vdev->dscp_tid_map_id = map_id;
  6385. return;
  6386. }
  6387. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  6388. * @peer_handle: DP pdev handle
  6389. *
  6390. * return : cdp_pdev_stats pointer
  6391. */
  6392. static struct cdp_pdev_stats*
  6393. dp_txrx_get_pdev_stats(struct cdp_pdev *pdev_handle)
  6394. {
  6395. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6396. dp_aggregate_pdev_stats(pdev);
  6397. return &pdev->stats;
  6398. }
  6399. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  6400. * @peer_handle: DP_PEER handle
  6401. *
  6402. * return : cdp_peer_stats pointer
  6403. */
  6404. static struct cdp_peer_stats*
  6405. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  6406. {
  6407. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6408. qdf_assert(peer);
  6409. return &peer->stats;
  6410. }
  6411. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  6412. * @peer_handle: DP_PEER handle
  6413. *
  6414. * return : void
  6415. */
  6416. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  6417. {
  6418. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6419. qdf_assert(peer);
  6420. qdf_mem_set(&peer->stats, sizeof(peer->stats), 0);
  6421. }
  6422. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  6423. * @vdev_handle: DP_VDEV handle
  6424. * @buf: buffer for vdev stats
  6425. *
  6426. * return : int
  6427. */
  6428. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  6429. bool is_aggregate)
  6430. {
  6431. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6432. struct cdp_vdev_stats *vdev_stats = (struct cdp_vdev_stats *)buf;
  6433. if (is_aggregate)
  6434. dp_aggregate_vdev_stats(vdev, buf);
  6435. else
  6436. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  6437. return 0;
  6438. }
  6439. /*
  6440. * dp_get_total_per(): get total per
  6441. * @pdev_handle: DP_PDEV handle
  6442. *
  6443. * Return: % error rate using retries per packet and success packets
  6444. */
  6445. static int dp_get_total_per(struct cdp_pdev *pdev_handle)
  6446. {
  6447. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6448. dp_aggregate_pdev_stats(pdev);
  6449. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  6450. return 0;
  6451. return ((pdev->stats.tx.retries * 100) /
  6452. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  6453. }
  6454. /*
  6455. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  6456. * @pdev_handle: DP_PDEV handle
  6457. * @buf: to hold pdev_stats
  6458. *
  6459. * Return: int
  6460. */
  6461. static int
  6462. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  6463. {
  6464. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6465. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  6466. struct cdp_txrx_stats_req req = {0,};
  6467. dp_aggregate_pdev_stats(pdev);
  6468. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  6469. req.cookie_val = 1;
  6470. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6471. req.param1, req.param2, req.param3, 0,
  6472. req.cookie_val, 0);
  6473. msleep(DP_MAX_SLEEP_TIME);
  6474. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  6475. req.cookie_val = 1;
  6476. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6477. req.param1, req.param2, req.param3, 0,
  6478. req.cookie_val, 0);
  6479. msleep(DP_MAX_SLEEP_TIME);
  6480. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  6481. return TXRX_STATS_LEVEL;
  6482. }
  6483. /**
  6484. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  6485. * @pdev: DP_PDEV handle
  6486. * @map_id: ID of map that needs to be updated
  6487. * @tos: index value in map
  6488. * @tid: tid value passed by the user
  6489. *
  6490. * Return: void
  6491. */
  6492. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  6493. uint8_t map_id, uint8_t tos, uint8_t tid)
  6494. {
  6495. uint8_t dscp;
  6496. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  6497. struct dp_soc *soc = pdev->soc;
  6498. if (!soc)
  6499. return;
  6500. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  6501. pdev->dscp_tid_map[map_id][dscp] = tid;
  6502. if (map_id < soc->num_hw_dscp_tid_map)
  6503. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  6504. map_id, dscp);
  6505. return;
  6506. }
  6507. /**
  6508. * dp_fw_stats_process(): Process TxRX FW stats request
  6509. * @vdev_handle: DP VDEV handle
  6510. * @req: stats request
  6511. *
  6512. * return: int
  6513. */
  6514. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  6515. struct cdp_txrx_stats_req *req)
  6516. {
  6517. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6518. struct dp_pdev *pdev = NULL;
  6519. uint32_t stats = req->stats;
  6520. uint8_t mac_id = req->mac_id;
  6521. if (!vdev) {
  6522. DP_TRACE(NONE, "VDEV not found");
  6523. return 1;
  6524. }
  6525. pdev = vdev->pdev;
  6526. /*
  6527. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  6528. * from param0 to param3 according to below rule:
  6529. *
  6530. * PARAM:
  6531. * - config_param0 : start_offset (stats type)
  6532. * - config_param1 : stats bmask from start offset
  6533. * - config_param2 : stats bmask from start offset + 32
  6534. * - config_param3 : stats bmask from start offset + 64
  6535. */
  6536. if (req->stats == CDP_TXRX_STATS_0) {
  6537. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  6538. req->param1 = 0xFFFFFFFF;
  6539. req->param2 = 0xFFFFFFFF;
  6540. req->param3 = 0xFFFFFFFF;
  6541. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  6542. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  6543. }
  6544. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  6545. req->param1, req->param2, req->param3,
  6546. 0, 0, mac_id);
  6547. }
  6548. /**
  6549. * dp_txrx_stats_request - function to map to firmware and host stats
  6550. * @vdev: virtual handle
  6551. * @req: stats request
  6552. *
  6553. * Return: QDF_STATUS
  6554. */
  6555. static
  6556. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  6557. struct cdp_txrx_stats_req *req)
  6558. {
  6559. int host_stats;
  6560. int fw_stats;
  6561. enum cdp_stats stats;
  6562. int num_stats;
  6563. if (!vdev || !req) {
  6564. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6565. "Invalid vdev/req instance");
  6566. return QDF_STATUS_E_INVAL;
  6567. }
  6568. stats = req->stats;
  6569. if (stats >= CDP_TXRX_MAX_STATS)
  6570. return QDF_STATUS_E_INVAL;
  6571. /*
  6572. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  6573. * has to be updated if new FW HTT stats added
  6574. */
  6575. if (stats > CDP_TXRX_STATS_HTT_MAX)
  6576. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  6577. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  6578. if (stats >= num_stats) {
  6579. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6580. "%s: Invalid stats option: %d", __func__, stats);
  6581. return QDF_STATUS_E_INVAL;
  6582. }
  6583. req->stats = stats;
  6584. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  6585. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  6586. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6587. "stats: %u fw_stats_type: %d host_stats: %d",
  6588. stats, fw_stats, host_stats);
  6589. if (fw_stats != TXRX_FW_STATS_INVALID) {
  6590. /* update request with FW stats type */
  6591. req->stats = fw_stats;
  6592. return dp_fw_stats_process(vdev, req);
  6593. }
  6594. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  6595. (host_stats <= TXRX_HOST_STATS_MAX))
  6596. return dp_print_host_stats(vdev, req);
  6597. else
  6598. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6599. "Wrong Input for TxRx Stats");
  6600. return QDF_STATUS_SUCCESS;
  6601. }
  6602. /*
  6603. * dp_print_napi_stats(): NAPI stats
  6604. * @soc - soc handle
  6605. */
  6606. static void dp_print_napi_stats(struct dp_soc *soc)
  6607. {
  6608. hif_print_napi_stats(soc->hif_handle);
  6609. }
  6610. /*
  6611. * dp_print_per_ring_stats(): Packet count per ring
  6612. * @soc - soc handle
  6613. */
  6614. static void dp_print_per_ring_stats(struct dp_soc *soc)
  6615. {
  6616. uint8_t ring;
  6617. uint16_t core;
  6618. uint64_t total_packets;
  6619. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  6620. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  6621. total_packets = 0;
  6622. DP_TRACE_STATS(INFO_HIGH,
  6623. "Packets on ring %u:", ring);
  6624. for (core = 0; core < NR_CPUS; core++) {
  6625. DP_TRACE_STATS(INFO_HIGH,
  6626. "Packets arriving on core %u: %llu",
  6627. core,
  6628. soc->stats.rx.ring_packets[core][ring]);
  6629. total_packets += soc->stats.rx.ring_packets[core][ring];
  6630. }
  6631. DP_TRACE_STATS(INFO_HIGH,
  6632. "Total packets on ring %u: %llu",
  6633. ring, total_packets);
  6634. }
  6635. }
  6636. /*
  6637. * dp_txrx_path_stats() - Function to display dump stats
  6638. * @soc - soc handle
  6639. *
  6640. * return: none
  6641. */
  6642. static void dp_txrx_path_stats(struct dp_soc *soc)
  6643. {
  6644. uint8_t error_code;
  6645. uint8_t loop_pdev;
  6646. struct dp_pdev *pdev;
  6647. uint8_t i;
  6648. if (!soc) {
  6649. DP_TRACE(ERROR, "%s: Invalid access",
  6650. __func__);
  6651. return;
  6652. }
  6653. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  6654. pdev = soc->pdev_list[loop_pdev];
  6655. dp_aggregate_pdev_stats(pdev);
  6656. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  6657. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  6658. pdev->stats.tx_i.rcvd.num,
  6659. pdev->stats.tx_i.rcvd.bytes);
  6660. DP_TRACE_STATS(INFO_HIGH,
  6661. "processed from host: %u msdus (%llu bytes)",
  6662. pdev->stats.tx_i.processed.num,
  6663. pdev->stats.tx_i.processed.bytes);
  6664. DP_TRACE_STATS(INFO_HIGH,
  6665. "successfully transmitted: %u msdus (%llu bytes)",
  6666. pdev->stats.tx.tx_success.num,
  6667. pdev->stats.tx.tx_success.bytes);
  6668. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  6669. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  6670. pdev->stats.tx_i.dropped.dropped_pkt.num);
  6671. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  6672. pdev->stats.tx_i.dropped.desc_na.num);
  6673. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  6674. pdev->stats.tx_i.dropped.ring_full);
  6675. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  6676. pdev->stats.tx_i.dropped.enqueue_fail);
  6677. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  6678. pdev->stats.tx_i.dropped.dma_error);
  6679. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  6680. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  6681. pdev->stats.tx.tx_failed);
  6682. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  6683. pdev->stats.tx.dropped.age_out);
  6684. DP_TRACE_STATS(INFO_HIGH, "firmware removed packets: %u",
  6685. pdev->stats.tx.dropped.fw_rem.num);
  6686. DP_TRACE_STATS(INFO_HIGH, "firmware removed bytes: %llu",
  6687. pdev->stats.tx.dropped.fw_rem.bytes);
  6688. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  6689. pdev->stats.tx.dropped.fw_rem_tx);
  6690. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  6691. pdev->stats.tx.dropped.fw_rem_notx);
  6692. DP_TRACE_STATS(INFO_HIGH, "peer_invalid: %u",
  6693. pdev->soc->stats.tx.tx_invalid_peer.num);
  6694. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  6695. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  6696. pdev->stats.tx_comp_histogram.pkts_1);
  6697. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  6698. pdev->stats.tx_comp_histogram.pkts_2_20);
  6699. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  6700. pdev->stats.tx_comp_histogram.pkts_21_40);
  6701. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  6702. pdev->stats.tx_comp_histogram.pkts_41_60);
  6703. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  6704. pdev->stats.tx_comp_histogram.pkts_61_80);
  6705. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  6706. pdev->stats.tx_comp_histogram.pkts_81_100);
  6707. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  6708. pdev->stats.tx_comp_histogram.pkts_101_200);
  6709. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  6710. pdev->stats.tx_comp_histogram.pkts_201_plus);
  6711. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  6712. DP_TRACE_STATS(INFO_HIGH,
  6713. "delivered %u msdus ( %llu bytes),",
  6714. pdev->stats.rx.to_stack.num,
  6715. pdev->stats.rx.to_stack.bytes);
  6716. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  6717. DP_TRACE_STATS(INFO_HIGH,
  6718. "received on reo[%d] %u msdus( %llu bytes),",
  6719. i, pdev->stats.rx.rcvd_reo[i].num,
  6720. pdev->stats.rx.rcvd_reo[i].bytes);
  6721. DP_TRACE_STATS(INFO_HIGH,
  6722. "intra-bss packets %u msdus ( %llu bytes),",
  6723. pdev->stats.rx.intra_bss.pkts.num,
  6724. pdev->stats.rx.intra_bss.pkts.bytes);
  6725. DP_TRACE_STATS(INFO_HIGH,
  6726. "intra-bss fails %u msdus ( %llu bytes),",
  6727. pdev->stats.rx.intra_bss.fail.num,
  6728. pdev->stats.rx.intra_bss.fail.bytes);
  6729. DP_TRACE_STATS(INFO_HIGH,
  6730. "raw packets %u msdus ( %llu bytes),",
  6731. pdev->stats.rx.raw.num,
  6732. pdev->stats.rx.raw.bytes);
  6733. DP_TRACE_STATS(INFO_HIGH, "dropped: error %u msdus",
  6734. pdev->stats.rx.err.mic_err);
  6735. DP_TRACE_STATS(INFO_HIGH, "peer invalid %u",
  6736. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  6737. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  6738. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  6739. pdev->soc->stats.rx.err.invalid_rbm);
  6740. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  6741. pdev->soc->stats.rx.err.hal_ring_access_fail);
  6742. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  6743. error_code++) {
  6744. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  6745. continue;
  6746. DP_TRACE_STATS(INFO_HIGH,
  6747. "Reo error number (%u): %u msdus",
  6748. error_code,
  6749. pdev->soc->stats.rx.err
  6750. .reo_error[error_code]);
  6751. }
  6752. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  6753. error_code++) {
  6754. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  6755. continue;
  6756. DP_TRACE_STATS(INFO_HIGH,
  6757. "Rxdma error number (%u): %u msdus",
  6758. error_code,
  6759. pdev->soc->stats.rx.err
  6760. .rxdma_error[error_code]);
  6761. }
  6762. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  6763. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  6764. pdev->stats.rx_ind_histogram.pkts_1);
  6765. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  6766. pdev->stats.rx_ind_histogram.pkts_2_20);
  6767. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  6768. pdev->stats.rx_ind_histogram.pkts_21_40);
  6769. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  6770. pdev->stats.rx_ind_histogram.pkts_41_60);
  6771. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  6772. pdev->stats.rx_ind_histogram.pkts_61_80);
  6773. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  6774. pdev->stats.rx_ind_histogram.pkts_81_100);
  6775. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  6776. pdev->stats.rx_ind_histogram.pkts_101_200);
  6777. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  6778. pdev->stats.rx_ind_histogram.pkts_201_plus);
  6779. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  6780. __func__,
  6781. pdev->soc->wlan_cfg_ctx
  6782. ->tso_enabled,
  6783. pdev->soc->wlan_cfg_ctx
  6784. ->lro_enabled,
  6785. pdev->soc->wlan_cfg_ctx
  6786. ->rx_hash,
  6787. pdev->soc->wlan_cfg_ctx
  6788. ->napi_enabled);
  6789. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6790. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  6791. __func__,
  6792. pdev->soc->wlan_cfg_ctx
  6793. ->tx_flow_stop_queue_threshold,
  6794. pdev->soc->wlan_cfg_ctx
  6795. ->tx_flow_start_queue_offset);
  6796. #endif
  6797. }
  6798. }
  6799. /*
  6800. * dp_txrx_dump_stats() - Dump statistics
  6801. * @value - Statistics option
  6802. */
  6803. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  6804. enum qdf_stats_verbosity_level level)
  6805. {
  6806. struct dp_soc *soc =
  6807. (struct dp_soc *)psoc;
  6808. QDF_STATUS status = QDF_STATUS_SUCCESS;
  6809. if (!soc) {
  6810. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6811. "%s: soc is NULL", __func__);
  6812. return QDF_STATUS_E_INVAL;
  6813. }
  6814. switch (value) {
  6815. case CDP_TXRX_PATH_STATS:
  6816. dp_txrx_path_stats(soc);
  6817. break;
  6818. case CDP_RX_RING_STATS:
  6819. dp_print_per_ring_stats(soc);
  6820. break;
  6821. case CDP_TXRX_TSO_STATS:
  6822. /* TODO: NOT IMPLEMENTED */
  6823. break;
  6824. case CDP_DUMP_TX_FLOW_POOL_INFO:
  6825. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  6826. break;
  6827. case CDP_DP_NAPI_STATS:
  6828. dp_print_napi_stats(soc);
  6829. break;
  6830. case CDP_TXRX_DESC_STATS:
  6831. /* TODO: NOT IMPLEMENTED */
  6832. break;
  6833. default:
  6834. status = QDF_STATUS_E_INVAL;
  6835. break;
  6836. }
  6837. return status;
  6838. }
  6839. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6840. /**
  6841. * dp_update_flow_control_parameters() - API to store datapath
  6842. * config parameters
  6843. * @soc: soc handle
  6844. * @cfg: ini parameter handle
  6845. *
  6846. * Return: void
  6847. */
  6848. static inline
  6849. void dp_update_flow_control_parameters(struct dp_soc *soc,
  6850. struct cdp_config_params *params)
  6851. {
  6852. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  6853. params->tx_flow_stop_queue_threshold;
  6854. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  6855. params->tx_flow_start_queue_offset;
  6856. }
  6857. #else
  6858. static inline
  6859. void dp_update_flow_control_parameters(struct dp_soc *soc,
  6860. struct cdp_config_params *params)
  6861. {
  6862. }
  6863. #endif
  6864. /**
  6865. * dp_update_config_parameters() - API to store datapath
  6866. * config parameters
  6867. * @soc: soc handle
  6868. * @cfg: ini parameter handle
  6869. *
  6870. * Return: status
  6871. */
  6872. static
  6873. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  6874. struct cdp_config_params *params)
  6875. {
  6876. struct dp_soc *soc = (struct dp_soc *)psoc;
  6877. if (!(soc)) {
  6878. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6879. "%s: Invalid handle", __func__);
  6880. return QDF_STATUS_E_INVAL;
  6881. }
  6882. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  6883. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  6884. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  6885. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  6886. params->tcp_udp_checksumoffload;
  6887. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  6888. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  6889. dp_update_flow_control_parameters(soc, params);
  6890. return QDF_STATUS_SUCCESS;
  6891. }
  6892. /**
  6893. * dp_txrx_set_wds_rx_policy() - API to store datapath
  6894. * config parameters
  6895. * @vdev_handle - datapath vdev handle
  6896. * @cfg: ini parameter handle
  6897. *
  6898. * Return: status
  6899. */
  6900. #ifdef WDS_VENDOR_EXTENSION
  6901. void
  6902. dp_txrx_set_wds_rx_policy(
  6903. struct cdp_vdev *vdev_handle,
  6904. u_int32_t val)
  6905. {
  6906. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6907. struct dp_peer *peer;
  6908. if (vdev->opmode == wlan_op_mode_ap) {
  6909. /* for ap, set it on bss_peer */
  6910. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  6911. if (peer->bss_peer) {
  6912. peer->wds_ecm.wds_rx_filter = 1;
  6913. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  6914. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  6915. break;
  6916. }
  6917. }
  6918. } else if (vdev->opmode == wlan_op_mode_sta) {
  6919. peer = TAILQ_FIRST(&vdev->peer_list);
  6920. peer->wds_ecm.wds_rx_filter = 1;
  6921. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  6922. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  6923. }
  6924. }
  6925. /**
  6926. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  6927. *
  6928. * @peer_handle - datapath peer handle
  6929. * @wds_tx_ucast: policy for unicast transmission
  6930. * @wds_tx_mcast: policy for multicast transmission
  6931. *
  6932. * Return: void
  6933. */
  6934. void
  6935. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  6936. int wds_tx_ucast, int wds_tx_mcast)
  6937. {
  6938. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6939. if (wds_tx_ucast || wds_tx_mcast) {
  6940. peer->wds_enabled = 1;
  6941. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  6942. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  6943. } else {
  6944. peer->wds_enabled = 0;
  6945. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  6946. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  6947. }
  6948. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6949. FL("Policy Update set to :\
  6950. peer->wds_enabled %d\
  6951. peer->wds_ecm.wds_tx_ucast_4addr %d\
  6952. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  6953. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  6954. peer->wds_ecm.wds_tx_mcast_4addr);
  6955. return;
  6956. }
  6957. #endif
  6958. static struct cdp_wds_ops dp_ops_wds = {
  6959. .vdev_set_wds = dp_vdev_set_wds,
  6960. #ifdef WDS_VENDOR_EXTENSION
  6961. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  6962. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  6963. #endif
  6964. };
  6965. /*
  6966. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  6967. * @vdev_handle - datapath vdev handle
  6968. * @callback - callback function
  6969. * @ctxt: callback context
  6970. *
  6971. */
  6972. static void
  6973. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  6974. ol_txrx_data_tx_cb callback, void *ctxt)
  6975. {
  6976. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6977. vdev->tx_non_std_data_callback.func = callback;
  6978. vdev->tx_non_std_data_callback.ctxt = ctxt;
  6979. }
  6980. /**
  6981. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  6982. * @pdev_hdl: datapath pdev handle
  6983. *
  6984. * Return: opaque pointer to dp txrx handle
  6985. */
  6986. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  6987. {
  6988. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  6989. return pdev->dp_txrx_handle;
  6990. }
  6991. /**
  6992. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  6993. * @pdev_hdl: datapath pdev handle
  6994. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  6995. *
  6996. * Return: void
  6997. */
  6998. static void
  6999. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  7000. {
  7001. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7002. pdev->dp_txrx_handle = dp_txrx_hdl;
  7003. }
  7004. /**
  7005. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  7006. * @soc_handle: datapath soc handle
  7007. *
  7008. * Return: opaque pointer to external dp (non-core DP)
  7009. */
  7010. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  7011. {
  7012. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7013. return soc->external_txrx_handle;
  7014. }
  7015. /**
  7016. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  7017. * @soc_handle: datapath soc handle
  7018. * @txrx_handle: opaque pointer to external dp (non-core DP)
  7019. *
  7020. * Return: void
  7021. */
  7022. static void
  7023. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  7024. {
  7025. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7026. soc->external_txrx_handle = txrx_handle;
  7027. }
  7028. /**
  7029. * dp_get_cfg_capabilities() - get dp capabilities
  7030. * @soc_handle: datapath soc handle
  7031. * @dp_caps: enum for dp capabilities
  7032. *
  7033. * Return: bool to determine if dp caps is enabled
  7034. */
  7035. static bool
  7036. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  7037. enum cdp_capabilities dp_caps)
  7038. {
  7039. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7040. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  7041. }
  7042. #ifdef FEATURE_AST
  7043. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  7044. {
  7045. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  7046. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  7047. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7048. /*
  7049. * For BSS peer, new peer is not created on alloc_node if the
  7050. * peer with same address already exists , instead refcnt is
  7051. * increased for existing peer. Correspondingly in delete path,
  7052. * only refcnt is decreased; and peer is only deleted , when all
  7053. * references are deleted. So delete_in_progress should not be set
  7054. * for bss_peer, unless only 2 reference remains (peer map reference
  7055. * and peer hash table reference).
  7056. */
  7057. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  7058. return;
  7059. }
  7060. peer->delete_in_progress = true;
  7061. dp_peer_delete_ast_entries(soc, peer);
  7062. }
  7063. #endif
  7064. #ifdef ATH_SUPPORT_NAC_RSSI
  7065. /**
  7066. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  7067. * @vdev_hdl: DP vdev handle
  7068. * @rssi: rssi value
  7069. *
  7070. * Return: 0 for success. nonzero for failure.
  7071. */
  7072. QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  7073. char *mac_addr,
  7074. uint8_t *rssi)
  7075. {
  7076. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  7077. struct dp_pdev *pdev = vdev->pdev;
  7078. struct dp_neighbour_peer *peer = NULL;
  7079. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  7080. *rssi = 0;
  7081. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  7082. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  7083. neighbour_peer_list_elem) {
  7084. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  7085. mac_addr, DP_MAC_ADDR_LEN) == 0) {
  7086. *rssi = peer->rssi;
  7087. status = QDF_STATUS_SUCCESS;
  7088. break;
  7089. }
  7090. }
  7091. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  7092. return status;
  7093. }
  7094. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  7095. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  7096. uint8_t chan_num)
  7097. {
  7098. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7099. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  7100. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7101. pdev->nac_rssi_filtering = 1;
  7102. /* Store address of NAC (neighbour peer) which will be checked
  7103. * against TA of received packets.
  7104. */
  7105. if (cmd == CDP_NAC_PARAM_ADD) {
  7106. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  7107. client_macaddr);
  7108. } else if (cmd == CDP_NAC_PARAM_DEL) {
  7109. dp_update_filter_neighbour_peers(vdev_handle,
  7110. DP_NAC_PARAM_DEL,
  7111. client_macaddr);
  7112. }
  7113. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  7114. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  7115. ((void *)vdev->pdev->ctrl_pdev,
  7116. vdev->vdev_id, cmd, bssid);
  7117. return QDF_STATUS_SUCCESS;
  7118. }
  7119. #endif
  7120. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  7121. uint32_t max_peers,
  7122. bool peer_map_unmap_v2)
  7123. {
  7124. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7125. soc->max_peers = max_peers;
  7126. qdf_print ("%s max_peers %u\n", __func__, max_peers);
  7127. if (dp_peer_find_attach(soc))
  7128. return QDF_STATUS_E_FAILURE;
  7129. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  7130. return QDF_STATUS_SUCCESS;
  7131. }
  7132. /**
  7133. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  7134. * @dp_pdev: dp pdev handle
  7135. * @ctrl_pdev: UMAC ctrl pdev handle
  7136. *
  7137. * Return: void
  7138. */
  7139. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  7140. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  7141. {
  7142. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  7143. pdev->ctrl_pdev = ctrl_pdev;
  7144. }
  7145. /*
  7146. * dp_get_cfg() - get dp cfg
  7147. * @soc: cdp soc handle
  7148. * @cfg: cfg enum
  7149. *
  7150. * Return: cfg value
  7151. */
  7152. static uint32_t dp_get_cfg(void *soc, enum cdp_dp_cfg cfg)
  7153. {
  7154. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  7155. uint32_t value = 0;
  7156. switch (cfg) {
  7157. case cfg_dp_enable_data_stall:
  7158. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  7159. break;
  7160. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  7161. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  7162. break;
  7163. case cfg_dp_tso_enable:
  7164. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  7165. break;
  7166. case cfg_dp_lro_enable:
  7167. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  7168. break;
  7169. case cfg_dp_gro_enable:
  7170. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  7171. break;
  7172. case cfg_dp_tx_flow_start_queue_offset:
  7173. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  7174. break;
  7175. case cfg_dp_tx_flow_stop_queue_threshold:
  7176. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  7177. break;
  7178. case cfg_dp_disable_intra_bss_fwd:
  7179. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  7180. break;
  7181. default:
  7182. value = 0;
  7183. }
  7184. return value;
  7185. }
  7186. static struct cdp_cmn_ops dp_ops_cmn = {
  7187. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  7188. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  7189. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  7190. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  7191. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  7192. .txrx_peer_create = dp_peer_create_wifi3,
  7193. .txrx_peer_setup = dp_peer_setup_wifi3,
  7194. #ifdef FEATURE_AST
  7195. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  7196. #else
  7197. .txrx_peer_teardown = NULL,
  7198. #endif
  7199. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  7200. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  7201. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  7202. .txrx_peer_ast_hash_find_soc = dp_peer_ast_hash_find_soc_wifi3,
  7203. .txrx_peer_ast_hash_find_by_pdevid =
  7204. dp_peer_ast_hash_find_by_pdevid_wifi3,
  7205. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  7206. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  7207. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  7208. .txrx_peer_ast_get_type = dp_peer_ast_get_type_wifi3,
  7209. .txrx_peer_ast_get_peer = dp_peer_ast_get_peer_wifi3,
  7210. .txrx_peer_ast_get_nexthop_peer_id =
  7211. dp_peer_ast_get_nexhop_peer_id_wifi3,
  7212. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  7213. .txrx_peer_ast_set_cp_ctx = dp_peer_ast_set_cp_ctx_wifi3,
  7214. .txrx_peer_ast_get_cp_ctx = dp_peer_ast_get_cp_ctx_wifi3,
  7215. .txrx_peer_ast_get_wmi_sent = dp_peer_ast_get_wmi_sent_wifi3,
  7216. .txrx_peer_ast_free_entry = dp_peer_ast_free_entry_wifi3,
  7217. #endif
  7218. .txrx_peer_delete = dp_peer_delete_wifi3,
  7219. .txrx_vdev_register = dp_vdev_register_wifi3,
  7220. .txrx_soc_detach = dp_soc_detach_wifi3,
  7221. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  7222. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  7223. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  7224. .txrx_ath_getstats = dp_get_device_stats,
  7225. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  7226. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  7227. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  7228. .delba_process = dp_delba_process_wifi3,
  7229. .set_addba_response = dp_set_addba_response,
  7230. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  7231. .flush_cache_rx_queue = NULL,
  7232. /* TODO: get API's for dscp-tid need to be added*/
  7233. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  7234. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  7235. .txrx_get_total_per = dp_get_total_per,
  7236. .txrx_stats_request = dp_txrx_stats_request,
  7237. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  7238. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  7239. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  7240. .txrx_set_nac = dp_set_nac,
  7241. .txrx_get_tx_pending = dp_get_tx_pending,
  7242. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  7243. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  7244. .display_stats = dp_txrx_dump_stats,
  7245. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  7246. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  7247. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  7248. .txrx_intr_detach = dp_soc_interrupt_detach,
  7249. .set_pn_check = dp_set_pn_check_wifi3,
  7250. .update_config_parameters = dp_update_config_parameters,
  7251. /* TODO: Add other functions */
  7252. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  7253. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  7254. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  7255. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  7256. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  7257. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  7258. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  7259. .tx_send = dp_tx_send,
  7260. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  7261. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  7262. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  7263. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  7264. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  7265. .txrx_get_os_rx_handles_from_vdev =
  7266. dp_get_os_rx_handles_from_vdev_wifi3,
  7267. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  7268. .get_dp_capabilities = dp_get_cfg_capabilities,
  7269. .txrx_get_cfg = dp_get_cfg,
  7270. };
  7271. static struct cdp_ctrl_ops dp_ops_ctrl = {
  7272. .txrx_peer_authorize = dp_peer_authorize,
  7273. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  7274. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  7275. #ifdef MESH_MODE_SUPPORT
  7276. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  7277. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  7278. #endif
  7279. .txrx_set_vdev_param = dp_set_vdev_param,
  7280. .txrx_peer_set_nawds = dp_peer_set_nawds,
  7281. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  7282. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  7283. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  7284. .txrx_update_filter_neighbour_peers =
  7285. dp_update_filter_neighbour_peers,
  7286. .txrx_get_sec_type = dp_get_sec_type,
  7287. /* TODO: Add other functions */
  7288. .txrx_wdi_event_sub = dp_wdi_event_sub,
  7289. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  7290. #ifdef WDI_EVENT_ENABLE
  7291. .txrx_get_pldev = dp_get_pldev,
  7292. #endif
  7293. .txrx_set_pdev_param = dp_set_pdev_param,
  7294. #ifdef ATH_SUPPORT_NAC_RSSI
  7295. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  7296. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  7297. #endif
  7298. .set_key = dp_set_michael_key,
  7299. };
  7300. static struct cdp_me_ops dp_ops_me = {
  7301. #ifdef ATH_SUPPORT_IQUE
  7302. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  7303. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  7304. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  7305. #endif
  7306. };
  7307. static struct cdp_mon_ops dp_ops_mon = {
  7308. .txrx_monitor_set_filter_ucast_data = NULL,
  7309. .txrx_monitor_set_filter_mcast_data = NULL,
  7310. .txrx_monitor_set_filter_non_data = NULL,
  7311. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  7312. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  7313. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  7314. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  7315. /* Added support for HK advance filter */
  7316. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  7317. };
  7318. static struct cdp_host_stats_ops dp_ops_host_stats = {
  7319. .txrx_per_peer_stats = dp_get_host_peer_stats,
  7320. .get_fw_peer_stats = dp_get_fw_peer_stats,
  7321. .get_htt_stats = dp_get_htt_stats,
  7322. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  7323. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  7324. .txrx_stats_publish = dp_txrx_stats_publish,
  7325. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  7326. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  7327. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  7328. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  7329. /* TODO */
  7330. };
  7331. static struct cdp_raw_ops dp_ops_raw = {
  7332. /* TODO */
  7333. };
  7334. #ifdef CONFIG_WIN
  7335. static struct cdp_pflow_ops dp_ops_pflow = {
  7336. /* TODO */
  7337. };
  7338. #endif /* CONFIG_WIN */
  7339. #ifdef FEATURE_RUNTIME_PM
  7340. /**
  7341. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  7342. * @opaque_pdev: DP pdev context
  7343. *
  7344. * DP is ready to runtime suspend if there are no pending TX packets.
  7345. *
  7346. * Return: QDF_STATUS
  7347. */
  7348. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  7349. {
  7350. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7351. struct dp_soc *soc = pdev->soc;
  7352. /* Abort if there are any pending TX packets */
  7353. if (dp_get_tx_pending(opaque_pdev) > 0) {
  7354. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7355. FL("Abort suspend due to pending TX packets"));
  7356. return QDF_STATUS_E_AGAIN;
  7357. }
  7358. if (soc->intr_mode == DP_INTR_POLL)
  7359. qdf_timer_stop(&soc->int_timer);
  7360. return QDF_STATUS_SUCCESS;
  7361. }
  7362. /**
  7363. * dp_runtime_resume() - ensure DP is ready to runtime resume
  7364. * @opaque_pdev: DP pdev context
  7365. *
  7366. * Resume DP for runtime PM.
  7367. *
  7368. * Return: QDF_STATUS
  7369. */
  7370. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  7371. {
  7372. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7373. struct dp_soc *soc = pdev->soc;
  7374. void *hal_srng;
  7375. int i;
  7376. if (soc->intr_mode == DP_INTR_POLL)
  7377. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  7378. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  7379. hal_srng = soc->tcl_data_ring[i].hal_srng;
  7380. if (hal_srng) {
  7381. /* We actually only need to acquire the lock */
  7382. hal_srng_access_start(soc->hal_soc, hal_srng);
  7383. /* Update SRC ring head pointer for HW to send
  7384. all pending packets */
  7385. hal_srng_access_end(soc->hal_soc, hal_srng);
  7386. }
  7387. }
  7388. return QDF_STATUS_SUCCESS;
  7389. }
  7390. #endif /* FEATURE_RUNTIME_PM */
  7391. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  7392. {
  7393. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7394. struct dp_soc *soc = pdev->soc;
  7395. if (soc->intr_mode == DP_INTR_POLL)
  7396. qdf_timer_stop(&soc->int_timer);
  7397. return QDF_STATUS_SUCCESS;
  7398. }
  7399. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  7400. {
  7401. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7402. struct dp_soc *soc = pdev->soc;
  7403. if (soc->intr_mode == DP_INTR_POLL)
  7404. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  7405. return QDF_STATUS_SUCCESS;
  7406. }
  7407. #ifndef CONFIG_WIN
  7408. static struct cdp_misc_ops dp_ops_misc = {
  7409. .tx_non_std = dp_tx_non_std,
  7410. .get_opmode = dp_get_opmode,
  7411. #ifdef FEATURE_RUNTIME_PM
  7412. .runtime_suspend = dp_runtime_suspend,
  7413. .runtime_resume = dp_runtime_resume,
  7414. #endif /* FEATURE_RUNTIME_PM */
  7415. .pkt_log_init = dp_pkt_log_init,
  7416. .pkt_log_con_service = dp_pkt_log_con_service,
  7417. };
  7418. static struct cdp_flowctl_ops dp_ops_flowctl = {
  7419. /* WIFI 3.0 DP implement as required. */
  7420. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7421. .flow_pool_map_handler = dp_tx_flow_pool_map,
  7422. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  7423. .register_pause_cb = dp_txrx_register_pause_cb,
  7424. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  7425. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  7426. };
  7427. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  7428. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7429. };
  7430. #ifdef IPA_OFFLOAD
  7431. static struct cdp_ipa_ops dp_ops_ipa = {
  7432. .ipa_get_resource = dp_ipa_get_resource,
  7433. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  7434. .ipa_op_response = dp_ipa_op_response,
  7435. .ipa_register_op_cb = dp_ipa_register_op_cb,
  7436. .ipa_get_stat = dp_ipa_get_stat,
  7437. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  7438. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  7439. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  7440. .ipa_setup = dp_ipa_setup,
  7441. .ipa_cleanup = dp_ipa_cleanup,
  7442. .ipa_setup_iface = dp_ipa_setup_iface,
  7443. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  7444. .ipa_enable_pipes = dp_ipa_enable_pipes,
  7445. .ipa_disable_pipes = dp_ipa_disable_pipes,
  7446. .ipa_set_perf_level = dp_ipa_set_perf_level
  7447. };
  7448. #endif
  7449. static struct cdp_bus_ops dp_ops_bus = {
  7450. .bus_suspend = dp_bus_suspend,
  7451. .bus_resume = dp_bus_resume
  7452. };
  7453. static struct cdp_ocb_ops dp_ops_ocb = {
  7454. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7455. };
  7456. static struct cdp_throttle_ops dp_ops_throttle = {
  7457. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7458. };
  7459. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  7460. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7461. };
  7462. static struct cdp_cfg_ops dp_ops_cfg = {
  7463. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7464. };
  7465. /*
  7466. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  7467. * @dev: physical device instance
  7468. * @peer_mac_addr: peer mac address
  7469. * @local_id: local id for the peer
  7470. * @debug_id: to track enum peer access
  7471. *
  7472. * Return: peer instance pointer
  7473. */
  7474. static inline void *
  7475. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, uint8_t *peer_mac_addr,
  7476. uint8_t *local_id,
  7477. enum peer_debug_id_type debug_id)
  7478. {
  7479. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  7480. struct dp_peer *peer;
  7481. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  7482. if (!peer)
  7483. return NULL;
  7484. *local_id = peer->local_id;
  7485. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  7486. return peer;
  7487. }
  7488. /*
  7489. * dp_peer_release_ref - release peer ref count
  7490. * @peer: peer handle
  7491. * @debug_id: to track enum peer access
  7492. *
  7493. * Return: None
  7494. */
  7495. static inline
  7496. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  7497. {
  7498. dp_peer_unref_delete(peer);
  7499. }
  7500. static struct cdp_peer_ops dp_ops_peer = {
  7501. .register_peer = dp_register_peer,
  7502. .clear_peer = dp_clear_peer,
  7503. .find_peer_by_addr = dp_find_peer_by_addr,
  7504. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  7505. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  7506. .peer_release_ref = dp_peer_release_ref,
  7507. .local_peer_id = dp_local_peer_id,
  7508. .peer_find_by_local_id = dp_peer_find_by_local_id,
  7509. .peer_state_update = dp_peer_state_update,
  7510. .get_vdevid = dp_get_vdevid,
  7511. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  7512. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  7513. .get_vdev_for_peer = dp_get_vdev_for_peer,
  7514. .get_peer_state = dp_get_peer_state,
  7515. };
  7516. #endif
  7517. static struct cdp_ops dp_txrx_ops = {
  7518. .cmn_drv_ops = &dp_ops_cmn,
  7519. .ctrl_ops = &dp_ops_ctrl,
  7520. .me_ops = &dp_ops_me,
  7521. .mon_ops = &dp_ops_mon,
  7522. .host_stats_ops = &dp_ops_host_stats,
  7523. .wds_ops = &dp_ops_wds,
  7524. .raw_ops = &dp_ops_raw,
  7525. #ifdef CONFIG_WIN
  7526. .pflow_ops = &dp_ops_pflow,
  7527. #endif /* CONFIG_WIN */
  7528. #ifndef CONFIG_WIN
  7529. .misc_ops = &dp_ops_misc,
  7530. .cfg_ops = &dp_ops_cfg,
  7531. .flowctl_ops = &dp_ops_flowctl,
  7532. .l_flowctl_ops = &dp_ops_l_flowctl,
  7533. #ifdef IPA_OFFLOAD
  7534. .ipa_ops = &dp_ops_ipa,
  7535. #endif
  7536. .bus_ops = &dp_ops_bus,
  7537. .ocb_ops = &dp_ops_ocb,
  7538. .peer_ops = &dp_ops_peer,
  7539. .throttle_ops = &dp_ops_throttle,
  7540. .mob_stats_ops = &dp_ops_mob_stats,
  7541. #endif
  7542. };
  7543. /*
  7544. * dp_soc_set_txrx_ring_map()
  7545. * @dp_soc: DP handler for soc
  7546. *
  7547. * Return: Void
  7548. */
  7549. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  7550. {
  7551. uint32_t i;
  7552. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  7553. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_DEFAULT_MAP][i];
  7554. }
  7555. }
  7556. #ifdef QCA_WIFI_QCA8074
  7557. /**
  7558. * dp_soc_attach_wifi3() - Attach txrx SOC
  7559. * @ctrl_psoc: Opaque SOC handle from control plane
  7560. * @htc_handle: Opaque HTC handle
  7561. * @hif_handle: Opaque HIF handle
  7562. * @qdf_osdev: QDF device
  7563. * @ol_ops: Offload Operations
  7564. * @device_id: Device ID
  7565. *
  7566. * Return: DP SOC handle on success, NULL on failure
  7567. */
  7568. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  7569. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  7570. struct ol_if_ops *ol_ops, uint16_t device_id)
  7571. {
  7572. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  7573. int target_type;
  7574. int int_ctx;
  7575. if (!soc) {
  7576. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7577. FL("DP SOC memory allocation failed"));
  7578. goto fail0;
  7579. }
  7580. int_ctx = 0;
  7581. soc->device_id = device_id;
  7582. soc->cdp_soc.ops = &dp_txrx_ops;
  7583. soc->cdp_soc.ol_ops = ol_ops;
  7584. soc->ctrl_psoc = ctrl_psoc;
  7585. soc->osdev = qdf_osdev;
  7586. soc->hif_handle = hif_handle;
  7587. soc->hal_soc = hif_get_hal_handle(hif_handle);
  7588. soc->htt_handle = htt_soc_attach(soc, ctrl_psoc, htc_handle,
  7589. soc->hal_soc, qdf_osdev);
  7590. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  7591. if (!soc->htt_handle) {
  7592. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7593. FL("HTT attach failed"));
  7594. goto fail1;
  7595. }
  7596. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  7597. if (!soc->wlan_cfg_ctx) {
  7598. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7599. FL("wlan_cfg_soc_attach failed"));
  7600. goto fail2;
  7601. }
  7602. target_type = hal_get_target_type(soc->hal_soc);
  7603. switch (target_type) {
  7604. case TARGET_TYPE_QCA6290:
  7605. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7606. REO_DST_RING_SIZE_QCA6290);
  7607. soc->ast_override_support = 1;
  7608. break;
  7609. #ifdef QCA_WIFI_QCA6390
  7610. case TARGET_TYPE_QCA6390:
  7611. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7612. REO_DST_RING_SIZE_QCA6290);
  7613. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  7614. soc->ast_override_support = 1;
  7615. if (con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  7616. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  7617. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  7618. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  7619. }
  7620. }
  7621. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  7622. break;
  7623. #endif
  7624. case TARGET_TYPE_QCA8074:
  7625. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7626. REO_DST_RING_SIZE_QCA8074);
  7627. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  7628. soc->hw_nac_monitor_support = 1;
  7629. break;
  7630. case TARGET_TYPE_QCA8074V2:
  7631. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7632. REO_DST_RING_SIZE_QCA8074);
  7633. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  7634. soc->hw_nac_monitor_support = 1;
  7635. soc->ast_override_support = 1;
  7636. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  7637. break;
  7638. default:
  7639. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  7640. qdf_assert_always(0);
  7641. break;
  7642. }
  7643. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  7644. cfg_get(ctrl_psoc, CFG_DP_RX_HASH));
  7645. soc->cce_disable = false;
  7646. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  7647. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  7648. CDP_CFG_MAX_PEER_ID);
  7649. if (ret != -EINVAL) {
  7650. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  7651. }
  7652. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  7653. CDP_CFG_CCE_DISABLE);
  7654. if (ret == 1)
  7655. soc->cce_disable = true;
  7656. }
  7657. qdf_spinlock_create(&soc->peer_ref_mutex);
  7658. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  7659. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  7660. /* fill the tx/rx cpu ring map*/
  7661. dp_soc_set_txrx_ring_map(soc);
  7662. qdf_spinlock_create(&soc->htt_stats.lock);
  7663. /* initialize work queue for stats processing */
  7664. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  7665. return (void *)soc;
  7666. fail2:
  7667. htt_soc_detach(soc->htt_handle);
  7668. fail1:
  7669. qdf_mem_free(soc);
  7670. fail0:
  7671. return NULL;
  7672. }
  7673. #endif
  7674. /*
  7675. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  7676. *
  7677. * @soc: handle to DP soc
  7678. * @mac_id: MAC id
  7679. *
  7680. * Return: Return pdev corresponding to MAC
  7681. */
  7682. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  7683. {
  7684. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  7685. return soc->pdev_list[mac_id];
  7686. /* Typically for MCL as there only 1 PDEV*/
  7687. return soc->pdev_list[0];
  7688. }
  7689. /*
  7690. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  7691. * @soc: DP SoC context
  7692. * @max_mac_rings: No of MAC rings
  7693. *
  7694. * Return: None
  7695. */
  7696. static
  7697. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  7698. int *max_mac_rings)
  7699. {
  7700. bool dbs_enable = false;
  7701. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  7702. dbs_enable = soc->cdp_soc.ol_ops->
  7703. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  7704. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  7705. }
  7706. /*
  7707. * dp_set_pktlog_wifi3() - attach txrx vdev
  7708. * @pdev: Datapath PDEV handle
  7709. * @event: which event's notifications are being subscribed to
  7710. * @enable: WDI event subscribe or not. (True or False)
  7711. *
  7712. * Return: Success, NULL on failure
  7713. */
  7714. #ifdef WDI_EVENT_ENABLE
  7715. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  7716. bool enable)
  7717. {
  7718. struct dp_soc *soc = pdev->soc;
  7719. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  7720. int max_mac_rings = wlan_cfg_get_num_mac_rings
  7721. (pdev->wlan_cfg_ctx);
  7722. uint8_t mac_id = 0;
  7723. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  7724. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  7725. FL("Max_mac_rings %d "),
  7726. max_mac_rings);
  7727. if (enable) {
  7728. switch (event) {
  7729. case WDI_EVENT_RX_DESC:
  7730. if (pdev->monitor_vdev) {
  7731. /* Nothing needs to be done if monitor mode is
  7732. * enabled
  7733. */
  7734. return 0;
  7735. }
  7736. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  7737. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  7738. htt_tlv_filter.mpdu_start = 1;
  7739. htt_tlv_filter.msdu_start = 1;
  7740. htt_tlv_filter.msdu_end = 1;
  7741. htt_tlv_filter.mpdu_end = 1;
  7742. htt_tlv_filter.packet_header = 1;
  7743. htt_tlv_filter.attention = 1;
  7744. htt_tlv_filter.ppdu_start = 1;
  7745. htt_tlv_filter.ppdu_end = 1;
  7746. htt_tlv_filter.ppdu_end_user_stats = 1;
  7747. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7748. htt_tlv_filter.ppdu_end_status_done = 1;
  7749. htt_tlv_filter.enable_fp = 1;
  7750. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7751. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7752. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7753. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7754. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7755. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7756. for (mac_id = 0; mac_id < max_mac_rings;
  7757. mac_id++) {
  7758. int mac_for_pdev =
  7759. dp_get_mac_id_for_pdev(mac_id,
  7760. pdev->pdev_id);
  7761. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7762. mac_for_pdev,
  7763. pdev->rxdma_mon_status_ring[mac_id]
  7764. .hal_srng,
  7765. RXDMA_MONITOR_STATUS,
  7766. RX_BUFFER_SIZE,
  7767. &htt_tlv_filter);
  7768. }
  7769. if (soc->reap_timer_init)
  7770. qdf_timer_mod(&soc->mon_reap_timer,
  7771. DP_INTR_POLL_TIMER_MS);
  7772. }
  7773. break;
  7774. case WDI_EVENT_LITE_RX:
  7775. if (pdev->monitor_vdev) {
  7776. /* Nothing needs to be done if monitor mode is
  7777. * enabled
  7778. */
  7779. return 0;
  7780. }
  7781. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  7782. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  7783. htt_tlv_filter.ppdu_start = 1;
  7784. htt_tlv_filter.ppdu_end = 1;
  7785. htt_tlv_filter.ppdu_end_user_stats = 1;
  7786. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7787. htt_tlv_filter.ppdu_end_status_done = 1;
  7788. htt_tlv_filter.mpdu_start = 1;
  7789. htt_tlv_filter.enable_fp = 1;
  7790. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7791. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7792. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7793. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7794. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7795. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7796. for (mac_id = 0; mac_id < max_mac_rings;
  7797. mac_id++) {
  7798. int mac_for_pdev =
  7799. dp_get_mac_id_for_pdev(mac_id,
  7800. pdev->pdev_id);
  7801. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7802. mac_for_pdev,
  7803. pdev->rxdma_mon_status_ring[mac_id]
  7804. .hal_srng,
  7805. RXDMA_MONITOR_STATUS,
  7806. RX_BUFFER_SIZE_PKTLOG_LITE,
  7807. &htt_tlv_filter);
  7808. }
  7809. if (soc->reap_timer_init)
  7810. qdf_timer_mod(&soc->mon_reap_timer,
  7811. DP_INTR_POLL_TIMER_MS);
  7812. }
  7813. break;
  7814. case WDI_EVENT_LITE_T2H:
  7815. if (pdev->monitor_vdev) {
  7816. /* Nothing needs to be done if monitor mode is
  7817. * enabled
  7818. */
  7819. return 0;
  7820. }
  7821. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  7822. int mac_for_pdev = dp_get_mac_id_for_pdev(
  7823. mac_id, pdev->pdev_id);
  7824. pdev->pktlog_ppdu_stats = true;
  7825. dp_h2t_cfg_stats_msg_send(pdev,
  7826. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  7827. mac_for_pdev);
  7828. }
  7829. break;
  7830. default:
  7831. /* Nothing needs to be done for other pktlog types */
  7832. break;
  7833. }
  7834. } else {
  7835. switch (event) {
  7836. case WDI_EVENT_RX_DESC:
  7837. case WDI_EVENT_LITE_RX:
  7838. if (pdev->monitor_vdev) {
  7839. /* Nothing needs to be done if monitor mode is
  7840. * enabled
  7841. */
  7842. return 0;
  7843. }
  7844. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  7845. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  7846. for (mac_id = 0; mac_id < max_mac_rings;
  7847. mac_id++) {
  7848. int mac_for_pdev =
  7849. dp_get_mac_id_for_pdev(mac_id,
  7850. pdev->pdev_id);
  7851. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7852. mac_for_pdev,
  7853. pdev->rxdma_mon_status_ring[mac_id]
  7854. .hal_srng,
  7855. RXDMA_MONITOR_STATUS,
  7856. RX_BUFFER_SIZE,
  7857. &htt_tlv_filter);
  7858. }
  7859. if (soc->reap_timer_init)
  7860. qdf_timer_stop(&soc->mon_reap_timer);
  7861. }
  7862. break;
  7863. case WDI_EVENT_LITE_T2H:
  7864. if (pdev->monitor_vdev) {
  7865. /* Nothing needs to be done if monitor mode is
  7866. * enabled
  7867. */
  7868. return 0;
  7869. }
  7870. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  7871. * passing value 0. Once these macros will define in htt
  7872. * header file will use proper macros
  7873. */
  7874. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  7875. int mac_for_pdev =
  7876. dp_get_mac_id_for_pdev(mac_id,
  7877. pdev->pdev_id);
  7878. pdev->pktlog_ppdu_stats = false;
  7879. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  7880. dp_h2t_cfg_stats_msg_send(pdev, 0,
  7881. mac_for_pdev);
  7882. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  7883. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  7884. mac_for_pdev);
  7885. } else if (pdev->enhanced_stats_en) {
  7886. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  7887. mac_for_pdev);
  7888. }
  7889. }
  7890. break;
  7891. default:
  7892. /* Nothing needs to be done for other pktlog types */
  7893. break;
  7894. }
  7895. }
  7896. return 0;
  7897. }
  7898. #endif