dp_main.c 273 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795679667976798679968006801680268036804680568066807680868096810681168126813681468156816681768186819682068216822682368246825682668276828682968306831683268336834683568366837683868396840684168426843684468456846684768486849685068516852685368546855685668576858685968606861686268636864686568666867686868696870687168726873687468756876687768786879688068816882688368846885688668876888688968906891689268936894689568966897689868996900690169026903690469056906690769086909691069116912691369146915691669176918691969206921692269236924692569266927692869296930693169326933693469356936693769386939694069416942694369446945694669476948694969506951695269536954695569566957695869596960696169626963696469656966696769686969697069716972697369746975697669776978697969806981698269836984698569866987698869896990699169926993699469956996699769986999700070017002700370047005700670077008700970107011701270137014701570167017701870197020702170227023702470257026702770287029703070317032703370347035703670377038703970407041704270437044704570467047704870497050705170527053705470557056705770587059706070617062706370647065706670677068706970707071707270737074707570767077707870797080708170827083708470857086708770887089709070917092709370947095709670977098709971007101710271037104710571067107710871097110711171127113711471157116711771187119712071217122712371247125712671277128712971307131713271337134713571367137713871397140714171427143714471457146714771487149715071517152715371547155715671577158715971607161716271637164716571667167716871697170717171727173717471757176717771787179718071817182718371847185718671877188718971907191719271937194719571967197719871997200720172027203720472057206720772087209721072117212721372147215721672177218721972207221722272237224722572267227722872297230723172327233723472357236723772387239724072417242724372447245724672477248724972507251725272537254725572567257725872597260726172627263726472657266726772687269727072717272727372747275727672777278727972807281728272837284728572867287728872897290729172927293729472957296729772987299730073017302730373047305730673077308730973107311731273137314731573167317731873197320732173227323732473257326732773287329733073317332733373347335733673377338733973407341734273437344734573467347734873497350735173527353735473557356735773587359736073617362736373647365736673677368736973707371737273737374737573767377737873797380738173827383738473857386738773887389739073917392739373947395739673977398739974007401740274037404740574067407740874097410741174127413741474157416741774187419742074217422742374247425742674277428742974307431743274337434743574367437743874397440744174427443744474457446744774487449745074517452745374547455745674577458745974607461746274637464746574667467746874697470747174727473747474757476747774787479748074817482748374847485748674877488748974907491749274937494749574967497749874997500750175027503750475057506750775087509751075117512751375147515751675177518751975207521752275237524752575267527752875297530753175327533753475357536753775387539754075417542754375447545754675477548754975507551755275537554755575567557755875597560756175627563756475657566756775687569757075717572757375747575757675777578757975807581758275837584758575867587758875897590759175927593759475957596759775987599760076017602760376047605760676077608760976107611761276137614761576167617761876197620762176227623762476257626762776287629763076317632763376347635763676377638763976407641764276437644764576467647764876497650765176527653765476557656765776587659766076617662766376647665766676677668766976707671767276737674767576767677767876797680768176827683768476857686768776887689769076917692769376947695769676977698769977007701770277037704770577067707770877097710771177127713771477157716771777187719772077217722772377247725772677277728772977307731773277337734773577367737773877397740774177427743774477457746774777487749775077517752775377547755775677577758775977607761776277637764776577667767776877697770777177727773777477757776777777787779778077817782778377847785778677877788778977907791779277937794779577967797779877997800780178027803780478057806780778087809781078117812781378147815781678177818781978207821782278237824782578267827782878297830783178327833783478357836783778387839784078417842784378447845784678477848784978507851785278537854785578567857785878597860786178627863786478657866786778687869787078717872787378747875787678777878787978807881788278837884788578867887788878897890789178927893789478957896789778987899790079017902790379047905790679077908790979107911791279137914791579167917791879197920792179227923792479257926792779287929793079317932793379347935793679377938793979407941794279437944794579467947794879497950795179527953795479557956795779587959796079617962796379647965796679677968796979707971797279737974797579767977797879797980798179827983798479857986798779887989799079917992799379947995799679977998799980008001800280038004800580068007800880098010801180128013801480158016801780188019802080218022802380248025802680278028802980308031803280338034803580368037803880398040804180428043804480458046804780488049805080518052805380548055805680578058805980608061806280638064806580668067806880698070807180728073807480758076807780788079808080818082808380848085808680878088808980908091809280938094809580968097809880998100810181028103810481058106810781088109811081118112811381148115811681178118811981208121812281238124812581268127812881298130813181328133813481358136813781388139814081418142814381448145814681478148814981508151815281538154815581568157815881598160816181628163816481658166816781688169817081718172817381748175817681778178817981808181818281838184818581868187818881898190819181928193819481958196819781988199820082018202820382048205820682078208820982108211821282138214821582168217821882198220822182228223822482258226822782288229823082318232823382348235823682378238823982408241824282438244824582468247824882498250825182528253825482558256825782588259826082618262826382648265826682678268826982708271827282738274827582768277827882798280828182828283828482858286828782888289829082918292829382948295829682978298829983008301830283038304830583068307830883098310831183128313831483158316831783188319832083218322832383248325832683278328832983308331833283338334833583368337833883398340834183428343834483458346834783488349835083518352835383548355835683578358835983608361836283638364836583668367836883698370837183728373837483758376837783788379838083818382838383848385838683878388838983908391839283938394839583968397839883998400840184028403840484058406840784088409841084118412841384148415841684178418841984208421842284238424842584268427842884298430843184328433843484358436843784388439844084418442844384448445844684478448844984508451845284538454845584568457845884598460846184628463846484658466846784688469847084718472847384748475847684778478847984808481848284838484848584868487848884898490849184928493849484958496849784988499850085018502850385048505850685078508850985108511851285138514851585168517851885198520852185228523852485258526852785288529853085318532853385348535853685378538853985408541854285438544854585468547854885498550855185528553855485558556855785588559856085618562856385648565856685678568856985708571857285738574857585768577857885798580858185828583858485858586858785888589859085918592859385948595859685978598859986008601860286038604860586068607860886098610861186128613861486158616861786188619862086218622862386248625862686278628862986308631863286338634863586368637863886398640864186428643864486458646864786488649865086518652865386548655865686578658865986608661866286638664866586668667866886698670867186728673867486758676867786788679868086818682868386848685868686878688868986908691869286938694869586968697869886998700870187028703870487058706870787088709871087118712871387148715871687178718871987208721872287238724872587268727872887298730873187328733873487358736873787388739874087418742874387448745874687478748874987508751875287538754875587568757875887598760876187628763876487658766876787688769877087718772877387748775877687778778877987808781878287838784878587868787878887898790879187928793879487958796879787988799880088018802880388048805880688078808880988108811881288138814881588168817881888198820882188228823882488258826882788288829883088318832883388348835883688378838883988408841884288438844884588468847884888498850885188528853885488558856885788588859886088618862886388648865886688678868886988708871887288738874887588768877887888798880888188828883888488858886888788888889889088918892889388948895889688978898889989008901890289038904890589068907890889098910891189128913891489158916891789188919892089218922892389248925892689278928892989308931893289338934893589368937893889398940894189428943894489458946894789488949895089518952895389548955895689578958895989608961896289638964896589668967896889698970897189728973897489758976897789788979898089818982898389848985898689878988898989908991899289938994899589968997899889999000900190029003900490059006900790089009901090119012901390149015901690179018901990209021902290239024902590269027902890299030903190329033903490359036903790389039904090419042904390449045904690479048904990509051905290539054905590569057905890599060906190629063906490659066906790689069907090719072907390749075907690779078907990809081908290839084908590869087908890899090909190929093909490959096909790989099910091019102910391049105910691079108910991109111911291139114911591169117911891199120912191229123912491259126912791289129913091319132913391349135913691379138913991409141914291439144914591469147914891499150915191529153915491559156915791589159916091619162916391649165916691679168916991709171917291739174917591769177917891799180918191829183918491859186918791889189919091919192919391949195919691979198919992009201920292039204920592069207920892099210921192129213921492159216921792189219922092219222922392249225922692279228922992309231923292339234923592369237923892399240924192429243924492459246924792489249925092519252925392549255925692579258925992609261926292639264926592669267926892699270927192729273927492759276927792789279928092819282928392849285928692879288928992909291929292939294929592969297929892999300930193029303930493059306930793089309931093119312931393149315931693179318931993209321932293239324932593269327932893299330933193329333933493359336933793389339934093419342934393449345934693479348934993509351935293539354935593569357935893599360936193629363936493659366936793689369937093719372937393749375937693779378937993809381938293839384938593869387938893899390939193929393939493959396939793989399940094019402940394049405940694079408940994109411941294139414941594169417941894199420942194229423942494259426942794289429943094319432943394349435943694379438943994409441944294439444944594469447944894499450945194529453945494559456945794589459946094619462946394649465946694679468946994709471947294739474947594769477947894799480948194829483948494859486948794889489949094919492949394949495949694979498949995009501950295039504950595069507950895099510951195129513951495159516951795189519952095219522952395249525952695279528952995309531953295339534953595369537953895399540954195429543954495459546954795489549955095519552955395549555955695579558955995609561956295639564956595669567956895699570957195729573957495759576957795789579958095819582958395849585958695879588958995909591959295939594959595969597959895999600960196029603960496059606960796089609961096119612961396149615961696179618961996209621962296239624962596269627962896299630963196329633963496359636963796389639964096419642964396449645964696479648964996509651965296539654965596569657965896599660966196629663966496659666966796689669967096719672967396749675967696779678967996809681968296839684968596869687968896899690969196929693969496959696969796989699970097019702970397049705970697079708970997109711971297139714971597169717971897199720972197229723972497259726972797289729973097319732973397349735973697379738973997409741974297439744974597469747974897499750975197529753975497559756975797589759976097619762976397649765976697679768976997709771977297739774977597769777977897799780978197829783978497859786978797889789979097919792979397949795979697979798979998009801980298039804980598069807980898099810981198129813981498159816981798189819982098219822982398249825982698279828982998309831983298339834983598369837983898399840984198429843984498459846984798489849985098519852985398549855985698579858985998609861986298639864986598669867986898699870987198729873987498759876987798789879988098819882988398849885988698879888988998909891989298939894989598969897989898999900990199029903990499059906990799089909991099119912991399149915991699179918991999209921992299239924992599269927992899299930993199329933993499359936993799389939994099419942994399449945994699479948994999509951995299539954995599569957995899599960996199629963996499659966996799689969997099719972997399749975997699779978997999809981998299839984998599869987998899899990999199929993999499959996999799989999100001000110002100031000410005100061000710008100091001010011100121001310014100151001610017100181001910020100211002210023100241002510026100271002810029100301003110032100331003410035100361003710038100391004010041100421004310044100451004610047100481004910050100511005210053100541005510056100571005810059100601006110062100631006410065100661006710068100691007010071100721007310074100751007610077100781007910080100811008210083100841008510086100871008810089100901009110092100931009410095100961009710098100991010010101101021010310104101051010610107101081010910110101111011210113101141011510116101171011810119101201012110122101231012410125101261012710128101291013010131101321013310134101351013610137101381013910140101411014210143101441014510146101471014810149101501015110152101531015410155101561015710158101591016010161101621016310164101651016610167101681016910170101711017210173101741017510176101771017810179101801018110182101831018410185101861018710188101891019010191101921019310194101951019610197101981019910200102011020210203102041020510206102071020810209102101021110212102131021410215102161021710218102191022010221102221022310224102251022610227102281022910230102311023210233102341023510236102371023810239102401024110242102431024410245102461024710248102491025010251102521025310254102551025610257
  1. /*
  2. * Copyright (c) 2016-2019 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_types.h"
  30. #include "dp_internal.h"
  31. #include "dp_tx.h"
  32. #include "dp_tx_desc.h"
  33. #include "dp_rx.h"
  34. #include "dp_rx_mon.h"
  35. #ifdef DP_RATETABLE_SUPPORT
  36. #include "dp_ratetable.h"
  37. #endif
  38. #include <cdp_txrx_handle.h>
  39. #include <wlan_cfg.h>
  40. #include "cdp_txrx_cmn_struct.h"
  41. #include "cdp_txrx_stats_struct.h"
  42. #include "cdp_txrx_cmn_reg.h"
  43. #include <qdf_util.h>
  44. #include "dp_peer.h"
  45. #include "dp_rx_mon.h"
  46. #include "htt_stats.h"
  47. #include "dp_htt.h"
  48. #include "htt_ppdu_stats.h"
  49. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  50. #include "cfg_ucfg_api.h"
  51. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  52. #include "cdp_txrx_flow_ctrl_v2.h"
  53. #else
  54. static inline void
  55. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  56. {
  57. return;
  58. }
  59. #endif
  60. #include "dp_ipa.h"
  61. #include "dp_cal_client_api.h"
  62. #ifdef FEATURE_WDS
  63. #include "dp_txrx_wds.h"
  64. #endif
  65. #ifdef ATH_SUPPORT_IQUE
  66. #include "dp_txrx_me.h"
  67. #endif
  68. #if defined(DP_CON_MON)
  69. #ifndef REMOVE_PKT_LOG
  70. #include <pktlog_ac_api.h>
  71. #include <pktlog_ac.h>
  72. #endif
  73. #endif
  74. #ifdef WLAN_FEATURE_DP_EVENT_HISTORY
  75. /*
  76. * If WLAN_CFG_INT_NUM_CONTEXTS is changed, HIF_NUM_INT_CONTEXTS
  77. * also should be updated accordingly
  78. */
  79. QDF_COMPILE_TIME_ASSERT(num_intr_grps,
  80. HIF_NUM_INT_CONTEXTS == WLAN_CFG_INT_NUM_CONTEXTS);
  81. /*
  82. * HIF_EVENT_HIST_MAX should always be power of 2
  83. */
  84. QDF_COMPILE_TIME_ASSERT(hif_event_history_size,
  85. (HIF_EVENT_HIST_MAX & (HIF_EVENT_HIST_MAX - 1)) == 0);
  86. #endif /* WLAN_FEATURE_DP_EVENT_HISTORY */
  87. /*
  88. * If WLAN_CFG_INT_NUM_CONTEXTS is changed,
  89. * WLAN_CFG_INT_NUM_CONTEXTS_MAX should also be updated
  90. */
  91. QDF_COMPILE_TIME_ASSERT(wlan_cfg_num_int_ctxs,
  92. WLAN_CFG_INT_NUM_CONTEXTS_MAX >=
  93. WLAN_CFG_INT_NUM_CONTEXTS);
  94. #ifdef WLAN_RX_PKT_CAPTURE_ENH
  95. #include "dp_rx_mon_feature.h"
  96. #else
  97. /*
  98. * dp_config_enh_rx_capture()- API to enable/disable enhanced rx capture
  99. * @pdev_handle: DP_PDEV handle
  100. * @val: user provided value
  101. *
  102. * Return: QDF_STATUS
  103. */
  104. static QDF_STATUS
  105. dp_config_enh_rx_capture(struct cdp_pdev *pdev_handle, uint8_t val)
  106. {
  107. return QDF_STATUS_E_INVAL;
  108. }
  109. #endif /* WLAN_RX_PKT_CAPTURE_ENH */
  110. #ifdef WLAN_TX_PKT_CAPTURE_ENH
  111. #include "dp_tx_capture.h"
  112. #else
  113. /*
  114. * dp_config_enh_tx_capture()- API to enable/disable enhanced tx capture
  115. * @pdev_handle: DP_PDEV handle
  116. * @val: user provided value
  117. *
  118. * Return: QDF_STATUS
  119. */
  120. static QDF_STATUS
  121. dp_config_enh_tx_capture(struct cdp_pdev *pdev_handle, uint8_t val)
  122. {
  123. return QDF_STATUS_E_INVAL;
  124. }
  125. #endif
  126. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle,
  127. struct hif_opaque_softc *hif_handle);
  128. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force);
  129. static struct dp_soc *
  130. dp_soc_attach(struct cdp_ctrl_objmgr_psoc *ctrl_psoc, HTC_HANDLE htc_handle,
  131. qdf_device_t qdf_osdev,
  132. struct ol_if_ops *ol_ops, uint16_t device_id);
  133. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  134. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  135. uint8_t *peer_mac_addr,
  136. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  137. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  138. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  139. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  140. #ifdef ENABLE_VERBOSE_DEBUG
  141. bool is_dp_verbose_debug_enabled;
  142. #endif
  143. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc,
  144. enum hal_ring_type ring_type,
  145. int ring_num);
  146. #define DP_INTR_POLL_TIMER_MS 10
  147. /* Generic AST entry aging timer value */
  148. #define DP_AST_AGING_TIMER_DEFAULT_MS 1000
  149. #define DP_MCS_LENGTH (6*MAX_MCS)
  150. #define DP_CURR_FW_STATS_AVAIL 19
  151. #define DP_HTT_DBG_EXT_STATS_MAX 256
  152. #define DP_MAX_SLEEP_TIME 100
  153. #ifndef QCA_WIFI_3_0_EMU
  154. #define SUSPEND_DRAIN_WAIT 500
  155. #else
  156. #define SUSPEND_DRAIN_WAIT 3000
  157. #endif
  158. #ifdef IPA_OFFLOAD
  159. /* Exclude IPA rings from the interrupt context */
  160. #define TX_RING_MASK_VAL 0xb
  161. #define RX_RING_MASK_VAL 0x7
  162. #else
  163. #define TX_RING_MASK_VAL 0xF
  164. #define RX_RING_MASK_VAL 0xF
  165. #endif
  166. #define STR_MAXLEN 64
  167. #define RNG_ERR "SRNG setup failed for"
  168. /* Threshold for peer's cached buf queue beyond which frames are dropped */
  169. #define DP_RX_CACHED_BUFQ_THRESH 64
  170. /**
  171. * default_dscp_tid_map - Default DSCP-TID mapping
  172. *
  173. * DSCP TID
  174. * 000000 0
  175. * 001000 1
  176. * 010000 2
  177. * 011000 3
  178. * 100000 4
  179. * 101000 5
  180. * 110000 6
  181. * 111000 7
  182. */
  183. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  184. 0, 0, 0, 0, 0, 0, 0, 0,
  185. 1, 1, 1, 1, 1, 1, 1, 1,
  186. 2, 2, 2, 2, 2, 2, 2, 2,
  187. 3, 3, 3, 3, 3, 3, 3, 3,
  188. 4, 4, 4, 4, 4, 4, 4, 4,
  189. 5, 5, 5, 5, 5, 5, 5, 5,
  190. 6, 6, 6, 6, 6, 6, 6, 6,
  191. 7, 7, 7, 7, 7, 7, 7, 7,
  192. };
  193. /**
  194. * default_pcp_tid_map - Default PCP-TID mapping
  195. *
  196. * PCP TID
  197. * 000 0
  198. * 001 1
  199. * 010 2
  200. * 011 3
  201. * 100 4
  202. * 101 5
  203. * 110 6
  204. * 111 7
  205. */
  206. static uint8_t default_pcp_tid_map[PCP_TID_MAP_MAX] = {
  207. 0, 1, 2, 3, 4, 5, 6, 7,
  208. };
  209. /**
  210. * @brief Cpu to tx ring map
  211. */
  212. uint8_t
  213. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS_MAX] = {
  214. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  215. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  216. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  217. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  218. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3},
  219. #ifdef WLAN_TX_PKT_CAPTURE_ENH
  220. {0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1}
  221. #endif
  222. };
  223. /**
  224. * @brief Select the type of statistics
  225. */
  226. enum dp_stats_type {
  227. STATS_FW = 0,
  228. STATS_HOST = 1,
  229. STATS_TYPE_MAX = 2,
  230. };
  231. /**
  232. * @brief General Firmware statistics options
  233. *
  234. */
  235. enum dp_fw_stats {
  236. TXRX_FW_STATS_INVALID = -1,
  237. };
  238. /**
  239. * dp_stats_mapping_table - Firmware and Host statistics
  240. * currently supported
  241. */
  242. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  243. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  244. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  245. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  246. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  247. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  248. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  249. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  250. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  251. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  252. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  253. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  254. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  255. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  256. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  257. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  258. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  259. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  260. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  261. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  262. /* Last ENUM for HTT FW STATS */
  263. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  264. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  265. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  266. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  267. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  268. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  269. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  270. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  271. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  272. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  273. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  274. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  275. {TXRX_FW_STATS_INVALID, TXRX_SOC_INTERRUPT_STATS},
  276. };
  277. /* MCL specific functions */
  278. #if defined(DP_CON_MON)
  279. /**
  280. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  281. * @soc: pointer to dp_soc handle
  282. * @intr_ctx_num: interrupt context number for which mon mask is needed
  283. *
  284. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  285. * This function is returning 0, since in interrupt mode(softirq based RX),
  286. * we donot want to process monitor mode rings in a softirq.
  287. *
  288. * So, in case packet log is enabled for SAP/STA/P2P modes,
  289. * regular interrupt processing will not process monitor mode rings. It would be
  290. * done in a separate timer context.
  291. *
  292. * Return: 0
  293. */
  294. static inline
  295. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  296. {
  297. return 0;
  298. }
  299. /*
  300. * dp_service_mon_rings()- timer to reap monitor rings
  301. * reqd as we are not getting ppdu end interrupts
  302. * @arg: SoC Handle
  303. *
  304. * Return:
  305. *
  306. */
  307. static void dp_service_mon_rings(void *arg)
  308. {
  309. struct dp_soc *soc = (struct dp_soc *)arg;
  310. int ring = 0, work_done, mac_id;
  311. struct dp_pdev *pdev = NULL;
  312. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  313. pdev = soc->pdev_list[ring];
  314. if (!pdev)
  315. continue;
  316. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  317. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  318. pdev->pdev_id);
  319. work_done = dp_mon_process(soc, mac_for_pdev,
  320. QCA_NAPI_BUDGET);
  321. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  322. FL("Reaped %d descs from Monitor rings"),
  323. work_done);
  324. }
  325. }
  326. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  327. }
  328. #ifndef REMOVE_PKT_LOG
  329. /**
  330. * dp_pkt_log_init() - API to initialize packet log
  331. * @ppdev: physical device handle
  332. * @scn: HIF context
  333. *
  334. * Return: none
  335. */
  336. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  337. {
  338. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  339. if (handle->pkt_log_init) {
  340. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  341. "%s: Packet log not initialized", __func__);
  342. return;
  343. }
  344. pktlog_sethandle(&handle->pl_dev, scn);
  345. pktlog_set_callback_regtype(PKTLOG_DEFAULT_CALLBACK_REGISTRATION);
  346. if (pktlogmod_init(scn)) {
  347. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  348. "%s: pktlogmod_init failed", __func__);
  349. handle->pkt_log_init = false;
  350. } else {
  351. handle->pkt_log_init = true;
  352. }
  353. }
  354. /**
  355. * dp_pkt_log_con_service() - connect packet log service
  356. * @ppdev: physical device handle
  357. * @scn: device context
  358. *
  359. * Return: none
  360. */
  361. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  362. {
  363. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  364. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  365. pktlog_htc_attach();
  366. }
  367. /**
  368. * dp_get_num_rx_contexts() - get number of RX contexts
  369. * @soc_hdl: cdp opaque soc handle
  370. *
  371. * Return: number of RX contexts
  372. */
  373. static int dp_get_num_rx_contexts(struct cdp_soc_t *soc_hdl)
  374. {
  375. int i;
  376. int num_rx_contexts = 0;
  377. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  378. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  379. if (wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i))
  380. num_rx_contexts++;
  381. return num_rx_contexts;
  382. }
  383. /**
  384. * dp_pktlogmod_exit() - API to cleanup pktlog info
  385. * @handle: Pdev handle
  386. *
  387. * Return: none
  388. */
  389. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  390. {
  391. struct hif_opaque_softc *scn = (void *)handle->soc->hif_handle;
  392. if (!scn) {
  393. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  394. "%s: Invalid hif(scn) handle", __func__);
  395. return;
  396. }
  397. pktlogmod_exit(scn);
  398. handle->pkt_log_init = false;
  399. }
  400. #endif
  401. #else
  402. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  403. /**
  404. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  405. * @soc: pointer to dp_soc handle
  406. * @intr_ctx_num: interrupt context number for which mon mask is needed
  407. *
  408. * Return: mon mask value
  409. */
  410. static inline
  411. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  412. {
  413. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  414. }
  415. #endif
  416. /**
  417. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  418. * @cdp_opaque_vdev: pointer to cdp_vdev
  419. *
  420. * Return: pointer to dp_vdev
  421. */
  422. static
  423. struct dp_vdev *dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  424. {
  425. return (struct dp_vdev *)cdp_opaque_vdev;
  426. }
  427. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  428. struct cdp_peer *peer_hdl,
  429. uint8_t *mac_addr,
  430. enum cdp_txrx_ast_entry_type type,
  431. uint32_t flags)
  432. {
  433. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  434. (struct dp_peer *)peer_hdl,
  435. mac_addr,
  436. type,
  437. flags);
  438. }
  439. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  440. struct cdp_peer *peer_hdl,
  441. uint8_t *wds_macaddr,
  442. uint32_t flags)
  443. {
  444. int status = -1;
  445. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  446. struct dp_ast_entry *ast_entry = NULL;
  447. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  448. qdf_spin_lock_bh(&soc->ast_lock);
  449. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  450. peer->vdev->pdev->pdev_id);
  451. if (ast_entry) {
  452. status = dp_peer_update_ast(soc,
  453. peer,
  454. ast_entry, flags);
  455. }
  456. qdf_spin_unlock_bh(&soc->ast_lock);
  457. return status;
  458. }
  459. /*
  460. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  461. * @soc_handle: Datapath SOC handle
  462. * @wds_macaddr: WDS entry MAC Address
  463. * Return: None
  464. */
  465. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  466. uint8_t *wds_macaddr,
  467. uint8_t *peer_mac_addr,
  468. void *vdev_handle)
  469. {
  470. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  471. struct dp_ast_entry *ast_entry = NULL;
  472. struct dp_ast_entry *tmp_ast_entry;
  473. struct dp_peer *peer;
  474. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  475. struct dp_pdev *pdev;
  476. if (!vdev)
  477. return;
  478. pdev = vdev->pdev;
  479. if (peer_mac_addr) {
  480. peer = dp_peer_find_hash_find(soc, peer_mac_addr,
  481. 0, vdev->vdev_id);
  482. if (!peer)
  483. return;
  484. qdf_spin_lock_bh(&soc->ast_lock);
  485. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, tmp_ast_entry) {
  486. if ((ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM) ||
  487. (ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  488. dp_peer_del_ast(soc, ast_entry);
  489. }
  490. qdf_spin_unlock_bh(&soc->ast_lock);
  491. dp_peer_unref_delete(peer);
  492. } else if (wds_macaddr) {
  493. qdf_spin_lock_bh(&soc->ast_lock);
  494. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  495. pdev->pdev_id);
  496. if (ast_entry) {
  497. if ((ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM) ||
  498. (ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  499. dp_peer_del_ast(soc, ast_entry);
  500. }
  501. qdf_spin_unlock_bh(&soc->ast_lock);
  502. }
  503. }
  504. /*
  505. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  506. * @soc: Datapath SOC handle
  507. *
  508. * Return: None
  509. */
  510. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  511. void *vdev_hdl)
  512. {
  513. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  514. struct dp_pdev *pdev;
  515. struct dp_vdev *vdev;
  516. struct dp_peer *peer;
  517. struct dp_ast_entry *ase, *temp_ase;
  518. int i;
  519. qdf_spin_lock_bh(&soc->ast_lock);
  520. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  521. pdev = soc->pdev_list[i];
  522. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  523. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  524. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  525. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  526. if ((ase->type ==
  527. CDP_TXRX_AST_TYPE_WDS_HM) ||
  528. (ase->type ==
  529. CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  530. dp_peer_del_ast(soc, ase);
  531. }
  532. }
  533. }
  534. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  535. }
  536. qdf_spin_unlock_bh(&soc->ast_lock);
  537. }
  538. /*
  539. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  540. * @soc: Datapath SOC handle
  541. *
  542. * Return: None
  543. */
  544. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  545. {
  546. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  547. struct dp_pdev *pdev;
  548. struct dp_vdev *vdev;
  549. struct dp_peer *peer;
  550. struct dp_ast_entry *ase, *temp_ase;
  551. int i;
  552. qdf_spin_lock_bh(&soc->ast_lock);
  553. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  554. pdev = soc->pdev_list[i];
  555. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  556. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  557. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  558. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  559. if ((ase->type ==
  560. CDP_TXRX_AST_TYPE_STATIC) ||
  561. (ase->type ==
  562. CDP_TXRX_AST_TYPE_SELF) ||
  563. (ase->type ==
  564. CDP_TXRX_AST_TYPE_STA_BSS))
  565. continue;
  566. dp_peer_del_ast(soc, ase);
  567. }
  568. }
  569. }
  570. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  571. }
  572. qdf_spin_unlock_bh(&soc->ast_lock);
  573. }
  574. /**
  575. * dp_peer_get_ast_info_by_soc_wifi3() - search the soc AST hash table
  576. * and return ast entry information
  577. * of first ast entry found in the
  578. * table with given mac address
  579. *
  580. * @soc : data path soc handle
  581. * @ast_mac_addr : AST entry mac address
  582. * @ast_entry_info : ast entry information
  583. *
  584. * return : true if ast entry found with ast_mac_addr
  585. * false if ast entry not found
  586. */
  587. static bool dp_peer_get_ast_info_by_soc_wifi3
  588. (struct cdp_soc_t *soc_hdl,
  589. uint8_t *ast_mac_addr,
  590. struct cdp_ast_entry_info *ast_entry_info)
  591. {
  592. struct dp_ast_entry *ast_entry = NULL;
  593. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  594. qdf_spin_lock_bh(&soc->ast_lock);
  595. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  596. if (!ast_entry || !ast_entry->peer) {
  597. qdf_spin_unlock_bh(&soc->ast_lock);
  598. return false;
  599. }
  600. if (ast_entry->delete_in_progress && !ast_entry->callback) {
  601. qdf_spin_unlock_bh(&soc->ast_lock);
  602. return false;
  603. }
  604. ast_entry_info->type = ast_entry->type;
  605. ast_entry_info->pdev_id = ast_entry->pdev_id;
  606. ast_entry_info->vdev_id = ast_entry->vdev_id;
  607. ast_entry_info->peer_id = ast_entry->peer->peer_ids[0];
  608. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  609. &ast_entry->peer->mac_addr.raw[0],
  610. QDF_MAC_ADDR_SIZE);
  611. qdf_spin_unlock_bh(&soc->ast_lock);
  612. return true;
  613. }
  614. /**
  615. * dp_peer_get_ast_info_by_pdevid_wifi3() - search the soc AST hash table
  616. * and return ast entry information
  617. * if mac address and pdev_id matches
  618. *
  619. * @soc : data path soc handle
  620. * @ast_mac_addr : AST entry mac address
  621. * @pdev_id : pdev_id
  622. * @ast_entry_info : ast entry information
  623. *
  624. * return : true if ast entry found with ast_mac_addr
  625. * false if ast entry not found
  626. */
  627. static bool dp_peer_get_ast_info_by_pdevid_wifi3
  628. (struct cdp_soc_t *soc_hdl,
  629. uint8_t *ast_mac_addr,
  630. uint8_t pdev_id,
  631. struct cdp_ast_entry_info *ast_entry_info)
  632. {
  633. struct dp_ast_entry *ast_entry;
  634. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  635. qdf_spin_lock_bh(&soc->ast_lock);
  636. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr, pdev_id);
  637. if (!ast_entry || !ast_entry->peer) {
  638. qdf_spin_unlock_bh(&soc->ast_lock);
  639. return false;
  640. }
  641. if (ast_entry->delete_in_progress && !ast_entry->callback) {
  642. qdf_spin_unlock_bh(&soc->ast_lock);
  643. return false;
  644. }
  645. ast_entry_info->type = ast_entry->type;
  646. ast_entry_info->pdev_id = ast_entry->pdev_id;
  647. ast_entry_info->vdev_id = ast_entry->vdev_id;
  648. ast_entry_info->peer_id = ast_entry->peer->peer_ids[0];
  649. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  650. &ast_entry->peer->mac_addr.raw[0],
  651. QDF_MAC_ADDR_SIZE);
  652. qdf_spin_unlock_bh(&soc->ast_lock);
  653. return true;
  654. }
  655. /**
  656. * dp_peer_ast_entry_del_by_soc() - delete the ast entry from soc AST hash table
  657. * with given mac address
  658. *
  659. * @soc : data path soc handle
  660. * @ast_mac_addr : AST entry mac address
  661. * @callback : callback function to called on ast delete response from FW
  662. * @cookie : argument to be passed to callback
  663. *
  664. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  665. * is sent
  666. * QDF_STATUS_E_INVAL false if ast entry not found
  667. */
  668. static QDF_STATUS dp_peer_ast_entry_del_by_soc(struct cdp_soc_t *soc_handle,
  669. uint8_t *mac_addr,
  670. txrx_ast_free_cb callback,
  671. void *cookie)
  672. {
  673. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  674. struct dp_ast_entry *ast_entry = NULL;
  675. txrx_ast_free_cb cb = NULL;
  676. void *arg = NULL;
  677. qdf_spin_lock_bh(&soc->ast_lock);
  678. ast_entry = dp_peer_ast_hash_find_soc(soc, mac_addr);
  679. if (!ast_entry) {
  680. qdf_spin_unlock_bh(&soc->ast_lock);
  681. return -QDF_STATUS_E_INVAL;
  682. }
  683. if (ast_entry->callback) {
  684. cb = ast_entry->callback;
  685. arg = ast_entry->cookie;
  686. }
  687. ast_entry->callback = callback;
  688. ast_entry->cookie = cookie;
  689. /*
  690. * if delete_in_progress is set AST delete is sent to target
  691. * and host is waiting for response should not send delete
  692. * again
  693. */
  694. if (!ast_entry->delete_in_progress)
  695. dp_peer_del_ast(soc, ast_entry);
  696. qdf_spin_unlock_bh(&soc->ast_lock);
  697. if (cb) {
  698. cb(soc->ctrl_psoc,
  699. dp_soc_to_cdp_soc(soc),
  700. arg,
  701. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  702. }
  703. return QDF_STATUS_SUCCESS;
  704. }
  705. /**
  706. * dp_peer_ast_entry_del_by_pdev() - delete the ast entry from soc AST hash
  707. * table if mac address and pdev_id matches
  708. *
  709. * @soc : data path soc handle
  710. * @ast_mac_addr : AST entry mac address
  711. * @pdev_id : pdev id
  712. * @callback : callback function to called on ast delete response from FW
  713. * @cookie : argument to be passed to callback
  714. *
  715. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  716. * is sent
  717. * QDF_STATUS_E_INVAL false if ast entry not found
  718. */
  719. static QDF_STATUS dp_peer_ast_entry_del_by_pdev(struct cdp_soc_t *soc_handle,
  720. uint8_t *mac_addr,
  721. uint8_t pdev_id,
  722. txrx_ast_free_cb callback,
  723. void *cookie)
  724. {
  725. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  726. struct dp_ast_entry *ast_entry;
  727. txrx_ast_free_cb cb = NULL;
  728. void *arg = NULL;
  729. qdf_spin_lock_bh(&soc->ast_lock);
  730. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, mac_addr, pdev_id);
  731. if (!ast_entry) {
  732. qdf_spin_unlock_bh(&soc->ast_lock);
  733. return -QDF_STATUS_E_INVAL;
  734. }
  735. if (ast_entry->callback) {
  736. cb = ast_entry->callback;
  737. arg = ast_entry->cookie;
  738. }
  739. ast_entry->callback = callback;
  740. ast_entry->cookie = cookie;
  741. /*
  742. * if delete_in_progress is set AST delete is sent to target
  743. * and host is waiting for response should not sent delete
  744. * again
  745. */
  746. if (!ast_entry->delete_in_progress)
  747. dp_peer_del_ast(soc, ast_entry);
  748. qdf_spin_unlock_bh(&soc->ast_lock);
  749. if (cb) {
  750. cb(soc->ctrl_psoc,
  751. dp_soc_to_cdp_soc(soc),
  752. arg,
  753. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  754. }
  755. return QDF_STATUS_SUCCESS;
  756. }
  757. /**
  758. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  759. * @ring_num: ring num of the ring being queried
  760. * @grp_mask: the grp_mask array for the ring type in question.
  761. *
  762. * The grp_mask array is indexed by group number and the bit fields correspond
  763. * to ring numbers. We are finding which interrupt group a ring belongs to.
  764. *
  765. * Return: the index in the grp_mask array with the ring number.
  766. * -QDF_STATUS_E_NOENT if no entry is found
  767. */
  768. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  769. {
  770. int ext_group_num;
  771. int mask = 1 << ring_num;
  772. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  773. ext_group_num++) {
  774. if (mask & grp_mask[ext_group_num])
  775. return ext_group_num;
  776. }
  777. return -QDF_STATUS_E_NOENT;
  778. }
  779. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  780. enum hal_ring_type ring_type,
  781. int ring_num)
  782. {
  783. int *grp_mask;
  784. switch (ring_type) {
  785. case WBM2SW_RELEASE:
  786. /* dp_tx_comp_handler - soc->tx_comp_ring */
  787. if (ring_num < 3)
  788. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  789. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  790. else if (ring_num == 3) {
  791. /* sw treats this as a separate ring type */
  792. grp_mask = &soc->wlan_cfg_ctx->
  793. int_rx_wbm_rel_ring_mask[0];
  794. ring_num = 0;
  795. } else {
  796. qdf_assert(0);
  797. return -QDF_STATUS_E_NOENT;
  798. }
  799. break;
  800. case REO_EXCEPTION:
  801. /* dp_rx_err_process - &soc->reo_exception_ring */
  802. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  803. break;
  804. case REO_DST:
  805. /* dp_rx_process - soc->reo_dest_ring */
  806. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  807. break;
  808. case REO_STATUS:
  809. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  810. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  811. break;
  812. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  813. case RXDMA_MONITOR_STATUS:
  814. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  815. case RXDMA_MONITOR_DST:
  816. /* dp_mon_process */
  817. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  818. break;
  819. case RXDMA_DST:
  820. /* dp_rxdma_err_process */
  821. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  822. break;
  823. case RXDMA_BUF:
  824. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  825. break;
  826. case RXDMA_MONITOR_BUF:
  827. /* TODO: support low_thresh interrupt */
  828. return -QDF_STATUS_E_NOENT;
  829. break;
  830. case TCL_DATA:
  831. case TCL_CMD:
  832. case REO_CMD:
  833. case SW2WBM_RELEASE:
  834. case WBM_IDLE_LINK:
  835. /* normally empty SW_TO_HW rings */
  836. return -QDF_STATUS_E_NOENT;
  837. break;
  838. case TCL_STATUS:
  839. case REO_REINJECT:
  840. /* misc unused rings */
  841. return -QDF_STATUS_E_NOENT;
  842. break;
  843. case CE_SRC:
  844. case CE_DST:
  845. case CE_DST_STATUS:
  846. /* CE_rings - currently handled by hif */
  847. default:
  848. return -QDF_STATUS_E_NOENT;
  849. break;
  850. }
  851. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  852. }
  853. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  854. *ring_params, int ring_type, int ring_num)
  855. {
  856. int msi_group_number;
  857. int msi_data_count;
  858. int ret;
  859. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  860. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  861. &msi_data_count, &msi_data_start,
  862. &msi_irq_start);
  863. if (ret)
  864. return;
  865. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  866. ring_num);
  867. if (msi_group_number < 0) {
  868. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  869. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  870. ring_type, ring_num);
  871. ring_params->msi_addr = 0;
  872. ring_params->msi_data = 0;
  873. return;
  874. }
  875. if (msi_group_number > msi_data_count) {
  876. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  877. FL("2 msi_groups will share an msi; msi_group_num %d"),
  878. msi_group_number);
  879. QDF_ASSERT(0);
  880. }
  881. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  882. ring_params->msi_addr = addr_low;
  883. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  884. ring_params->msi_data = (msi_group_number % msi_data_count)
  885. + msi_data_start;
  886. ring_params->flags |= HAL_SRNG_MSI_INTR;
  887. }
  888. /**
  889. * dp_print_ast_stats() - Dump AST table contents
  890. * @soc: Datapath soc handle
  891. *
  892. * return void
  893. */
  894. #ifdef FEATURE_AST
  895. void dp_print_ast_stats(struct dp_soc *soc)
  896. {
  897. uint8_t i;
  898. uint8_t num_entries = 0;
  899. struct dp_vdev *vdev;
  900. struct dp_pdev *pdev;
  901. struct dp_peer *peer;
  902. struct dp_ast_entry *ase, *tmp_ase;
  903. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  904. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS",
  905. "DA", "HMWDS_SEC"};
  906. DP_PRINT_STATS("AST Stats:");
  907. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  908. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  909. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  910. DP_PRINT_STATS(" Entries MAP ERR = %d", soc->stats.ast.map_err);
  911. DP_PRINT_STATS("AST Table:");
  912. qdf_spin_lock_bh(&soc->ast_lock);
  913. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  914. pdev = soc->pdev_list[i];
  915. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  916. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  917. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  918. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  919. DP_PRINT_STATS("%6d mac_addr = %pM"
  920. " peer_mac_addr = %pM"
  921. " peer_id = %u"
  922. " type = %s"
  923. " next_hop = %d"
  924. " is_active = %d"
  925. " ast_idx = %d"
  926. " ast_hash = %d"
  927. " delete_in_progress = %d"
  928. " pdev_id = %d"
  929. " vdev_id = %d",
  930. ++num_entries,
  931. ase->mac_addr.raw,
  932. ase->peer->mac_addr.raw,
  933. ase->peer->peer_ids[0],
  934. type[ase->type],
  935. ase->next_hop,
  936. ase->is_active,
  937. ase->ast_idx,
  938. ase->ast_hash_value,
  939. ase->delete_in_progress,
  940. ase->pdev_id,
  941. ase->vdev_id);
  942. }
  943. }
  944. }
  945. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  946. }
  947. qdf_spin_unlock_bh(&soc->ast_lock);
  948. }
  949. #else
  950. void dp_print_ast_stats(struct dp_soc *soc)
  951. {
  952. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  953. return;
  954. }
  955. #endif
  956. /**
  957. * dp_print_peer_table() - Dump all Peer stats
  958. * @vdev: Datapath Vdev handle
  959. *
  960. * return void
  961. */
  962. static void dp_print_peer_table(struct dp_vdev *vdev)
  963. {
  964. struct dp_peer *peer = NULL;
  965. DP_PRINT_STATS("Dumping Peer Table Stats:");
  966. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  967. if (!peer) {
  968. DP_PRINT_STATS("Invalid Peer");
  969. return;
  970. }
  971. DP_PRINT_STATS(" peer_mac_addr = %pM"
  972. " nawds_enabled = %d"
  973. " bss_peer = %d"
  974. " wds_enabled = %d"
  975. " tx_cap_enabled = %d"
  976. " rx_cap_enabled = %d"
  977. " delete in progress = %d"
  978. " peer id = %d",
  979. peer->mac_addr.raw,
  980. peer->nawds_enabled,
  981. peer->bss_peer,
  982. peer->wds_enabled,
  983. peer->tx_cap_enabled,
  984. peer->rx_cap_enabled,
  985. peer->delete_in_progress,
  986. peer->peer_ids[0]);
  987. }
  988. }
  989. /*
  990. * dp_srng_mem_alloc() - Allocate memory for SRNG
  991. * @soc : Data path soc handle
  992. * @srng : SRNG pointer
  993. * @align : Align size
  994. *
  995. * return: QDF_STATUS_SUCCESS on successful allocation
  996. * QDF_STATUS_E_NOMEM on failure
  997. */
  998. static QDF_STATUS
  999. dp_srng_mem_alloc(struct dp_soc *soc, struct dp_srng *srng, uint32_t align,
  1000. bool cached)
  1001. {
  1002. uint32_t align_alloc_size;
  1003. if (!cached) {
  1004. srng->base_vaddr_unaligned =
  1005. qdf_mem_alloc_consistent(soc->osdev,
  1006. soc->osdev->dev,
  1007. srng->alloc_size,
  1008. &srng->base_paddr_unaligned);
  1009. } else {
  1010. srng->base_vaddr_unaligned = qdf_mem_malloc(srng->alloc_size);
  1011. srng->base_paddr_unaligned =
  1012. qdf_mem_virt_to_phys(srng->base_vaddr_unaligned);
  1013. }
  1014. if (!srng->base_vaddr_unaligned) {
  1015. return QDF_STATUS_E_NOMEM;
  1016. }
  1017. /* Re-allocate additional bytes to align base address only if
  1018. * above allocation returns unaligned address. Reason for
  1019. * trying exact size allocation above is, OS tries to allocate
  1020. * blocks of size power-of-2 pages and then free extra pages.
  1021. * e.g., of a ring size of 1MB, the allocation below will
  1022. * request 1MB plus 7 bytes for alignment, which will cause a
  1023. * 2MB block allocation,and that is failing sometimes due to
  1024. * memory fragmentation.
  1025. * dp_srng_mem_alloc should be replaced with
  1026. * qdf_aligned_mem_alloc_consistent after fixing some known
  1027. * shortcomings with this QDF function
  1028. */
  1029. if ((unsigned long)(srng->base_paddr_unaligned) &
  1030. (align - 1)) {
  1031. align_alloc_size = srng->alloc_size + align - 1;
  1032. if (!cached) {
  1033. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1034. srng->alloc_size,
  1035. srng->base_vaddr_unaligned,
  1036. srng->base_paddr_unaligned, 0);
  1037. srng->base_vaddr_unaligned =
  1038. qdf_mem_alloc_consistent(soc->osdev,
  1039. soc->osdev->dev,
  1040. align_alloc_size,
  1041. &srng->base_paddr_unaligned);
  1042. } else {
  1043. qdf_mem_free(srng->base_vaddr_unaligned);
  1044. srng->base_vaddr_unaligned =
  1045. qdf_mem_malloc(align_alloc_size);
  1046. srng->base_paddr_unaligned =
  1047. qdf_mem_virt_to_phys(srng->base_vaddr_unaligned);
  1048. }
  1049. srng->alloc_size = align_alloc_size;
  1050. if (!srng->base_vaddr_unaligned) {
  1051. return QDF_STATUS_E_NOMEM;
  1052. }
  1053. }
  1054. return QDF_STATUS_SUCCESS;
  1055. }
  1056. #ifdef WLAN_DP_PER_RING_TYPE_CONFIG
  1057. /**
  1058. * dp_srng_configure_interrupt_thresholds() - Retrieve interrupt
  1059. * threshold values from the wlan_srng_cfg table for each ring type
  1060. * @soc: device handle
  1061. * @ring_params: per ring specific parameters
  1062. * @ring_type: Ring type
  1063. * @ring_num: Ring number for a given ring type
  1064. *
  1065. * Fill the ring params with the interrupt threshold
  1066. * configuration parameters available in the per ring type wlan_srng_cfg
  1067. * table.
  1068. *
  1069. * Return: None
  1070. */
  1071. static void
  1072. dp_srng_configure_interrupt_thresholds(struct dp_soc *soc,
  1073. struct hal_srng_params *ring_params,
  1074. int ring_type, int ring_num,
  1075. int num_entries)
  1076. {
  1077. if (ring_type == WBM2SW_RELEASE && (ring_num == 3)) {
  1078. ring_params->intr_timer_thres_us =
  1079. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1080. ring_params->intr_batch_cntr_thres_entries =
  1081. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1082. } else {
  1083. ring_params->intr_timer_thres_us =
  1084. soc->wlan_srng_cfg[ring_type].timer_threshold;
  1085. ring_params->intr_batch_cntr_thres_entries =
  1086. soc->wlan_srng_cfg[ring_type].batch_count_threshold;
  1087. }
  1088. ring_params->low_threshold =
  1089. soc->wlan_srng_cfg[ring_type].low_threshold;
  1090. if (ring_params->low_threshold)
  1091. ring_params->flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1092. }
  1093. #else
  1094. static void
  1095. dp_srng_configure_interrupt_thresholds(struct dp_soc *soc,
  1096. struct hal_srng_params *ring_params,
  1097. int ring_type, int ring_num,
  1098. int num_entries)
  1099. {
  1100. if (ring_type == REO_DST) {
  1101. ring_params->intr_timer_thres_us =
  1102. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1103. ring_params->intr_batch_cntr_thres_entries =
  1104. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  1105. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  1106. ring_params->intr_timer_thres_us =
  1107. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  1108. ring_params->intr_batch_cntr_thres_entries =
  1109. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  1110. } else {
  1111. ring_params->intr_timer_thres_us =
  1112. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1113. ring_params->intr_batch_cntr_thres_entries =
  1114. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1115. }
  1116. /* Enable low threshold interrupts for rx buffer rings (regular and
  1117. * monitor buffer rings.
  1118. * TODO: See if this is required for any other ring
  1119. */
  1120. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  1121. (ring_type == RXDMA_MONITOR_STATUS)) {
  1122. /* TODO: Setting low threshold to 1/8th of ring size
  1123. * see if this needs to be configurable
  1124. */
  1125. ring_params->low_threshold = num_entries >> 3;
  1126. ring_params->intr_timer_thres_us =
  1127. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1128. ring_params->flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1129. ring_params->intr_batch_cntr_thres_entries = 0;
  1130. }
  1131. }
  1132. #endif
  1133. /**
  1134. * dp_srng_setup() - Internal function to setup SRNG rings used by data path
  1135. * @soc: datapath soc handle
  1136. * @srng: srng handle
  1137. * @ring_type: ring that needs to be configured
  1138. * @mac_id: mac number
  1139. * @num_entries: Total number of entries for a given ring
  1140. *
  1141. * Return: non-zero - failure/zero - success
  1142. */
  1143. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  1144. int ring_type, int ring_num, int mac_id,
  1145. uint32_t num_entries, bool cached)
  1146. {
  1147. hal_soc_handle_t hal_soc = soc->hal_soc;
  1148. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  1149. /* TODO: See if we should get align size from hal */
  1150. uint32_t ring_base_align = 8;
  1151. struct hal_srng_params ring_params;
  1152. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  1153. /* TODO: Currently hal layer takes care of endianness related settings.
  1154. * See if these settings need to passed from DP layer
  1155. */
  1156. ring_params.flags = 0;
  1157. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  1158. srng->hal_srng = NULL;
  1159. srng->alloc_size = num_entries * entry_size;
  1160. srng->num_entries = num_entries;
  1161. if (!dp_is_soc_reinit(soc)) {
  1162. if (dp_srng_mem_alloc(soc, srng, ring_base_align, cached) !=
  1163. QDF_STATUS_SUCCESS) {
  1164. dp_err("alloc failed - ring_type: %d, ring_num %d",
  1165. ring_type, ring_num);
  1166. return QDF_STATUS_E_NOMEM;
  1167. }
  1168. }
  1169. ring_params.ring_base_paddr =
  1170. (qdf_dma_addr_t)qdf_align(
  1171. (unsigned long)(srng->base_paddr_unaligned),
  1172. ring_base_align);
  1173. ring_params.ring_base_vaddr =
  1174. (void *)((unsigned long)(srng->base_vaddr_unaligned) +
  1175. ((unsigned long)(ring_params.ring_base_paddr) -
  1176. (unsigned long)(srng->base_paddr_unaligned)));
  1177. ring_params.num_entries = num_entries;
  1178. dp_verbose_debug("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u",
  1179. ring_type, ring_num,
  1180. (void *)ring_params.ring_base_vaddr,
  1181. (void *)ring_params.ring_base_paddr,
  1182. ring_params.num_entries);
  1183. if (soc->intr_mode == DP_INTR_MSI) {
  1184. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  1185. dp_verbose_debug("Using MSI for ring_type: %d, ring_num %d",
  1186. ring_type, ring_num);
  1187. } else {
  1188. ring_params.msi_data = 0;
  1189. ring_params.msi_addr = 0;
  1190. dp_verbose_debug("Skipping MSI for ring_type: %d, ring_num %d",
  1191. ring_type, ring_num);
  1192. }
  1193. dp_srng_configure_interrupt_thresholds(soc, &ring_params,
  1194. ring_type, ring_num,
  1195. num_entries);
  1196. if (cached) {
  1197. ring_params.flags |= HAL_SRNG_CACHED_DESC;
  1198. srng->cached = 1;
  1199. }
  1200. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  1201. mac_id, &ring_params);
  1202. if (!srng->hal_srng) {
  1203. if (cached) {
  1204. qdf_mem_free(srng->base_vaddr_unaligned);
  1205. } else {
  1206. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1207. srng->alloc_size,
  1208. srng->base_vaddr_unaligned,
  1209. srng->base_paddr_unaligned, 0);
  1210. }
  1211. }
  1212. return 0;
  1213. }
  1214. /*
  1215. * dp_srng_deinit() - Internal function to deinit SRNG rings used by data path
  1216. * @soc: DP SOC handle
  1217. * @srng: source ring structure
  1218. * @ring_type: type of ring
  1219. * @ring_num: ring number
  1220. *
  1221. * Return: None
  1222. */
  1223. static void dp_srng_deinit(struct dp_soc *soc, struct dp_srng *srng,
  1224. int ring_type, int ring_num)
  1225. {
  1226. if (!srng->hal_srng) {
  1227. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1228. FL("Ring type: %d, num:%d not setup"),
  1229. ring_type, ring_num);
  1230. return;
  1231. }
  1232. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1233. srng->hal_srng = NULL;
  1234. }
  1235. /**
  1236. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  1237. * Any buffers allocated and attached to ring entries are expected to be freed
  1238. * before calling this function.
  1239. */
  1240. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  1241. int ring_type, int ring_num)
  1242. {
  1243. if (!dp_is_soc_reinit(soc)) {
  1244. if (!srng->hal_srng && (srng->alloc_size == 0)) {
  1245. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1246. FL("Ring type: %d, num:%d not setup"),
  1247. ring_type, ring_num);
  1248. return;
  1249. }
  1250. if (srng->hal_srng) {
  1251. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1252. srng->hal_srng = NULL;
  1253. }
  1254. }
  1255. if (srng->alloc_size && srng->base_vaddr_unaligned) {
  1256. if (!srng->cached) {
  1257. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1258. srng->alloc_size,
  1259. srng->base_vaddr_unaligned,
  1260. srng->base_paddr_unaligned, 0);
  1261. } else {
  1262. qdf_mem_free(srng->base_vaddr_unaligned);
  1263. }
  1264. srng->alloc_size = 0;
  1265. srng->base_vaddr_unaligned = NULL;
  1266. }
  1267. srng->hal_srng = NULL;
  1268. }
  1269. /* TODO: Need this interface from HIF */
  1270. void *hif_get_hal_handle(struct hif_opaque_softc *hif_handle);
  1271. #ifdef WLAN_FEATURE_DP_EVENT_HISTORY
  1272. int dp_srng_access_start(struct dp_intr *int_ctx, struct dp_soc *dp_soc,
  1273. hal_ring_handle_t hal_ring_hdl)
  1274. {
  1275. hal_soc_handle_t hal_soc = dp_soc->hal_soc;
  1276. uint32_t hp, tp;
  1277. uint8_t ring_id;
  1278. hal_get_sw_hptp(hal_soc, hal_ring_hdl, &tp, &hp);
  1279. ring_id = hal_srng_ring_id_get(hal_ring_hdl);
  1280. hif_record_event(dp_soc->hif_handle, int_ctx->dp_intr_id,
  1281. ring_id, hp, tp, HIF_EVENT_SRNG_ACCESS_START);
  1282. return hal_srng_access_start(hal_soc, hal_ring_hdl);
  1283. }
  1284. void dp_srng_access_end(struct dp_intr *int_ctx, struct dp_soc *dp_soc,
  1285. hal_ring_handle_t hal_ring_hdl)
  1286. {
  1287. hal_soc_handle_t hal_soc = dp_soc->hal_soc;
  1288. uint32_t hp, tp;
  1289. uint8_t ring_id;
  1290. hal_get_sw_hptp(hal_soc, hal_ring_hdl, &tp, &hp);
  1291. ring_id = hal_srng_ring_id_get(hal_ring_hdl);
  1292. hif_record_event(dp_soc->hif_handle, int_ctx->dp_intr_id,
  1293. ring_id, hp, tp, HIF_EVENT_SRNG_ACCESS_END);
  1294. return hal_srng_access_end(hal_soc, hal_ring_hdl);
  1295. }
  1296. #endif /* WLAN_FEATURE_DP_EVENT_HISTORY */
  1297. /*
  1298. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  1299. * @dp_ctx: DP SOC handle
  1300. * @budget: Number of frames/descriptors that can be processed in one shot
  1301. *
  1302. * Return: remaining budget/quota for the soc device
  1303. */
  1304. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  1305. {
  1306. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1307. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  1308. struct dp_soc *soc = int_ctx->soc;
  1309. int ring = 0;
  1310. uint32_t work_done = 0;
  1311. int budget = dp_budget;
  1312. uint8_t tx_mask = int_ctx->tx_ring_mask;
  1313. uint8_t rx_mask = int_ctx->rx_ring_mask;
  1314. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  1315. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  1316. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  1317. uint32_t remaining_quota = dp_budget;
  1318. struct dp_pdev *pdev = NULL;
  1319. int mac_id;
  1320. dp_verbose_debug("tx %x rx %x rx_err %x rx_wbm_rel %x reo_status %x rx_mon_ring %x host2rxdma %x rxdma2host %x\n",
  1321. tx_mask, rx_mask, rx_err_mask, rx_wbm_rel_mask,
  1322. reo_status_mask,
  1323. int_ctx->rx_mon_ring_mask,
  1324. int_ctx->host2rxdma_ring_mask,
  1325. int_ctx->rxdma2host_ring_mask);
  1326. /* Process Tx completion interrupts first to return back buffers */
  1327. while (tx_mask) {
  1328. if (tx_mask & 0x1) {
  1329. work_done = dp_tx_comp_handler(int_ctx,
  1330. soc,
  1331. soc->tx_comp_ring[ring].hal_srng,
  1332. ring, remaining_quota);
  1333. if (work_done) {
  1334. intr_stats->num_tx_ring_masks[ring]++;
  1335. dp_verbose_debug("tx mask 0x%x ring %d, budget %d, work_done %d",
  1336. tx_mask, ring, budget,
  1337. work_done);
  1338. }
  1339. budget -= work_done;
  1340. if (budget <= 0)
  1341. goto budget_done;
  1342. remaining_quota = budget;
  1343. }
  1344. tx_mask = tx_mask >> 1;
  1345. ring++;
  1346. }
  1347. /* Process REO Exception ring interrupt */
  1348. if (rx_err_mask) {
  1349. work_done = dp_rx_err_process(int_ctx, soc,
  1350. soc->reo_exception_ring.hal_srng,
  1351. remaining_quota);
  1352. if (work_done) {
  1353. intr_stats->num_rx_err_ring_masks++;
  1354. dp_verbose_debug("REO Exception Ring: work_done %d budget %d",
  1355. work_done, budget);
  1356. }
  1357. budget -= work_done;
  1358. if (budget <= 0) {
  1359. goto budget_done;
  1360. }
  1361. remaining_quota = budget;
  1362. }
  1363. /* Process Rx WBM release ring interrupt */
  1364. if (rx_wbm_rel_mask) {
  1365. work_done = dp_rx_wbm_err_process(int_ctx, soc,
  1366. soc->rx_rel_ring.hal_srng,
  1367. remaining_quota);
  1368. if (work_done) {
  1369. intr_stats->num_rx_wbm_rel_ring_masks++;
  1370. dp_verbose_debug("WBM Release Ring: work_done %d budget %d",
  1371. work_done, budget);
  1372. }
  1373. budget -= work_done;
  1374. if (budget <= 0) {
  1375. goto budget_done;
  1376. }
  1377. remaining_quota = budget;
  1378. }
  1379. /* Process Rx interrupts */
  1380. if (rx_mask) {
  1381. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1382. if (!(rx_mask & (1 << ring)))
  1383. continue;
  1384. work_done = dp_rx_process(int_ctx,
  1385. soc->reo_dest_ring[ring].hal_srng,
  1386. ring,
  1387. remaining_quota);
  1388. if (work_done) {
  1389. intr_stats->num_rx_ring_masks[ring]++;
  1390. dp_verbose_debug("rx mask 0x%x ring %d, work_done %d budget %d",
  1391. rx_mask, ring,
  1392. work_done, budget);
  1393. budget -= work_done;
  1394. if (budget <= 0)
  1395. goto budget_done;
  1396. remaining_quota = budget;
  1397. }
  1398. }
  1399. }
  1400. if (reo_status_mask) {
  1401. if (dp_reo_status_ring_handler(int_ctx, soc))
  1402. int_ctx->intr_stats.num_reo_status_ring_masks++;
  1403. }
  1404. /* Process LMAC interrupts */
  1405. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1406. pdev = soc->pdev_list[ring];
  1407. if (!pdev)
  1408. continue;
  1409. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1410. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1411. pdev->pdev_id);
  1412. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1413. work_done = dp_mon_process(soc, mac_for_pdev,
  1414. remaining_quota);
  1415. if (work_done)
  1416. intr_stats->num_rx_mon_ring_masks++;
  1417. budget -= work_done;
  1418. if (budget <= 0)
  1419. goto budget_done;
  1420. remaining_quota = budget;
  1421. }
  1422. if (int_ctx->rxdma2host_ring_mask &
  1423. (1 << mac_for_pdev)) {
  1424. work_done = dp_rxdma_err_process(int_ctx, soc,
  1425. mac_for_pdev,
  1426. remaining_quota);
  1427. if (work_done)
  1428. intr_stats->num_rxdma2host_ring_masks++;
  1429. budget -= work_done;
  1430. if (budget <= 0)
  1431. goto budget_done;
  1432. remaining_quota = budget;
  1433. }
  1434. if (int_ctx->host2rxdma_ring_mask &
  1435. (1 << mac_for_pdev)) {
  1436. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1437. union dp_rx_desc_list_elem_t *tail = NULL;
  1438. struct dp_srng *rx_refill_buf_ring =
  1439. &pdev->rx_refill_buf_ring;
  1440. intr_stats->num_host2rxdma_ring_masks++;
  1441. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1442. 1);
  1443. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1444. rx_refill_buf_ring,
  1445. &soc->rx_desc_buf[mac_for_pdev],
  1446. 0, &desc_list, &tail);
  1447. }
  1448. }
  1449. }
  1450. qdf_lro_flush(int_ctx->lro_ctx);
  1451. intr_stats->num_masks++;
  1452. budget_done:
  1453. return dp_budget - budget;
  1454. }
  1455. /* dp_interrupt_timer()- timer poll for interrupts
  1456. *
  1457. * @arg: SoC Handle
  1458. *
  1459. * Return:
  1460. *
  1461. */
  1462. static void dp_interrupt_timer(void *arg)
  1463. {
  1464. struct dp_soc *soc = (struct dp_soc *) arg;
  1465. int i;
  1466. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1467. for (i = 0;
  1468. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1469. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1470. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1471. }
  1472. }
  1473. /*
  1474. * dp_soc_attach_poll() - Register handlers for DP interrupts
  1475. * @txrx_soc: DP SOC handle
  1476. *
  1477. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1478. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1479. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1480. *
  1481. * Return: 0 for success, nonzero for failure.
  1482. */
  1483. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1484. {
  1485. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1486. int i;
  1487. soc->intr_mode = DP_INTR_POLL;
  1488. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1489. soc->intr_ctx[i].dp_intr_id = i;
  1490. soc->intr_ctx[i].tx_ring_mask =
  1491. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1492. soc->intr_ctx[i].rx_ring_mask =
  1493. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1494. soc->intr_ctx[i].rx_mon_ring_mask =
  1495. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1496. soc->intr_ctx[i].rx_err_ring_mask =
  1497. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1498. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1499. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1500. soc->intr_ctx[i].reo_status_ring_mask =
  1501. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1502. soc->intr_ctx[i].rxdma2host_ring_mask =
  1503. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1504. soc->intr_ctx[i].soc = soc;
  1505. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1506. }
  1507. qdf_timer_init(soc->osdev, &soc->int_timer,
  1508. dp_interrupt_timer, (void *)soc,
  1509. QDF_TIMER_TYPE_WAKE_APPS);
  1510. return QDF_STATUS_SUCCESS;
  1511. }
  1512. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1513. #if defined(DP_INTR_POLL_BOTH)
  1514. /*
  1515. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1516. * @txrx_soc: DP SOC handle
  1517. *
  1518. * Call the appropriate attach function based on the mode of operation.
  1519. * This is a WAR for enabling monitor mode.
  1520. *
  1521. * Return: 0 for success. nonzero for failure.
  1522. */
  1523. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1524. {
  1525. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1526. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1527. (soc->cdp_soc.ol_ops->get_con_mode &&
  1528. soc->cdp_soc.ol_ops->get_con_mode() ==
  1529. QDF_GLOBAL_MONITOR_MODE)) {
  1530. dp_info("Poll mode");
  1531. return dp_soc_attach_poll(txrx_soc);
  1532. } else {
  1533. dp_info("Interrupt mode");
  1534. return dp_soc_interrupt_attach(txrx_soc);
  1535. }
  1536. }
  1537. #else
  1538. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1539. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1540. {
  1541. return dp_soc_attach_poll(txrx_soc);
  1542. }
  1543. #else
  1544. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1545. {
  1546. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1547. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1548. return dp_soc_attach_poll(txrx_soc);
  1549. else
  1550. return dp_soc_interrupt_attach(txrx_soc);
  1551. }
  1552. #endif
  1553. #endif
  1554. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1555. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1556. {
  1557. int j;
  1558. int num_irq = 0;
  1559. int tx_mask =
  1560. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1561. int rx_mask =
  1562. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1563. int rx_mon_mask =
  1564. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1565. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1566. soc->wlan_cfg_ctx, intr_ctx_num);
  1567. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1568. soc->wlan_cfg_ctx, intr_ctx_num);
  1569. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1570. soc->wlan_cfg_ctx, intr_ctx_num);
  1571. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1572. soc->wlan_cfg_ctx, intr_ctx_num);
  1573. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1574. soc->wlan_cfg_ctx, intr_ctx_num);
  1575. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  1576. soc->wlan_cfg_ctx, intr_ctx_num);
  1577. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1578. if (tx_mask & (1 << j)) {
  1579. irq_id_map[num_irq++] =
  1580. (wbm2host_tx_completions_ring1 - j);
  1581. }
  1582. if (rx_mask & (1 << j)) {
  1583. irq_id_map[num_irq++] =
  1584. (reo2host_destination_ring1 - j);
  1585. }
  1586. if (rxdma2host_ring_mask & (1 << j)) {
  1587. irq_id_map[num_irq++] =
  1588. rxdma2host_destination_ring_mac1 -
  1589. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1590. }
  1591. if (host2rxdma_ring_mask & (1 << j)) {
  1592. irq_id_map[num_irq++] =
  1593. host2rxdma_host_buf_ring_mac1 -
  1594. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1595. }
  1596. if (host2rxdma_mon_ring_mask & (1 << j)) {
  1597. irq_id_map[num_irq++] =
  1598. host2rxdma_monitor_ring1 -
  1599. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1600. }
  1601. if (rx_mon_mask & (1 << j)) {
  1602. irq_id_map[num_irq++] =
  1603. ppdu_end_interrupts_mac1 -
  1604. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1605. irq_id_map[num_irq++] =
  1606. rxdma2host_monitor_status_ring_mac1 -
  1607. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1608. }
  1609. if (rx_wbm_rel_ring_mask & (1 << j))
  1610. irq_id_map[num_irq++] = wbm2host_rx_release;
  1611. if (rx_err_ring_mask & (1 << j))
  1612. irq_id_map[num_irq++] = reo2host_exception;
  1613. if (reo_status_ring_mask & (1 << j))
  1614. irq_id_map[num_irq++] = reo2host_status;
  1615. }
  1616. *num_irq_r = num_irq;
  1617. }
  1618. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1619. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1620. int msi_vector_count, int msi_vector_start)
  1621. {
  1622. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1623. soc->wlan_cfg_ctx, intr_ctx_num);
  1624. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1625. soc->wlan_cfg_ctx, intr_ctx_num);
  1626. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1627. soc->wlan_cfg_ctx, intr_ctx_num);
  1628. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1629. soc->wlan_cfg_ctx, intr_ctx_num);
  1630. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1631. soc->wlan_cfg_ctx, intr_ctx_num);
  1632. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1633. soc->wlan_cfg_ctx, intr_ctx_num);
  1634. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1635. soc->wlan_cfg_ctx, intr_ctx_num);
  1636. unsigned int vector =
  1637. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1638. int num_irq = 0;
  1639. soc->intr_mode = DP_INTR_MSI;
  1640. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1641. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1642. irq_id_map[num_irq++] =
  1643. pld_get_msi_irq(soc->osdev->dev, vector);
  1644. *num_irq_r = num_irq;
  1645. }
  1646. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1647. int *irq_id_map, int *num_irq)
  1648. {
  1649. int msi_vector_count, ret;
  1650. uint32_t msi_base_data, msi_vector_start;
  1651. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1652. &msi_vector_count,
  1653. &msi_base_data,
  1654. &msi_vector_start);
  1655. if (ret)
  1656. return dp_soc_interrupt_map_calculate_integrated(soc,
  1657. intr_ctx_num, irq_id_map, num_irq);
  1658. else
  1659. dp_soc_interrupt_map_calculate_msi(soc,
  1660. intr_ctx_num, irq_id_map, num_irq,
  1661. msi_vector_count, msi_vector_start);
  1662. }
  1663. /*
  1664. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1665. * @txrx_soc: DP SOC handle
  1666. *
  1667. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1668. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1669. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1670. *
  1671. * Return: 0 for success. nonzero for failure.
  1672. */
  1673. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1674. {
  1675. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1676. int i = 0;
  1677. int num_irq = 0;
  1678. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1679. int ret = 0;
  1680. /* Map of IRQ ids registered with one interrupt context */
  1681. int irq_id_map[HIF_MAX_GRP_IRQ];
  1682. int tx_mask =
  1683. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1684. int rx_mask =
  1685. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1686. int rx_mon_mask =
  1687. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1688. int rx_err_ring_mask =
  1689. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1690. int rx_wbm_rel_ring_mask =
  1691. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1692. int reo_status_ring_mask =
  1693. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1694. int rxdma2host_ring_mask =
  1695. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1696. int host2rxdma_ring_mask =
  1697. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1698. int host2rxdma_mon_ring_mask =
  1699. wlan_cfg_get_host2rxdma_mon_ring_mask(
  1700. soc->wlan_cfg_ctx, i);
  1701. soc->intr_ctx[i].dp_intr_id = i;
  1702. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1703. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1704. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1705. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1706. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1707. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1708. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1709. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1710. soc->intr_ctx[i].host2rxdma_mon_ring_mask =
  1711. host2rxdma_mon_ring_mask;
  1712. soc->intr_ctx[i].soc = soc;
  1713. num_irq = 0;
  1714. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1715. &num_irq);
  1716. ret = hif_register_ext_group(soc->hif_handle,
  1717. num_irq, irq_id_map, dp_service_srngs,
  1718. &soc->intr_ctx[i], "dp_intr",
  1719. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1720. if (ret) {
  1721. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1722. FL("failed, ret = %d"), ret);
  1723. return QDF_STATUS_E_FAILURE;
  1724. }
  1725. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1726. }
  1727. hif_configure_ext_group_interrupts(soc->hif_handle);
  1728. return QDF_STATUS_SUCCESS;
  1729. }
  1730. /*
  1731. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1732. * @txrx_soc: DP SOC handle
  1733. *
  1734. * Return: void
  1735. */
  1736. static void dp_soc_interrupt_detach(void *txrx_soc)
  1737. {
  1738. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1739. int i;
  1740. if (soc->intr_mode == DP_INTR_POLL) {
  1741. qdf_timer_stop(&soc->int_timer);
  1742. qdf_timer_free(&soc->int_timer);
  1743. } else {
  1744. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1745. }
  1746. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1747. soc->intr_ctx[i].tx_ring_mask = 0;
  1748. soc->intr_ctx[i].rx_ring_mask = 0;
  1749. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1750. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1751. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1752. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1753. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1754. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1755. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  1756. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1757. }
  1758. }
  1759. #define AVG_MAX_MPDUS_PER_TID 128
  1760. #define AVG_TIDS_PER_CLIENT 2
  1761. #define AVG_FLOWS_PER_TID 2
  1762. #define AVG_MSDUS_PER_FLOW 128
  1763. #define AVG_MSDUS_PER_MPDU 4
  1764. /*
  1765. * Allocate and setup link descriptor pool that will be used by HW for
  1766. * various link and queue descriptors and managed by WBM
  1767. */
  1768. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1769. {
  1770. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1771. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1772. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1773. uint32_t num_mpdus_per_link_desc =
  1774. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1775. uint32_t num_msdus_per_link_desc =
  1776. hal_num_msdus_per_link_desc(soc->hal_soc);
  1777. uint32_t num_mpdu_links_per_queue_desc =
  1778. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1779. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1780. uint32_t total_link_descs, total_mem_size;
  1781. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1782. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1783. uint32_t num_link_desc_banks;
  1784. uint32_t last_bank_size = 0;
  1785. uint32_t entry_size, num_entries;
  1786. int i;
  1787. uint32_t desc_id = 0;
  1788. qdf_dma_addr_t *baseaddr = NULL;
  1789. /* Only Tx queue descriptors are allocated from common link descriptor
  1790. * pool Rx queue descriptors are not included in this because (REO queue
  1791. * extension descriptors) they are expected to be allocated contiguously
  1792. * with REO queue descriptors
  1793. */
  1794. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1795. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1796. num_mpdu_queue_descs = num_mpdu_link_descs /
  1797. num_mpdu_links_per_queue_desc;
  1798. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1799. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1800. num_msdus_per_link_desc;
  1801. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1802. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1803. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1804. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1805. /* Round up to power of 2 */
  1806. total_link_descs = 1;
  1807. while (total_link_descs < num_entries)
  1808. total_link_descs <<= 1;
  1809. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1810. FL("total_link_descs: %u, link_desc_size: %d"),
  1811. total_link_descs, link_desc_size);
  1812. total_mem_size = total_link_descs * link_desc_size;
  1813. total_mem_size += link_desc_align;
  1814. if (total_mem_size <= max_alloc_size) {
  1815. num_link_desc_banks = 0;
  1816. last_bank_size = total_mem_size;
  1817. } else {
  1818. num_link_desc_banks = (total_mem_size) /
  1819. (max_alloc_size - link_desc_align);
  1820. last_bank_size = total_mem_size %
  1821. (max_alloc_size - link_desc_align);
  1822. }
  1823. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1824. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1825. total_mem_size, num_link_desc_banks);
  1826. for (i = 0; i < num_link_desc_banks; i++) {
  1827. if (!dp_is_soc_reinit(soc)) {
  1828. baseaddr = &soc->link_desc_banks[i].
  1829. base_paddr_unaligned;
  1830. soc->link_desc_banks[i].base_vaddr_unaligned =
  1831. qdf_mem_alloc_consistent(soc->osdev,
  1832. soc->osdev->dev,
  1833. max_alloc_size,
  1834. baseaddr);
  1835. }
  1836. soc->link_desc_banks[i].size = max_alloc_size;
  1837. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1838. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1839. ((unsigned long)(
  1840. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1841. link_desc_align));
  1842. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1843. soc->link_desc_banks[i].base_paddr_unaligned) +
  1844. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1845. (unsigned long)(
  1846. soc->link_desc_banks[i].base_vaddr_unaligned));
  1847. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1848. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1849. FL("Link descriptor memory alloc failed"));
  1850. goto fail;
  1851. }
  1852. if (!dp_is_soc_reinit(soc)) {
  1853. qdf_minidump_log(soc->link_desc_banks[i].base_vaddr,
  1854. soc->link_desc_banks[i].size,
  1855. "link_desc_bank");
  1856. }
  1857. qdf_minidump_log((soc->link_desc_banks[i].base_vaddr),
  1858. soc->link_desc_banks[i].size,
  1859. "link_desc_bank");
  1860. }
  1861. if (last_bank_size) {
  1862. /* Allocate last bank in case total memory required is not exact
  1863. * multiple of max_alloc_size
  1864. */
  1865. if (!dp_is_soc_reinit(soc)) {
  1866. baseaddr = &soc->link_desc_banks[i].
  1867. base_paddr_unaligned;
  1868. soc->link_desc_banks[i].base_vaddr_unaligned =
  1869. qdf_mem_alloc_consistent(soc->osdev,
  1870. soc->osdev->dev,
  1871. last_bank_size,
  1872. baseaddr);
  1873. }
  1874. soc->link_desc_banks[i].size = last_bank_size;
  1875. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1876. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1877. ((unsigned long)(
  1878. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1879. link_desc_align));
  1880. soc->link_desc_banks[i].base_paddr =
  1881. (unsigned long)(
  1882. soc->link_desc_banks[i].base_paddr_unaligned) +
  1883. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1884. (unsigned long)(
  1885. soc->link_desc_banks[i].base_vaddr_unaligned));
  1886. if (!dp_is_soc_reinit(soc)) {
  1887. qdf_minidump_log(soc->link_desc_banks[i].base_vaddr,
  1888. soc->link_desc_banks[i].size,
  1889. "link_desc_bank");
  1890. }
  1891. qdf_minidump_log((soc->link_desc_banks[i].base_vaddr),
  1892. soc->link_desc_banks[i].size,
  1893. "link_desc_bank");
  1894. }
  1895. /* Allocate and setup link descriptor idle list for HW internal use */
  1896. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1897. total_mem_size = entry_size * total_link_descs;
  1898. if (total_mem_size <= max_alloc_size) {
  1899. void *desc;
  1900. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1901. WBM_IDLE_LINK, 0, 0, total_link_descs, 0)) {
  1902. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1903. FL("Link desc idle ring setup failed"));
  1904. goto fail;
  1905. }
  1906. qdf_minidump_log(soc->wbm_idle_link_ring.base_vaddr_unaligned,
  1907. soc->wbm_idle_link_ring.alloc_size,
  1908. "wbm_idle_link_ring");
  1909. hal_srng_access_start_unlocked(soc->hal_soc,
  1910. soc->wbm_idle_link_ring.hal_srng);
  1911. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1912. soc->link_desc_banks[i].base_paddr; i++) {
  1913. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1914. ((unsigned long)(
  1915. soc->link_desc_banks[i].base_vaddr) -
  1916. (unsigned long)(
  1917. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1918. / link_desc_size;
  1919. unsigned long paddr = (unsigned long)(
  1920. soc->link_desc_banks[i].base_paddr);
  1921. while (num_entries && (desc = hal_srng_src_get_next(
  1922. soc->hal_soc,
  1923. soc->wbm_idle_link_ring.hal_srng))) {
  1924. hal_set_link_desc_addr(desc,
  1925. LINK_DESC_COOKIE(desc_id, i), paddr);
  1926. num_entries--;
  1927. desc_id++;
  1928. paddr += link_desc_size;
  1929. }
  1930. }
  1931. hal_srng_access_end_unlocked(soc->hal_soc,
  1932. soc->wbm_idle_link_ring.hal_srng);
  1933. } else {
  1934. uint32_t num_scatter_bufs;
  1935. uint32_t num_entries_per_buf;
  1936. uint32_t rem_entries;
  1937. uint8_t *scatter_buf_ptr;
  1938. uint16_t scatter_buf_num;
  1939. uint32_t buf_size = 0;
  1940. soc->wbm_idle_scatter_buf_size =
  1941. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1942. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1943. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1944. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1945. soc->hal_soc, total_mem_size,
  1946. soc->wbm_idle_scatter_buf_size);
  1947. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1948. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1949. FL("scatter bufs size out of bounds"));
  1950. goto fail;
  1951. }
  1952. for (i = 0; i < num_scatter_bufs; i++) {
  1953. baseaddr = &soc->wbm_idle_scatter_buf_base_paddr[i];
  1954. if (!dp_is_soc_reinit(soc)) {
  1955. buf_size = soc->wbm_idle_scatter_buf_size;
  1956. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1957. qdf_mem_alloc_consistent(soc->osdev,
  1958. soc->osdev->
  1959. dev,
  1960. buf_size,
  1961. baseaddr);
  1962. }
  1963. if (!soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1964. QDF_TRACE(QDF_MODULE_ID_DP,
  1965. QDF_TRACE_LEVEL_ERROR,
  1966. FL("Scatter lst memory alloc fail"));
  1967. goto fail;
  1968. }
  1969. }
  1970. /* Populate idle list scatter buffers with link descriptor
  1971. * pointers
  1972. */
  1973. scatter_buf_num = 0;
  1974. scatter_buf_ptr = (uint8_t *)(
  1975. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1976. rem_entries = num_entries_per_buf;
  1977. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1978. soc->link_desc_banks[i].base_paddr; i++) {
  1979. uint32_t num_link_descs =
  1980. (soc->link_desc_banks[i].size -
  1981. ((unsigned long)(
  1982. soc->link_desc_banks[i].base_vaddr) -
  1983. (unsigned long)(
  1984. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1985. / link_desc_size;
  1986. unsigned long paddr = (unsigned long)(
  1987. soc->link_desc_banks[i].base_paddr);
  1988. while (num_link_descs) {
  1989. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1990. LINK_DESC_COOKIE(desc_id, i), paddr);
  1991. num_link_descs--;
  1992. desc_id++;
  1993. paddr += link_desc_size;
  1994. rem_entries--;
  1995. if (rem_entries) {
  1996. scatter_buf_ptr += entry_size;
  1997. } else {
  1998. rem_entries = num_entries_per_buf;
  1999. scatter_buf_num++;
  2000. if (scatter_buf_num >= num_scatter_bufs)
  2001. break;
  2002. scatter_buf_ptr = (uint8_t *)(
  2003. soc->wbm_idle_scatter_buf_base_vaddr[
  2004. scatter_buf_num]);
  2005. }
  2006. }
  2007. }
  2008. /* Setup link descriptor idle list in HW */
  2009. hal_setup_link_idle_list(soc->hal_soc,
  2010. soc->wbm_idle_scatter_buf_base_paddr,
  2011. soc->wbm_idle_scatter_buf_base_vaddr,
  2012. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  2013. (uint32_t)(scatter_buf_ptr -
  2014. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  2015. scatter_buf_num-1])), total_link_descs);
  2016. }
  2017. return 0;
  2018. fail:
  2019. if (soc->wbm_idle_link_ring.hal_srng) {
  2020. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  2021. WBM_IDLE_LINK, 0);
  2022. }
  2023. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  2024. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  2025. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  2026. soc->wbm_idle_scatter_buf_size,
  2027. soc->wbm_idle_scatter_buf_base_vaddr[i],
  2028. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  2029. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  2030. }
  2031. }
  2032. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  2033. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  2034. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  2035. soc->link_desc_banks[i].size,
  2036. soc->link_desc_banks[i].base_vaddr_unaligned,
  2037. soc->link_desc_banks[i].base_paddr_unaligned,
  2038. 0);
  2039. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  2040. }
  2041. }
  2042. return QDF_STATUS_E_FAILURE;
  2043. }
  2044. /*
  2045. * Free link descriptor pool that was setup HW
  2046. */
  2047. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  2048. {
  2049. int i;
  2050. if (soc->wbm_idle_link_ring.hal_srng) {
  2051. qdf_minidump_remove(
  2052. soc->wbm_idle_link_ring.base_vaddr_unaligned);
  2053. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  2054. WBM_IDLE_LINK, 0);
  2055. }
  2056. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  2057. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  2058. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  2059. soc->wbm_idle_scatter_buf_size,
  2060. soc->wbm_idle_scatter_buf_base_vaddr[i],
  2061. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  2062. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  2063. }
  2064. }
  2065. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  2066. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  2067. qdf_minidump_remove(soc->link_desc_banks[i].base_vaddr);
  2068. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  2069. soc->link_desc_banks[i].size,
  2070. soc->link_desc_banks[i].base_vaddr_unaligned,
  2071. soc->link_desc_banks[i].base_paddr_unaligned,
  2072. 0);
  2073. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  2074. }
  2075. }
  2076. }
  2077. #ifdef IPA_OFFLOAD
  2078. #define REO_DST_RING_SIZE_QCA6290 1023
  2079. #ifndef QCA_WIFI_QCA8074_VP
  2080. #define REO_DST_RING_SIZE_QCA8074 1023
  2081. #define REO_DST_RING_SIZE_QCN9000 2048
  2082. #else
  2083. #define REO_DST_RING_SIZE_QCA8074 8
  2084. #define REO_DST_RING_SIZE_QCN9000 8
  2085. #endif /* QCA_WIFI_QCA8074_VP */
  2086. #else
  2087. #define REO_DST_RING_SIZE_QCA6290 1024
  2088. #ifndef QCA_WIFI_QCA8074_VP
  2089. #define REO_DST_RING_SIZE_QCA8074 2048
  2090. #define REO_DST_RING_SIZE_QCN9000 2048
  2091. #else
  2092. #define REO_DST_RING_SIZE_QCA8074 8
  2093. #define REO_DST_RING_SIZE_QCN9000 8
  2094. #endif /* QCA_WIFI_QCA8074_VP */
  2095. #endif /* IPA_OFFLOAD */
  2096. #ifndef FEATURE_WDS
  2097. static void dp_soc_wds_attach(struct dp_soc *soc)
  2098. {
  2099. }
  2100. static void dp_soc_wds_detach(struct dp_soc *soc)
  2101. {
  2102. }
  2103. #endif
  2104. /*
  2105. * dp_soc_reset_ring_map() - Reset cpu ring map
  2106. * @soc: Datapath soc handler
  2107. *
  2108. * This api resets the default cpu ring map
  2109. */
  2110. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  2111. {
  2112. uint8_t i;
  2113. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2114. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  2115. switch (nss_config) {
  2116. case dp_nss_cfg_first_radio:
  2117. /*
  2118. * Setting Tx ring map for one nss offloaded radio
  2119. */
  2120. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  2121. break;
  2122. case dp_nss_cfg_second_radio:
  2123. /*
  2124. * Setting Tx ring for two nss offloaded radios
  2125. */
  2126. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  2127. break;
  2128. case dp_nss_cfg_dbdc:
  2129. /*
  2130. * Setting Tx ring map for 2 nss offloaded radios
  2131. */
  2132. soc->tx_ring_map[i] =
  2133. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  2134. break;
  2135. case dp_nss_cfg_dbtc:
  2136. /*
  2137. * Setting Tx ring map for 3 nss offloaded radios
  2138. */
  2139. soc->tx_ring_map[i] =
  2140. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  2141. break;
  2142. default:
  2143. dp_err("tx_ring_map failed due to invalid nss cfg");
  2144. break;
  2145. }
  2146. }
  2147. }
  2148. /*
  2149. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  2150. * @dp_soc - DP soc handle
  2151. * @ring_type - ring type
  2152. * @ring_num - ring_num
  2153. *
  2154. * return 0 or 1
  2155. */
  2156. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  2157. {
  2158. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2159. uint8_t status = 0;
  2160. switch (ring_type) {
  2161. case WBM2SW_RELEASE:
  2162. case REO_DST:
  2163. case RXDMA_BUF:
  2164. status = ((nss_config) & (1 << ring_num));
  2165. break;
  2166. default:
  2167. break;
  2168. }
  2169. return status;
  2170. }
  2171. /*
  2172. * dp_soc_disable_mac2_intr_mask() - reset interrupt mask for WMAC2 hw rings
  2173. * @dp_soc - DP Soc handle
  2174. *
  2175. * Return: Return void
  2176. */
  2177. static void dp_soc_disable_mac2_intr_mask(struct dp_soc *soc)
  2178. {
  2179. int *grp_mask = NULL;
  2180. int group_number;
  2181. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  2182. group_number = dp_srng_find_ring_in_mask(0x2, grp_mask);
  2183. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2184. group_number, 0x0);
  2185. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  2186. group_number = dp_srng_find_ring_in_mask(0x2, grp_mask);
  2187. wlan_cfg_set_rx_mon_ring_mask(soc->wlan_cfg_ctx,
  2188. group_number, 0x0);
  2189. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  2190. group_number = dp_srng_find_ring_in_mask(0x2, grp_mask);
  2191. wlan_cfg_set_rxdma2host_ring_mask(soc->wlan_cfg_ctx,
  2192. group_number, 0x0);
  2193. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_mon_ring_mask[0];
  2194. group_number = dp_srng_find_ring_in_mask(0x2, grp_mask);
  2195. wlan_cfg_set_host2rxdma_mon_ring_mask(soc->wlan_cfg_ctx,
  2196. group_number, 0x0);
  2197. }
  2198. /*
  2199. * dp_soc_reset_intr_mask() - reset interrupt mask
  2200. * @dp_soc - DP Soc handle
  2201. *
  2202. * Return: Return void
  2203. */
  2204. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  2205. {
  2206. uint8_t j;
  2207. int *grp_mask = NULL;
  2208. int group_number, mask, num_ring;
  2209. /* number of tx ring */
  2210. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  2211. /*
  2212. * group mask for tx completion ring.
  2213. */
  2214. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  2215. /* loop and reset the mask for only offloaded ring */
  2216. for (j = 0; j < num_ring; j++) {
  2217. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  2218. continue;
  2219. }
  2220. /*
  2221. * Group number corresponding to tx offloaded ring.
  2222. */
  2223. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2224. if (group_number < 0) {
  2225. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2226. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2227. WBM2SW_RELEASE, j);
  2228. return;
  2229. }
  2230. /* reset the tx mask for offloaded ring */
  2231. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2232. mask &= (~(1 << j));
  2233. /*
  2234. * reset the interrupt mask for offloaded ring.
  2235. */
  2236. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2237. }
  2238. /* number of rx rings */
  2239. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2240. /*
  2241. * group mask for reo destination ring.
  2242. */
  2243. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  2244. /* loop and reset the mask for only offloaded ring */
  2245. for (j = 0; j < num_ring; j++) {
  2246. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  2247. continue;
  2248. }
  2249. /*
  2250. * Group number corresponding to rx offloaded ring.
  2251. */
  2252. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2253. if (group_number < 0) {
  2254. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2255. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2256. REO_DST, j);
  2257. return;
  2258. }
  2259. /* set the interrupt mask for offloaded ring */
  2260. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2261. mask &= (~(1 << j));
  2262. /*
  2263. * set the interrupt mask to zero for rx offloaded radio.
  2264. */
  2265. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2266. }
  2267. /*
  2268. * group mask for Rx buffer refill ring
  2269. */
  2270. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  2271. /* loop and reset the mask for only offloaded ring */
  2272. for (j = 0; j < MAX_PDEV_CNT; j++) {
  2273. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  2274. continue;
  2275. }
  2276. /*
  2277. * Group number corresponding to rx offloaded ring.
  2278. */
  2279. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2280. if (group_number < 0) {
  2281. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2282. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2283. REO_DST, j);
  2284. return;
  2285. }
  2286. /* set the interrupt mask for offloaded ring */
  2287. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2288. group_number);
  2289. mask &= (~(1 << j));
  2290. /*
  2291. * set the interrupt mask to zero for rx offloaded radio.
  2292. */
  2293. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2294. group_number, mask);
  2295. }
  2296. }
  2297. #ifdef IPA_OFFLOAD
  2298. /**
  2299. * dp_reo_remap_config() - configure reo remap register value based
  2300. * nss configuration.
  2301. * based on offload_radio value below remap configuration
  2302. * get applied.
  2303. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  2304. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  2305. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  2306. * 3 - both Radios handled by NSS (remap not required)
  2307. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  2308. *
  2309. * @remap1: output parameter indicates reo remap 1 register value
  2310. * @remap2: output parameter indicates reo remap 2 register value
  2311. * Return: bool type, true if remap is configured else false.
  2312. */
  2313. bool dp_reo_remap_config(struct dp_soc *soc, uint32_t *remap1, uint32_t *remap2)
  2314. {
  2315. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  2316. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  2317. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  2318. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  2319. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  2320. return true;
  2321. }
  2322. #else
  2323. static bool dp_reo_remap_config(struct dp_soc *soc,
  2324. uint32_t *remap1,
  2325. uint32_t *remap2)
  2326. {
  2327. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2328. switch (offload_radio) {
  2329. case dp_nss_cfg_default:
  2330. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2331. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2332. (0x3 << 18) | (0x4 << 21)) << 8;
  2333. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2334. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2335. (0x3 << 18) | (0x4 << 21)) << 8;
  2336. break;
  2337. case dp_nss_cfg_first_radio:
  2338. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  2339. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  2340. (0x2 << 18) | (0x3 << 21)) << 8;
  2341. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  2342. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  2343. (0x4 << 18) | (0x2 << 21)) << 8;
  2344. break;
  2345. case dp_nss_cfg_second_radio:
  2346. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  2347. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  2348. (0x1 << 18) | (0x3 << 21)) << 8;
  2349. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  2350. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  2351. (0x4 << 18) | (0x1 << 21)) << 8;
  2352. break;
  2353. case dp_nss_cfg_dbdc:
  2354. case dp_nss_cfg_dbtc:
  2355. /* return false if both or all are offloaded to NSS */
  2356. return false;
  2357. }
  2358. dp_debug("remap1 %x remap2 %x offload_radio %u",
  2359. *remap1, *remap2, offload_radio);
  2360. return true;
  2361. }
  2362. #endif
  2363. /*
  2364. * dp_reo_frag_dst_set() - configure reo register to set the
  2365. * fragment destination ring
  2366. * @soc : Datapath soc
  2367. * @frag_dst_ring : output parameter to set fragment destination ring
  2368. *
  2369. * Based on offload_radio below fragment destination rings is selected
  2370. * 0 - TCL
  2371. * 1 - SW1
  2372. * 2 - SW2
  2373. * 3 - SW3
  2374. * 4 - SW4
  2375. * 5 - Release
  2376. * 6 - FW
  2377. * 7 - alternate select
  2378. *
  2379. * return: void
  2380. */
  2381. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  2382. {
  2383. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2384. switch (offload_radio) {
  2385. case dp_nss_cfg_default:
  2386. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  2387. break;
  2388. case dp_nss_cfg_first_radio:
  2389. /*
  2390. * This configuration is valid for single band radio which
  2391. * is also NSS offload.
  2392. */
  2393. case dp_nss_cfg_dbdc:
  2394. case dp_nss_cfg_dbtc:
  2395. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  2396. break;
  2397. default:
  2398. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2399. FL("dp_reo_frag_dst_set invalid offload radio config"));
  2400. break;
  2401. }
  2402. }
  2403. #ifdef ENABLE_VERBOSE_DEBUG
  2404. static void dp_enable_verbose_debug(struct dp_soc *soc)
  2405. {
  2406. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2407. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2408. if (soc_cfg_ctx->per_pkt_trace & dp_verbose_debug_mask)
  2409. is_dp_verbose_debug_enabled = true;
  2410. if (soc_cfg_ctx->per_pkt_trace & hal_verbose_debug_mask)
  2411. hal_set_verbose_debug(true);
  2412. else
  2413. hal_set_verbose_debug(false);
  2414. }
  2415. #else
  2416. static void dp_enable_verbose_debug(struct dp_soc *soc)
  2417. {
  2418. }
  2419. #endif
  2420. /*
  2421. * dp_soc_cmn_setup() - Common SoC level initializion
  2422. * @soc: Datapath SOC handle
  2423. *
  2424. * This is an internal function used to setup common SOC data structures,
  2425. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2426. */
  2427. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2428. {
  2429. int i, cached;
  2430. struct hal_reo_params reo_params;
  2431. int tx_ring_size;
  2432. int tx_comp_ring_size;
  2433. int reo_dst_ring_size;
  2434. uint32_t entries;
  2435. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2436. if (qdf_atomic_read(&soc->cmn_init_done))
  2437. return 0;
  2438. if (dp_hw_link_desc_pool_setup(soc))
  2439. goto fail1;
  2440. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2441. dp_enable_verbose_debug(soc);
  2442. /* Setup SRNG rings */
  2443. /* Common rings */
  2444. entries = wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx);
  2445. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2446. entries, 0)) {
  2447. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2448. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2449. goto fail1;
  2450. }
  2451. qdf_minidump_log(soc->wbm_desc_rel_ring.base_vaddr_unaligned,
  2452. soc->wbm_desc_rel_ring.alloc_size,
  2453. "wbm_desc_rel_ring");
  2454. soc->num_tcl_data_rings = 0;
  2455. /* Tx data rings */
  2456. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2457. soc->num_tcl_data_rings =
  2458. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2459. tx_comp_ring_size =
  2460. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2461. tx_ring_size =
  2462. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2463. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2464. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2465. TCL_DATA, i, 0, tx_ring_size, 0)) {
  2466. QDF_TRACE(QDF_MODULE_ID_DP,
  2467. QDF_TRACE_LEVEL_ERROR,
  2468. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2469. goto fail1;
  2470. }
  2471. /* Disable cached desc if NSS offload is enabled */
  2472. cached = WLAN_CFG_DST_RING_CACHED_DESC;
  2473. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx))
  2474. cached = 0;
  2475. /*
  2476. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2477. * count
  2478. */
  2479. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2480. WBM2SW_RELEASE, i, 0,
  2481. tx_comp_ring_size,
  2482. cached)) {
  2483. QDF_TRACE(QDF_MODULE_ID_DP,
  2484. QDF_TRACE_LEVEL_ERROR,
  2485. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2486. goto fail1;
  2487. }
  2488. }
  2489. } else {
  2490. /* This will be incremented during per pdev ring setup */
  2491. soc->num_tcl_data_rings = 0;
  2492. }
  2493. if (dp_tx_soc_attach(soc)) {
  2494. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2495. FL("dp_tx_soc_attach failed"));
  2496. goto fail1;
  2497. }
  2498. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2499. /* TCL command and status rings */
  2500. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2501. entries, 0)) {
  2502. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2503. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2504. goto fail1;
  2505. }
  2506. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2507. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2508. entries, 0)) {
  2509. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2510. FL("dp_srng_setup failed for tcl_status_ring"));
  2511. goto fail1;
  2512. }
  2513. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2514. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2515. * descriptors
  2516. */
  2517. /* Rx data rings */
  2518. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2519. soc->num_reo_dest_rings =
  2520. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2521. QDF_TRACE(QDF_MODULE_ID_DP,
  2522. QDF_TRACE_LEVEL_INFO,
  2523. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2524. /* Disable cached desc if NSS offload is enabled */
  2525. cached = WLAN_CFG_DST_RING_CACHED_DESC;
  2526. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx))
  2527. cached = 0;
  2528. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2529. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2530. i, 0, reo_dst_ring_size, cached)) {
  2531. QDF_TRACE(QDF_MODULE_ID_DP,
  2532. QDF_TRACE_LEVEL_ERROR,
  2533. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2534. goto fail1;
  2535. }
  2536. }
  2537. } else {
  2538. /* This will be incremented during per pdev ring setup */
  2539. soc->num_reo_dest_rings = 0;
  2540. }
  2541. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2542. /* LMAC RxDMA to SW Rings configuration */
  2543. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2544. /* Only valid for MCL */
  2545. struct dp_pdev *pdev = soc->pdev_list[0];
  2546. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2547. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2548. RXDMA_DST, 0, i, entries, 0)) {
  2549. QDF_TRACE(QDF_MODULE_ID_DP,
  2550. QDF_TRACE_LEVEL_ERROR,
  2551. FL(RNG_ERR "rxdma_err_dst_ring"));
  2552. goto fail1;
  2553. }
  2554. }
  2555. }
  2556. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2557. /* REO reinjection ring */
  2558. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2559. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2560. entries, 0)) {
  2561. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2562. FL("dp_srng_setup failed for reo_reinject_ring"));
  2563. goto fail1;
  2564. }
  2565. /* Rx release ring */
  2566. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2567. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx),
  2568. 0)) {
  2569. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2570. FL("dp_srng_setup failed for rx_rel_ring"));
  2571. goto fail1;
  2572. }
  2573. /* Rx exception ring */
  2574. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2575. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2576. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries, 0)) {
  2577. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2578. FL("dp_srng_setup failed for reo_exception_ring"));
  2579. goto fail1;
  2580. }
  2581. /* REO command and status rings */
  2582. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2583. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx),
  2584. 0)) {
  2585. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2586. FL("dp_srng_setup failed for reo_cmd_ring"));
  2587. goto fail1;
  2588. }
  2589. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2590. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2591. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2592. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2593. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx),
  2594. 0)) {
  2595. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2596. FL("dp_srng_setup failed for reo_status_ring"));
  2597. goto fail1;
  2598. }
  2599. /*
  2600. * Skip registering hw ring interrupts for WMAC2 on IPQ6018
  2601. * WMAC2 is not there in IPQ6018 platform.
  2602. */
  2603. if (hal_get_target_type(soc->hal_soc) == TARGET_TYPE_QCA6018) {
  2604. dp_soc_disable_mac2_intr_mask(soc);
  2605. }
  2606. /* Reset the cpu ring map if radio is NSS offloaded */
  2607. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2608. dp_soc_reset_cpu_ring_map(soc);
  2609. dp_soc_reset_intr_mask(soc);
  2610. }
  2611. /* Setup HW REO */
  2612. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2613. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2614. /*
  2615. * Reo ring remap is not required if both radios
  2616. * are offloaded to NSS
  2617. */
  2618. if (!dp_reo_remap_config(soc,
  2619. &reo_params.remap1,
  2620. &reo_params.remap2))
  2621. goto out;
  2622. reo_params.rx_hash_enabled = true;
  2623. }
  2624. /* setup the global rx defrag waitlist */
  2625. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2626. soc->rx.defrag.timeout_ms =
  2627. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2628. soc->rx.defrag.next_flush_ms = 0;
  2629. soc->rx.flags.defrag_timeout_check =
  2630. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2631. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2632. out:
  2633. /*
  2634. * set the fragment destination ring
  2635. */
  2636. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2637. hal_reo_setup(soc->hal_soc, &reo_params);
  2638. qdf_atomic_set(&soc->cmn_init_done, 1);
  2639. dp_soc_wds_attach(soc);
  2640. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2641. return 0;
  2642. fail1:
  2643. /*
  2644. * Cleanup will be done as part of soc_detach, which will
  2645. * be called on pdev attach failure
  2646. */
  2647. return QDF_STATUS_E_FAILURE;
  2648. }
  2649. /*
  2650. * dp_soc_cmn_cleanup() - Common SoC level De-initializion
  2651. *
  2652. * @soc: Datapath SOC handle
  2653. *
  2654. * This function is responsible for cleaning up DP resource of Soc
  2655. * initialled in dp_pdev_attach_wifi3-->dp_soc_cmn_setup, since
  2656. * dp_soc_detach_wifi3 could not identify some of them
  2657. * whether they have done initialized or not accurately.
  2658. *
  2659. */
  2660. static void dp_soc_cmn_cleanup(struct dp_soc *soc)
  2661. {
  2662. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  2663. dp_reo_cmdlist_destroy(soc);
  2664. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2665. }
  2666. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2667. static QDF_STATUS dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2668. {
  2669. struct cdp_lro_hash_config lro_hash;
  2670. QDF_STATUS status;
  2671. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2672. !wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx) &&
  2673. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2674. dp_err("LRO, GRO and RX hash disabled");
  2675. return QDF_STATUS_E_FAILURE;
  2676. }
  2677. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2678. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) ||
  2679. wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx)) {
  2680. lro_hash.lro_enable = 1;
  2681. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2682. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2683. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2684. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2685. }
  2686. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2687. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2688. LRO_IPV4_SEED_ARR_SZ));
  2689. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2690. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2691. LRO_IPV6_SEED_ARR_SZ));
  2692. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2693. if (!soc->cdp_soc.ol_ops->lro_hash_config) {
  2694. QDF_BUG(0);
  2695. dp_err("lro_hash_config not configured");
  2696. return QDF_STATUS_E_FAILURE;
  2697. }
  2698. status = soc->cdp_soc.ol_ops->lro_hash_config(pdev->ctrl_pdev,
  2699. &lro_hash);
  2700. if (!QDF_IS_STATUS_SUCCESS(status)) {
  2701. dp_err("failed to send lro_hash_config to FW %u", status);
  2702. return status;
  2703. }
  2704. dp_info("LRO CMD config: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2705. lro_hash.lro_enable, lro_hash.tcp_flag,
  2706. lro_hash.tcp_flag_mask);
  2707. dp_info("toeplitz_hash_ipv4:");
  2708. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2709. lro_hash.toeplitz_hash_ipv4,
  2710. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2711. LRO_IPV4_SEED_ARR_SZ));
  2712. dp_info("toeplitz_hash_ipv6:");
  2713. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2714. lro_hash.toeplitz_hash_ipv6,
  2715. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2716. LRO_IPV6_SEED_ARR_SZ));
  2717. return status;
  2718. }
  2719. /*
  2720. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2721. * @soc: data path SoC handle
  2722. * @pdev: Physical device handle
  2723. *
  2724. * Return: 0 - success, > 0 - failure
  2725. */
  2726. #ifdef QCA_HOST2FW_RXBUF_RING
  2727. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2728. struct dp_pdev *pdev)
  2729. {
  2730. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2731. int max_mac_rings;
  2732. int i;
  2733. int ring_size;
  2734. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2735. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2736. ring_size = wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx);
  2737. for (i = 0; i < max_mac_rings; i++) {
  2738. dp_verbose_debug("pdev_id %d mac_id %d", pdev->pdev_id, i);
  2739. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2740. RXDMA_BUF, 1, i, ring_size, 0)) {
  2741. QDF_TRACE(QDF_MODULE_ID_DP,
  2742. QDF_TRACE_LEVEL_ERROR,
  2743. FL("failed rx mac ring setup"));
  2744. return QDF_STATUS_E_FAILURE;
  2745. }
  2746. }
  2747. return QDF_STATUS_SUCCESS;
  2748. }
  2749. #else
  2750. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2751. struct dp_pdev *pdev)
  2752. {
  2753. return QDF_STATUS_SUCCESS;
  2754. }
  2755. #endif
  2756. /**
  2757. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2758. * @pdev - DP_PDEV handle
  2759. *
  2760. * Return: void
  2761. */
  2762. static inline void
  2763. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2764. {
  2765. uint8_t map_id;
  2766. struct dp_soc *soc = pdev->soc;
  2767. if (!soc)
  2768. return;
  2769. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2770. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2771. default_dscp_tid_map,
  2772. sizeof(default_dscp_tid_map));
  2773. }
  2774. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2775. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2776. default_dscp_tid_map,
  2777. map_id);
  2778. }
  2779. }
  2780. /**
  2781. * dp_pcp_tid_map_setup(): Initialize the pcp-tid maps
  2782. * @pdev - DP_PDEV handle
  2783. *
  2784. * Return: void
  2785. */
  2786. static inline void
  2787. dp_pcp_tid_map_setup(struct dp_pdev *pdev)
  2788. {
  2789. struct dp_soc *soc = pdev->soc;
  2790. if (!soc)
  2791. return;
  2792. qdf_mem_copy(soc->pcp_tid_map, default_pcp_tid_map,
  2793. sizeof(default_pcp_tid_map));
  2794. hal_tx_set_pcp_tid_map_default(soc->hal_soc, default_pcp_tid_map);
  2795. }
  2796. #ifdef IPA_OFFLOAD
  2797. /**
  2798. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2799. * @soc: data path instance
  2800. * @pdev: core txrx pdev context
  2801. *
  2802. * Return: QDF_STATUS_SUCCESS: success
  2803. * QDF_STATUS_E_RESOURCES: Error return
  2804. */
  2805. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2806. struct dp_pdev *pdev)
  2807. {
  2808. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2809. int entries;
  2810. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2811. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2812. /* Setup second Rx refill buffer ring */
  2813. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2814. IPA_RX_REFILL_BUF_RING_IDX, pdev->pdev_id, entries, 0)
  2815. ) {
  2816. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2817. FL("dp_srng_setup failed second rx refill ring"));
  2818. return QDF_STATUS_E_FAILURE;
  2819. }
  2820. return QDF_STATUS_SUCCESS;
  2821. }
  2822. /**
  2823. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2824. * @soc: data path instance
  2825. * @pdev: core txrx pdev context
  2826. *
  2827. * Return: void
  2828. */
  2829. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2830. struct dp_pdev *pdev)
  2831. {
  2832. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2833. IPA_RX_REFILL_BUF_RING_IDX);
  2834. }
  2835. #else
  2836. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2837. struct dp_pdev *pdev)
  2838. {
  2839. return QDF_STATUS_SUCCESS;
  2840. }
  2841. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2842. struct dp_pdev *pdev)
  2843. {
  2844. }
  2845. #endif
  2846. #if !defined(DISABLE_MON_CONFIG)
  2847. /**
  2848. * dp_mon_rings_setup() - Initialize Monitor rings based on target
  2849. * @soc: soc handle
  2850. * @pdev: physical device handle
  2851. *
  2852. * Return: nonzero on failure and zero on success
  2853. */
  2854. static
  2855. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2856. {
  2857. int mac_id = 0;
  2858. int pdev_id = pdev->pdev_id;
  2859. int entries;
  2860. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2861. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2862. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2863. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2864. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2865. entries =
  2866. wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2867. if (dp_srng_setup(soc,
  2868. &pdev->rxdma_mon_buf_ring[mac_id],
  2869. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2870. entries, 0)) {
  2871. QDF_TRACE(QDF_MODULE_ID_DP,
  2872. QDF_TRACE_LEVEL_ERROR,
  2873. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2874. return QDF_STATUS_E_NOMEM;
  2875. }
  2876. entries =
  2877. wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2878. if (dp_srng_setup(soc,
  2879. &pdev->rxdma_mon_dst_ring[mac_id],
  2880. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2881. entries, 0)) {
  2882. QDF_TRACE(QDF_MODULE_ID_DP,
  2883. QDF_TRACE_LEVEL_ERROR,
  2884. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2885. return QDF_STATUS_E_NOMEM;
  2886. }
  2887. entries =
  2888. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2889. if (dp_srng_setup(soc,
  2890. &pdev->rxdma_mon_status_ring[mac_id],
  2891. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2892. entries, 0)) {
  2893. QDF_TRACE(QDF_MODULE_ID_DP,
  2894. QDF_TRACE_LEVEL_ERROR,
  2895. FL(RNG_ERR "rxdma_mon_status_ring"));
  2896. return QDF_STATUS_E_NOMEM;
  2897. }
  2898. entries =
  2899. wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2900. if (dp_srng_setup(soc,
  2901. &pdev->rxdma_mon_desc_ring[mac_id],
  2902. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2903. entries, 0)) {
  2904. QDF_TRACE(QDF_MODULE_ID_DP,
  2905. QDF_TRACE_LEVEL_ERROR,
  2906. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2907. return QDF_STATUS_E_NOMEM;
  2908. }
  2909. } else {
  2910. entries =
  2911. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2912. if (dp_srng_setup(soc,
  2913. &pdev->rxdma_mon_status_ring[mac_id],
  2914. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2915. entries, 0)) {
  2916. QDF_TRACE(QDF_MODULE_ID_DP,
  2917. QDF_TRACE_LEVEL_ERROR,
  2918. FL(RNG_ERR "rxdma_mon_status_ring"));
  2919. return QDF_STATUS_E_NOMEM;
  2920. }
  2921. }
  2922. }
  2923. return QDF_STATUS_SUCCESS;
  2924. }
  2925. #else
  2926. static
  2927. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2928. {
  2929. return QDF_STATUS_SUCCESS;
  2930. }
  2931. #endif
  2932. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2933. * @pdev_hdl: pdev handle
  2934. */
  2935. #ifdef ATH_SUPPORT_EXT_STAT
  2936. void dp_iterate_update_peer_list(struct cdp_pdev *pdev_hdl)
  2937. {
  2938. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2939. struct dp_soc *soc = pdev->soc;
  2940. struct dp_vdev *vdev = NULL;
  2941. struct dp_peer *peer = NULL;
  2942. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2943. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2944. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2945. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2946. dp_cal_client_update_peer_stats(&peer->stats);
  2947. }
  2948. }
  2949. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2950. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2951. }
  2952. #else
  2953. void dp_iterate_update_peer_list(struct cdp_pdev *pdev_hdl)
  2954. {
  2955. }
  2956. #endif
  2957. /*
  2958. * dp_htt_ppdu_stats_attach() - attach resources for HTT PPDU stats processing
  2959. * @pdev: Datapath PDEV handle
  2960. *
  2961. * Return: QDF_STATUS_SUCCESS: Success
  2962. * QDF_STATUS_E_NOMEM: Error
  2963. */
  2964. static QDF_STATUS dp_htt_ppdu_stats_attach(struct dp_pdev *pdev)
  2965. {
  2966. pdev->ppdu_tlv_buf = qdf_mem_malloc(HTT_T2H_MAX_MSG_SIZE);
  2967. if (!pdev->ppdu_tlv_buf) {
  2968. QDF_TRACE_ERROR(QDF_MODULE_ID_DP, "ppdu_tlv_buf alloc fail");
  2969. return QDF_STATUS_E_NOMEM;
  2970. }
  2971. return QDF_STATUS_SUCCESS;
  2972. }
  2973. /*
  2974. * dp_pdev_attach_wifi3() - attach txrx pdev
  2975. * @ctrl_pdev: Opaque PDEV object
  2976. * @txrx_soc: Datapath SOC handle
  2977. * @htc_handle: HTC handle for host-target interface
  2978. * @qdf_osdev: QDF OS device
  2979. * @pdev_id: PDEV ID
  2980. *
  2981. * Return: DP PDEV handle on success, NULL on failure
  2982. */
  2983. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2984. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2985. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2986. {
  2987. int ring_size;
  2988. int entries;
  2989. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2990. int nss_cfg;
  2991. void *sojourn_buf;
  2992. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2993. struct dp_pdev *pdev = NULL;
  2994. if (dp_is_soc_reinit(soc)) {
  2995. pdev = soc->pdev_list[pdev_id];
  2996. } else {
  2997. pdev = qdf_mem_malloc(sizeof(*pdev));
  2998. qdf_minidump_log(pdev, sizeof(*pdev), "dp_pdev");
  2999. }
  3000. if (!pdev) {
  3001. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3002. FL("DP PDEV memory allocation failed"));
  3003. goto fail0;
  3004. }
  3005. /*
  3006. * Variable to prevent double pdev deinitialization during
  3007. * radio detach execution .i.e. in the absence of any vdev.
  3008. */
  3009. pdev->pdev_deinit = 0;
  3010. pdev->invalid_peer = qdf_mem_malloc(sizeof(struct dp_peer));
  3011. if (!pdev->invalid_peer) {
  3012. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3013. FL("Invalid peer memory allocation failed"));
  3014. qdf_mem_free(pdev);
  3015. goto fail0;
  3016. }
  3017. soc_cfg_ctx = soc->wlan_cfg_ctx;
  3018. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  3019. if (!pdev->wlan_cfg_ctx) {
  3020. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3021. FL("pdev cfg_attach failed"));
  3022. qdf_mem_free(pdev->invalid_peer);
  3023. qdf_mem_free(pdev);
  3024. goto fail0;
  3025. }
  3026. /*
  3027. * set nss pdev config based on soc config
  3028. */
  3029. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  3030. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  3031. (nss_cfg & (1 << pdev_id)));
  3032. pdev->soc = soc;
  3033. pdev->ctrl_pdev = ctrl_pdev;
  3034. pdev->pdev_id = pdev_id;
  3035. soc->pdev_list[pdev_id] = pdev;
  3036. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  3037. soc->pdev_count++;
  3038. TAILQ_INIT(&pdev->vdev_list);
  3039. qdf_spinlock_create(&pdev->vdev_list_lock);
  3040. pdev->vdev_count = 0;
  3041. qdf_spinlock_create(&pdev->tx_mutex);
  3042. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  3043. TAILQ_INIT(&pdev->neighbour_peers_list);
  3044. pdev->neighbour_peers_added = false;
  3045. pdev->monitor_configured = false;
  3046. if (dp_soc_cmn_setup(soc)) {
  3047. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3048. FL("dp_soc_cmn_setup failed"));
  3049. goto fail1;
  3050. }
  3051. /* Setup per PDEV TCL rings if configured */
  3052. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3053. ring_size =
  3054. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  3055. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  3056. pdev_id, pdev_id, ring_size, 0)) {
  3057. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3058. FL("dp_srng_setup failed for tcl_data_ring"));
  3059. goto fail1;
  3060. }
  3061. ring_size =
  3062. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  3063. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  3064. WBM2SW_RELEASE, pdev_id, pdev_id,
  3065. ring_size, 0)) {
  3066. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3067. FL("dp_srng_setup failed for tx_comp_ring"));
  3068. goto fail1;
  3069. }
  3070. soc->num_tcl_data_rings++;
  3071. }
  3072. /* Tx specific init */
  3073. if (dp_tx_pdev_attach(pdev)) {
  3074. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3075. FL("dp_tx_pdev_attach failed"));
  3076. goto fail1;
  3077. }
  3078. ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  3079. /* Setup per PDEV REO rings if configured */
  3080. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  3081. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  3082. pdev_id, pdev_id, ring_size, 0)) {
  3083. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3084. FL("dp_srng_setup failed for reo_dest_ringn"));
  3085. goto fail1;
  3086. }
  3087. soc->num_reo_dest_rings++;
  3088. }
  3089. ring_size =
  3090. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc->wlan_cfg_ctx);
  3091. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  3092. ring_size, 0)) {
  3093. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3094. FL("dp_srng_setup failed rx refill ring"));
  3095. goto fail1;
  3096. }
  3097. if (dp_rxdma_ring_setup(soc, pdev)) {
  3098. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3099. FL("RXDMA ring config failed"));
  3100. goto fail1;
  3101. }
  3102. if (dp_mon_rings_setup(soc, pdev)) {
  3103. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3104. FL("MONITOR rings setup failed"));
  3105. goto fail1;
  3106. }
  3107. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  3108. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  3109. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  3110. 0, pdev_id, entries, 0)) {
  3111. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3112. FL(RNG_ERR "rxdma_err_dst_ring"));
  3113. goto fail1;
  3114. }
  3115. }
  3116. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  3117. goto fail1;
  3118. if (dp_ipa_ring_resource_setup(soc, pdev))
  3119. goto fail1;
  3120. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  3121. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3122. FL("dp_ipa_uc_attach failed"));
  3123. goto fail1;
  3124. }
  3125. /* Rx specific init */
  3126. if (dp_rx_pdev_attach(pdev)) {
  3127. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3128. FL("dp_rx_pdev_attach failed"));
  3129. goto fail2;
  3130. }
  3131. DP_STATS_INIT(pdev);
  3132. /* Monitor filter init */
  3133. pdev->mon_filter_mode = MON_FILTER_ALL;
  3134. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  3135. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  3136. pdev->fp_data_filter = FILTER_DATA_ALL;
  3137. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  3138. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  3139. pdev->mo_data_filter = FILTER_DATA_ALL;
  3140. dp_local_peer_id_pool_init(pdev);
  3141. dp_dscp_tid_map_setup(pdev);
  3142. dp_pcp_tid_map_setup(pdev);
  3143. /* Rx monitor mode specific init */
  3144. if (dp_rx_pdev_mon_attach(pdev)) {
  3145. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3146. "dp_rx_pdev_mon_attach failed");
  3147. goto fail2;
  3148. }
  3149. if (dp_wdi_event_attach(pdev)) {
  3150. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3151. "dp_wdi_evet_attach failed");
  3152. goto wdi_attach_fail;
  3153. }
  3154. /* set the reo destination during initialization */
  3155. pdev->reo_dest = pdev->pdev_id + 1;
  3156. /*
  3157. * initialize ppdu tlv list
  3158. */
  3159. TAILQ_INIT(&pdev->ppdu_info_list);
  3160. pdev->tlv_count = 0;
  3161. pdev->list_depth = 0;
  3162. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  3163. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  3164. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  3165. TRUE);
  3166. if (pdev->sojourn_buf) {
  3167. sojourn_buf = qdf_nbuf_data(pdev->sojourn_buf);
  3168. qdf_mem_zero(sojourn_buf, sizeof(struct cdp_tx_sojourn_stats));
  3169. }
  3170. /* initlialize cal client timer */
  3171. dp_cal_client_attach(&pdev->cal_client_ctx,
  3172. dp_pdev_to_cdp_pdev(pdev),
  3173. pdev->soc->osdev,
  3174. &dp_iterate_update_peer_list);
  3175. qdf_event_create(&pdev->fw_peer_stats_event);
  3176. pdev->num_tx_allowed = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  3177. if (dp_htt_ppdu_stats_attach(pdev) != QDF_STATUS_SUCCESS)
  3178. goto fail1;
  3179. dp_tx_ppdu_stats_attach(pdev);
  3180. return (struct cdp_pdev *)pdev;
  3181. wdi_attach_fail:
  3182. /*
  3183. * dp_mon_link_desc_pool_cleanup is done in dp_pdev_detach
  3184. * and hence need not to be done here.
  3185. */
  3186. dp_rx_pdev_mon_detach(pdev);
  3187. fail2:
  3188. dp_rx_pdev_detach(pdev);
  3189. fail1:
  3190. if (pdev->invalid_peer)
  3191. qdf_mem_free(pdev->invalid_peer);
  3192. dp_pdev_detach((struct cdp_pdev *)pdev, 0);
  3193. fail0:
  3194. return NULL;
  3195. }
  3196. /*
  3197. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  3198. * @soc: data path SoC handle
  3199. * @pdev: Physical device handle
  3200. *
  3201. * Return: void
  3202. */
  3203. #ifdef QCA_HOST2FW_RXBUF_RING
  3204. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  3205. struct dp_pdev *pdev)
  3206. {
  3207. int i;
  3208. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  3209. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  3210. RXDMA_BUF, 1);
  3211. qdf_timer_free(&soc->mon_reap_timer);
  3212. }
  3213. #else
  3214. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  3215. struct dp_pdev *pdev)
  3216. {
  3217. }
  3218. #endif
  3219. /*
  3220. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  3221. * @pdev: device object
  3222. *
  3223. * Return: void
  3224. */
  3225. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  3226. {
  3227. struct dp_neighbour_peer *peer = NULL;
  3228. struct dp_neighbour_peer *temp_peer = NULL;
  3229. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  3230. neighbour_peer_list_elem, temp_peer) {
  3231. /* delete this peer from the list */
  3232. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3233. peer, neighbour_peer_list_elem);
  3234. qdf_mem_free(peer);
  3235. }
  3236. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  3237. }
  3238. /**
  3239. * dp_htt_ppdu_stats_detach() - detach stats resources
  3240. * @pdev: Datapath PDEV handle
  3241. *
  3242. * Return: void
  3243. */
  3244. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  3245. {
  3246. struct ppdu_info *ppdu_info, *ppdu_info_next;
  3247. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  3248. ppdu_info_list_elem, ppdu_info_next) {
  3249. if (!ppdu_info)
  3250. break;
  3251. qdf_assert_always(ppdu_info->nbuf);
  3252. qdf_nbuf_free(ppdu_info->nbuf);
  3253. qdf_mem_free(ppdu_info);
  3254. }
  3255. if (pdev->ppdu_tlv_buf)
  3256. qdf_mem_free(pdev->ppdu_tlv_buf);
  3257. }
  3258. #if !defined(DISABLE_MON_CONFIG)
  3259. static
  3260. void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  3261. int mac_id)
  3262. {
  3263. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3264. dp_srng_cleanup(soc,
  3265. &pdev->rxdma_mon_buf_ring[mac_id],
  3266. RXDMA_MONITOR_BUF, 0);
  3267. dp_srng_cleanup(soc,
  3268. &pdev->rxdma_mon_dst_ring[mac_id],
  3269. RXDMA_MONITOR_DST, 0);
  3270. dp_srng_cleanup(soc,
  3271. &pdev->rxdma_mon_status_ring[mac_id],
  3272. RXDMA_MONITOR_STATUS, 0);
  3273. dp_srng_cleanup(soc,
  3274. &pdev->rxdma_mon_desc_ring[mac_id],
  3275. RXDMA_MONITOR_DESC, 0);
  3276. dp_srng_cleanup(soc,
  3277. &pdev->rxdma_err_dst_ring[mac_id],
  3278. RXDMA_DST, 0);
  3279. } else {
  3280. dp_srng_cleanup(soc,
  3281. &pdev->rxdma_mon_status_ring[mac_id],
  3282. RXDMA_MONITOR_STATUS, 0);
  3283. dp_srng_cleanup(soc,
  3284. &pdev->rxdma_err_dst_ring[mac_id],
  3285. RXDMA_DST, 0);
  3286. }
  3287. }
  3288. #else
  3289. static void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  3290. int mac_id)
  3291. {
  3292. }
  3293. #endif
  3294. /**
  3295. * dp_mon_ring_deinit() - Placeholder to deinitialize Monitor rings
  3296. *
  3297. * @soc: soc handle
  3298. * @pdev: datapath physical dev handle
  3299. * @mac_id: mac number
  3300. *
  3301. * Return: None
  3302. */
  3303. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  3304. int mac_id)
  3305. {
  3306. }
  3307. /**
  3308. * dp_pdev_mem_reset() - Reset txrx pdev memory
  3309. * @pdev: dp pdev handle
  3310. *
  3311. * Return: None
  3312. */
  3313. static void dp_pdev_mem_reset(struct dp_pdev *pdev)
  3314. {
  3315. uint16_t len = 0;
  3316. uint8_t *dp_pdev_offset = (uint8_t *)pdev;
  3317. len = sizeof(struct dp_pdev) -
  3318. offsetof(struct dp_pdev, pdev_deinit) -
  3319. sizeof(pdev->pdev_deinit);
  3320. dp_pdev_offset = dp_pdev_offset +
  3321. offsetof(struct dp_pdev, pdev_deinit) +
  3322. sizeof(pdev->pdev_deinit);
  3323. qdf_mem_zero(dp_pdev_offset, len);
  3324. }
  3325. /**
  3326. * dp_pdev_deinit() - Deinit txrx pdev
  3327. * @txrx_pdev: Datapath PDEV handle
  3328. * @force: Force deinit
  3329. *
  3330. * Return: None
  3331. */
  3332. static void dp_pdev_deinit(struct cdp_pdev *txrx_pdev, int force)
  3333. {
  3334. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3335. struct dp_soc *soc = pdev->soc;
  3336. qdf_nbuf_t curr_nbuf, next_nbuf;
  3337. int mac_id;
  3338. /*
  3339. * Prevent double pdev deinitialization during radio detach
  3340. * execution .i.e. in the absence of any vdev
  3341. */
  3342. if (pdev->pdev_deinit)
  3343. return;
  3344. pdev->pdev_deinit = 1;
  3345. dp_wdi_event_detach(pdev);
  3346. dp_tx_pdev_detach(pdev);
  3347. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3348. dp_srng_deinit(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3349. TCL_DATA, pdev->pdev_id);
  3350. dp_srng_deinit(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3351. WBM2SW_RELEASE, pdev->pdev_id);
  3352. }
  3353. dp_pktlogmod_exit(pdev);
  3354. dp_rx_fst_detach(soc, pdev);
  3355. dp_rx_pdev_detach(pdev);
  3356. dp_rx_pdev_mon_detach(pdev);
  3357. dp_neighbour_peers_detach(pdev);
  3358. qdf_spinlock_destroy(&pdev->tx_mutex);
  3359. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  3360. dp_ipa_uc_detach(soc, pdev);
  3361. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  3362. /* Cleanup per PDEV REO rings if configured */
  3363. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3364. dp_srng_deinit(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3365. REO_DST, pdev->pdev_id);
  3366. }
  3367. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3368. dp_rxdma_ring_cleanup(soc, pdev);
  3369. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3370. dp_mon_ring_deinit(soc, pdev, mac_id);
  3371. dp_srng_deinit(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3372. RXDMA_DST, 0);
  3373. }
  3374. curr_nbuf = pdev->invalid_peer_head_msdu;
  3375. while (curr_nbuf) {
  3376. next_nbuf = qdf_nbuf_next(curr_nbuf);
  3377. qdf_nbuf_free(curr_nbuf);
  3378. curr_nbuf = next_nbuf;
  3379. }
  3380. pdev->invalid_peer_head_msdu = NULL;
  3381. pdev->invalid_peer_tail_msdu = NULL;
  3382. dp_htt_ppdu_stats_detach(pdev);
  3383. dp_tx_ppdu_stats_detach(pdev);
  3384. qdf_nbuf_free(pdev->sojourn_buf);
  3385. qdf_nbuf_queue_free(&pdev->rx_ppdu_buf_q);
  3386. dp_cal_client_detach(&pdev->cal_client_ctx);
  3387. soc->pdev_count--;
  3388. /* only do soc common cleanup when last pdev do detach */
  3389. if (!(soc->pdev_count))
  3390. dp_soc_cmn_cleanup(soc);
  3391. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  3392. if (pdev->invalid_peer)
  3393. qdf_mem_free(pdev->invalid_peer);
  3394. qdf_mem_free(pdev->dp_txrx_handle);
  3395. dp_pdev_mem_reset(pdev);
  3396. }
  3397. /**
  3398. * dp_pdev_deinit_wifi3() - Deinit txrx pdev
  3399. * @txrx_pdev: Datapath PDEV handle
  3400. * @force: Force deinit
  3401. *
  3402. * Return: None
  3403. */
  3404. static void dp_pdev_deinit_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3405. {
  3406. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3407. struct dp_soc *soc = pdev->soc;
  3408. soc->dp_soc_reinit = TRUE;
  3409. dp_pdev_deinit(txrx_pdev, force);
  3410. }
  3411. /*
  3412. * dp_pdev_detach() - Complete rest of pdev detach
  3413. * @txrx_pdev: Datapath PDEV handle
  3414. * @force: Force deinit
  3415. *
  3416. * Return: None
  3417. */
  3418. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force)
  3419. {
  3420. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3421. struct dp_soc *soc = pdev->soc;
  3422. struct rx_desc_pool *rx_desc_pool;
  3423. int mac_id, mac_for_pdev;
  3424. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3425. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3426. TCL_DATA, pdev->pdev_id);
  3427. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3428. WBM2SW_RELEASE, pdev->pdev_id);
  3429. }
  3430. dp_mon_link_free(pdev);
  3431. /* Cleanup per PDEV REO rings if configured */
  3432. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3433. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3434. REO_DST, pdev->pdev_id);
  3435. }
  3436. dp_rxdma_ring_cleanup(soc, pdev);
  3437. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  3438. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3439. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  3440. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3441. dp_mon_ring_cleanup(soc, pdev, mac_id);
  3442. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3443. RXDMA_DST, 0);
  3444. if (dp_is_soc_reinit(soc)) {
  3445. mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  3446. pdev->pdev_id);
  3447. rx_desc_pool = &soc->rx_desc_status[mac_for_pdev];
  3448. dp_rx_desc_pool_free(soc, rx_desc_pool);
  3449. rx_desc_pool = &soc->rx_desc_mon[mac_for_pdev];
  3450. dp_rx_desc_pool_free(soc, rx_desc_pool);
  3451. }
  3452. }
  3453. if (dp_is_soc_reinit(soc)) {
  3454. rx_desc_pool = &soc->rx_desc_buf[pdev->pdev_id];
  3455. dp_rx_desc_pool_free(soc, rx_desc_pool);
  3456. }
  3457. soc->pdev_list[pdev->pdev_id] = NULL;
  3458. qdf_minidump_remove(pdev);
  3459. qdf_mem_free(pdev);
  3460. }
  3461. /*
  3462. * dp_pdev_detach_wifi3() - detach txrx pdev
  3463. * @txrx_pdev: Datapath PDEV handle
  3464. * @force: Force detach
  3465. *
  3466. * Return: None
  3467. */
  3468. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3469. {
  3470. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3471. struct dp_soc *soc = pdev->soc;
  3472. if (dp_is_soc_reinit(soc)) {
  3473. dp_pdev_detach(txrx_pdev, force);
  3474. } else {
  3475. dp_pdev_deinit(txrx_pdev, force);
  3476. dp_pdev_detach(txrx_pdev, force);
  3477. }
  3478. }
  3479. /*
  3480. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  3481. * @soc: DP SOC handle
  3482. */
  3483. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  3484. {
  3485. struct reo_desc_list_node *desc;
  3486. struct dp_rx_tid *rx_tid;
  3487. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  3488. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  3489. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  3490. rx_tid = &desc->rx_tid;
  3491. qdf_mem_unmap_nbytes_single(soc->osdev,
  3492. rx_tid->hw_qdesc_paddr,
  3493. QDF_DMA_BIDIRECTIONAL,
  3494. rx_tid->hw_qdesc_alloc_size);
  3495. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  3496. qdf_mem_free(desc);
  3497. }
  3498. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  3499. qdf_list_destroy(&soc->reo_desc_freelist);
  3500. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  3501. }
  3502. /**
  3503. * dp_soc_mem_reset() - Reset Dp Soc memory
  3504. * @soc: DP handle
  3505. *
  3506. * Return: None
  3507. */
  3508. static void dp_soc_mem_reset(struct dp_soc *soc)
  3509. {
  3510. uint16_t len = 0;
  3511. uint8_t *dp_soc_offset = (uint8_t *)soc;
  3512. len = sizeof(struct dp_soc) -
  3513. offsetof(struct dp_soc, dp_soc_reinit) -
  3514. sizeof(soc->dp_soc_reinit);
  3515. dp_soc_offset = dp_soc_offset +
  3516. offsetof(struct dp_soc, dp_soc_reinit) +
  3517. sizeof(soc->dp_soc_reinit);
  3518. qdf_mem_zero(dp_soc_offset, len);
  3519. }
  3520. /**
  3521. * dp_soc_deinit() - Deinitialize txrx SOC
  3522. * @txrx_soc: Opaque DP SOC handle
  3523. *
  3524. * Return: None
  3525. */
  3526. static void dp_soc_deinit(void *txrx_soc)
  3527. {
  3528. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3529. int i;
  3530. qdf_atomic_set(&soc->cmn_init_done, 0);
  3531. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3532. if (soc->pdev_list[i])
  3533. dp_pdev_deinit((struct cdp_pdev *)
  3534. soc->pdev_list[i], 1);
  3535. }
  3536. qdf_flush_work(&soc->htt_stats.work);
  3537. qdf_disable_work(&soc->htt_stats.work);
  3538. /* Free pending htt stats messages */
  3539. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  3540. dp_peer_find_detach(soc);
  3541. /* Free the ring memories */
  3542. /* Common rings */
  3543. dp_srng_deinit(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3544. /* Tx data rings */
  3545. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3546. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3547. dp_srng_deinit(soc, &soc->tcl_data_ring[i],
  3548. TCL_DATA, i);
  3549. dp_srng_deinit(soc, &soc->tx_comp_ring[i],
  3550. WBM2SW_RELEASE, i);
  3551. }
  3552. }
  3553. /* TCL command and status rings */
  3554. dp_srng_deinit(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3555. dp_srng_deinit(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3556. /* Rx data rings */
  3557. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3558. soc->num_reo_dest_rings =
  3559. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3560. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3561. /* TODO: Get number of rings and ring sizes
  3562. * from wlan_cfg
  3563. */
  3564. dp_srng_deinit(soc, &soc->reo_dest_ring[i],
  3565. REO_DST, i);
  3566. }
  3567. }
  3568. /* REO reinjection ring */
  3569. dp_srng_deinit(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3570. /* Rx release ring */
  3571. dp_srng_deinit(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3572. /* Rx exception ring */
  3573. /* TODO: Better to store ring_type and ring_num in
  3574. * dp_srng during setup
  3575. */
  3576. dp_srng_deinit(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3577. /* REO command and status rings */
  3578. dp_srng_deinit(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3579. dp_srng_deinit(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3580. dp_soc_wds_detach(soc);
  3581. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  3582. qdf_spinlock_destroy(&soc->htt_stats.lock);
  3583. htt_soc_htc_dealloc(soc->htt_handle);
  3584. dp_reo_desc_freelist_destroy(soc);
  3585. qdf_spinlock_destroy(&soc->ast_lock);
  3586. dp_soc_mem_reset(soc);
  3587. }
  3588. /**
  3589. * dp_soc_deinit_wifi3() - Deinitialize txrx SOC
  3590. * @txrx_soc: Opaque DP SOC handle
  3591. *
  3592. * Return: None
  3593. */
  3594. static void dp_soc_deinit_wifi3(void *txrx_soc)
  3595. {
  3596. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3597. soc->dp_soc_reinit = 1;
  3598. dp_soc_deinit(txrx_soc);
  3599. }
  3600. /*
  3601. * dp_soc_detach() - Detach rest of txrx SOC
  3602. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3603. *
  3604. * Return: None
  3605. */
  3606. static void dp_soc_detach(void *txrx_soc)
  3607. {
  3608. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3609. int i;
  3610. qdf_atomic_set(&soc->cmn_init_done, 0);
  3611. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  3612. * SW descriptors
  3613. */
  3614. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3615. if (soc->pdev_list[i])
  3616. dp_pdev_detach((struct cdp_pdev *)
  3617. soc->pdev_list[i], 1);
  3618. }
  3619. /* Free the ring memories */
  3620. /* Common rings */
  3621. qdf_minidump_remove(soc->wbm_desc_rel_ring.base_vaddr_unaligned);
  3622. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3623. dp_tx_soc_detach(soc);
  3624. /* Tx data rings */
  3625. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3626. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3627. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  3628. TCL_DATA, i);
  3629. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  3630. WBM2SW_RELEASE, i);
  3631. }
  3632. }
  3633. /* TCL command and status rings */
  3634. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3635. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3636. /* Rx data rings */
  3637. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3638. soc->num_reo_dest_rings =
  3639. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3640. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3641. /* TODO: Get number of rings and ring sizes
  3642. * from wlan_cfg
  3643. */
  3644. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  3645. REO_DST, i);
  3646. }
  3647. }
  3648. /* REO reinjection ring */
  3649. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3650. /* Rx release ring */
  3651. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3652. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3);
  3653. /* Rx exception ring */
  3654. /* TODO: Better to store ring_type and ring_num in
  3655. * dp_srng during setup
  3656. */
  3657. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3658. /* REO command and status rings */
  3659. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3660. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3661. dp_hw_link_desc_pool_cleanup(soc);
  3662. htt_soc_detach(soc->htt_handle);
  3663. soc->dp_soc_reinit = 0;
  3664. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  3665. qdf_minidump_remove(soc);
  3666. qdf_mem_free(soc);
  3667. }
  3668. /*
  3669. * dp_soc_detach_wifi3() - Detach txrx SOC
  3670. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3671. *
  3672. * Return: None
  3673. */
  3674. static void dp_soc_detach_wifi3(void *txrx_soc)
  3675. {
  3676. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3677. if (dp_is_soc_reinit(soc)) {
  3678. dp_soc_detach(txrx_soc);
  3679. } else {
  3680. dp_soc_deinit(txrx_soc);
  3681. dp_soc_detach(txrx_soc);
  3682. }
  3683. }
  3684. #if !defined(DISABLE_MON_CONFIG)
  3685. /**
  3686. * dp_mon_htt_srng_setup() - Prepare HTT messages for Monitor rings
  3687. * @soc: soc handle
  3688. * @pdev: physical device handle
  3689. * @mac_id: ring number
  3690. * @mac_for_pdev: mac_id
  3691. *
  3692. * Return: non-zero for failure, zero for success
  3693. */
  3694. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3695. struct dp_pdev *pdev,
  3696. int mac_id,
  3697. int mac_for_pdev)
  3698. {
  3699. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3700. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3701. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3702. pdev->rxdma_mon_buf_ring[mac_id]
  3703. .hal_srng,
  3704. RXDMA_MONITOR_BUF);
  3705. if (status != QDF_STATUS_SUCCESS) {
  3706. dp_err("Failed to send htt srng setup message for Rxdma mon buf ring");
  3707. return status;
  3708. }
  3709. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3710. pdev->rxdma_mon_dst_ring[mac_id]
  3711. .hal_srng,
  3712. RXDMA_MONITOR_DST);
  3713. if (status != QDF_STATUS_SUCCESS) {
  3714. dp_err("Failed to send htt srng setup message for Rxdma mon dst ring");
  3715. return status;
  3716. }
  3717. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3718. pdev->rxdma_mon_status_ring[mac_id]
  3719. .hal_srng,
  3720. RXDMA_MONITOR_STATUS);
  3721. if (status != QDF_STATUS_SUCCESS) {
  3722. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3723. return status;
  3724. }
  3725. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3726. pdev->rxdma_mon_desc_ring[mac_id]
  3727. .hal_srng,
  3728. RXDMA_MONITOR_DESC);
  3729. if (status != QDF_STATUS_SUCCESS) {
  3730. dp_err("Failed to send htt srng message for Rxdma mon desc ring");
  3731. return status;
  3732. }
  3733. } else {
  3734. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3735. pdev->rxdma_mon_status_ring[mac_id]
  3736. .hal_srng,
  3737. RXDMA_MONITOR_STATUS);
  3738. if (status != QDF_STATUS_SUCCESS) {
  3739. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3740. return status;
  3741. }
  3742. }
  3743. return status;
  3744. }
  3745. #else
  3746. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3747. struct dp_pdev *pdev,
  3748. int mac_id,
  3749. int mac_for_pdev)
  3750. {
  3751. return QDF_STATUS_SUCCESS;
  3752. }
  3753. #endif
  3754. /*
  3755. * dp_rxdma_ring_config() - configure the RX DMA rings
  3756. *
  3757. * This function is used to configure the MAC rings.
  3758. * On MCL host provides buffers in Host2FW ring
  3759. * FW refills (copies) buffers to the ring and updates
  3760. * ring_idx in register
  3761. *
  3762. * @soc: data path SoC handle
  3763. *
  3764. * Return: zero on success, non-zero on failure
  3765. */
  3766. #ifdef QCA_HOST2FW_RXBUF_RING
  3767. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3768. {
  3769. int i;
  3770. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3771. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3772. struct dp_pdev *pdev = soc->pdev_list[i];
  3773. if (pdev) {
  3774. int mac_id;
  3775. bool dbs_enable = 0;
  3776. int max_mac_rings =
  3777. wlan_cfg_get_num_mac_rings
  3778. (pdev->wlan_cfg_ctx);
  3779. htt_srng_setup(soc->htt_handle, 0,
  3780. pdev->rx_refill_buf_ring.hal_srng,
  3781. RXDMA_BUF);
  3782. if (pdev->rx_refill_buf_ring2.hal_srng)
  3783. htt_srng_setup(soc->htt_handle, 0,
  3784. pdev->rx_refill_buf_ring2.hal_srng,
  3785. RXDMA_BUF);
  3786. if (soc->cdp_soc.ol_ops->
  3787. is_hw_dbs_2x2_capable) {
  3788. dbs_enable = soc->cdp_soc.ol_ops->
  3789. is_hw_dbs_2x2_capable(
  3790. (void *)soc->ctrl_psoc);
  3791. }
  3792. if (dbs_enable) {
  3793. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3794. QDF_TRACE_LEVEL_ERROR,
  3795. FL("DBS enabled max_mac_rings %d"),
  3796. max_mac_rings);
  3797. } else {
  3798. max_mac_rings = 1;
  3799. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3800. QDF_TRACE_LEVEL_ERROR,
  3801. FL("DBS disabled, max_mac_rings %d"),
  3802. max_mac_rings);
  3803. }
  3804. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3805. FL("pdev_id %d max_mac_rings %d"),
  3806. pdev->pdev_id, max_mac_rings);
  3807. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3808. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3809. mac_id, pdev->pdev_id);
  3810. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3811. QDF_TRACE_LEVEL_ERROR,
  3812. FL("mac_id %d"), mac_for_pdev);
  3813. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3814. pdev->rx_mac_buf_ring[mac_id]
  3815. .hal_srng,
  3816. RXDMA_BUF);
  3817. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3818. pdev->rxdma_err_dst_ring[mac_id]
  3819. .hal_srng,
  3820. RXDMA_DST);
  3821. /* Configure monitor mode rings */
  3822. status = dp_mon_htt_srng_setup(soc, pdev,
  3823. mac_id,
  3824. mac_for_pdev);
  3825. if (status != QDF_STATUS_SUCCESS) {
  3826. dp_err("Failed to send htt monitor messages to target");
  3827. return status;
  3828. }
  3829. }
  3830. }
  3831. }
  3832. /*
  3833. * Timer to reap rxdma status rings.
  3834. * Needed until we enable ppdu end interrupts
  3835. */
  3836. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3837. dp_service_mon_rings, (void *)soc,
  3838. QDF_TIMER_TYPE_WAKE_APPS);
  3839. soc->reap_timer_init = 1;
  3840. return status;
  3841. }
  3842. #else
  3843. /* This is only for WIN */
  3844. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3845. {
  3846. int i;
  3847. int mac_id;
  3848. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3849. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3850. struct dp_pdev *pdev = soc->pdev_list[i];
  3851. if (!pdev)
  3852. continue;
  3853. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3854. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3855. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3856. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3857. #ifndef DISABLE_MON_CONFIG
  3858. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3859. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3860. RXDMA_MONITOR_BUF);
  3861. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3862. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3863. RXDMA_MONITOR_DST);
  3864. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3865. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3866. RXDMA_MONITOR_STATUS);
  3867. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3868. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3869. RXDMA_MONITOR_DESC);
  3870. #endif
  3871. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3872. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3873. RXDMA_DST);
  3874. }
  3875. }
  3876. return status;
  3877. }
  3878. #endif
  3879. #ifdef NO_RX_PKT_HDR_TLV
  3880. static QDF_STATUS
  3881. dp_rxdma_ring_sel_cfg(struct dp_soc *soc)
  3882. {
  3883. int i;
  3884. int mac_id;
  3885. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  3886. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3887. htt_tlv_filter.mpdu_start = 1;
  3888. htt_tlv_filter.msdu_start = 1;
  3889. htt_tlv_filter.mpdu_end = 1;
  3890. htt_tlv_filter.msdu_end = 1;
  3891. htt_tlv_filter.attention = 1;
  3892. htt_tlv_filter.packet = 1;
  3893. htt_tlv_filter.packet_header = 0;
  3894. htt_tlv_filter.ppdu_start = 0;
  3895. htt_tlv_filter.ppdu_end = 0;
  3896. htt_tlv_filter.ppdu_end_user_stats = 0;
  3897. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  3898. htt_tlv_filter.ppdu_end_status_done = 0;
  3899. htt_tlv_filter.enable_fp = 1;
  3900. htt_tlv_filter.enable_md = 0;
  3901. htt_tlv_filter.enable_md = 0;
  3902. htt_tlv_filter.enable_mo = 0;
  3903. htt_tlv_filter.fp_mgmt_filter = 0;
  3904. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_BA_REQ;
  3905. htt_tlv_filter.fp_data_filter = (FILTER_DATA_UCAST |
  3906. FILTER_DATA_MCAST |
  3907. FILTER_DATA_DATA);
  3908. htt_tlv_filter.mo_mgmt_filter = 0;
  3909. htt_tlv_filter.mo_ctrl_filter = 0;
  3910. htt_tlv_filter.mo_data_filter = 0;
  3911. htt_tlv_filter.md_data_filter = 0;
  3912. htt_tlv_filter.offset_valid = true;
  3913. htt_tlv_filter.rx_packet_offset = RX_PKT_TLVS_LEN;
  3914. /*Not subscribing rx_pkt_header*/
  3915. htt_tlv_filter.rx_header_offset = 0;
  3916. htt_tlv_filter.rx_mpdu_start_offset =
  3917. HAL_RX_PKT_TLV_MPDU_START_OFFSET(soc->hal_soc);
  3918. htt_tlv_filter.rx_mpdu_end_offset =
  3919. HAL_RX_PKT_TLV_MPDU_END_OFFSET(soc->hal_soc);
  3920. htt_tlv_filter.rx_msdu_start_offset =
  3921. HAL_RX_PKT_TLV_MSDU_START_OFFSET(soc->hal_soc);
  3922. htt_tlv_filter.rx_msdu_end_offset =
  3923. HAL_RX_PKT_TLV_MSDU_END_OFFSET(soc->hal_soc);
  3924. htt_tlv_filter.rx_attn_offset =
  3925. HAL_RX_PKT_TLV_ATTN_OFFSET(soc->hal_soc);
  3926. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3927. struct dp_pdev *pdev = soc->pdev_list[i];
  3928. if (!pdev)
  3929. continue;
  3930. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3931. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  3932. pdev->pdev_id);
  3933. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3934. pdev->rx_refill_buf_ring.hal_srng,
  3935. RXDMA_BUF, RX_BUFFER_SIZE,
  3936. &htt_tlv_filter);
  3937. }
  3938. }
  3939. return status;
  3940. }
  3941. #else
  3942. static QDF_STATUS
  3943. dp_rxdma_ring_sel_cfg(struct dp_soc *soc)
  3944. {
  3945. return QDF_STATUS_SUCCESS;
  3946. }
  3947. #endif
  3948. /*
  3949. * dp_rx_target_fst_config() - configure the RXOLE Flow Search Engine
  3950. *
  3951. * This function is used to configure the FSE HW block in RX OLE on a
  3952. * per pdev basis. Here, we will be programming parameters related to
  3953. * the Flow Search Table.
  3954. *
  3955. * @soc: data path SoC handle
  3956. *
  3957. * Return: zero on success, non-zero on failure
  3958. */
  3959. #ifdef WLAN_SUPPORT_RX_FLOW_TAG
  3960. static QDF_STATUS
  3961. dp_rx_target_fst_config(struct dp_soc *soc)
  3962. {
  3963. int i;
  3964. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3965. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3966. struct dp_pdev *pdev = soc->pdev_list[i];
  3967. /* Flow search is not enabled if NSS offload is enabled */
  3968. if (pdev &&
  3969. !wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx)) {
  3970. status = dp_rx_flow_send_fst_fw_setup(pdev->soc, pdev);
  3971. if (status != QDF_STATUS_SUCCESS)
  3972. break;
  3973. }
  3974. }
  3975. return status;
  3976. }
  3977. #else
  3978. /**
  3979. * dp_rx_target_fst_config() - Configure RX OLE FSE engine in HW
  3980. * @soc: SoC handle
  3981. *
  3982. * Return: Success
  3983. */
  3984. static inline QDF_STATUS
  3985. dp_rx_target_fst_config(struct dp_soc *soc)
  3986. {
  3987. return QDF_STATUS_SUCCESS;
  3988. }
  3989. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  3990. /*
  3991. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3992. * @cdp_soc: Opaque Datapath SOC handle
  3993. *
  3994. * Return: zero on success, non-zero on failure
  3995. */
  3996. static QDF_STATUS
  3997. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3998. {
  3999. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  4000. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4001. htt_soc_attach_target(soc->htt_handle);
  4002. status = dp_rxdma_ring_config(soc);
  4003. if (status != QDF_STATUS_SUCCESS) {
  4004. dp_err("Failed to send htt srng setup messages to target");
  4005. return status;
  4006. }
  4007. status = dp_rxdma_ring_sel_cfg(soc);
  4008. if (status != QDF_STATUS_SUCCESS) {
  4009. dp_err("Failed to send htt ring config message to target");
  4010. return status;
  4011. }
  4012. status = dp_rx_target_fst_config(soc);
  4013. if (status != QDF_STATUS_SUCCESS) {
  4014. dp_err("Failed to send htt fst setup config message to target");
  4015. return status;
  4016. }
  4017. DP_STATS_INIT(soc);
  4018. /* initialize work queue for stats processing */
  4019. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  4020. qdf_minidump_log(soc, sizeof(*soc), "dp_soc");
  4021. return QDF_STATUS_SUCCESS;
  4022. }
  4023. /*
  4024. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  4025. * @txrx_soc: Datapath SOC handle
  4026. */
  4027. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  4028. {
  4029. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  4030. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  4031. }
  4032. /*
  4033. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  4034. * @txrx_soc: Datapath SOC handle
  4035. * @nss_cfg: nss config
  4036. */
  4037. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  4038. {
  4039. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  4040. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  4041. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  4042. /*
  4043. * TODO: masked out based on the per offloaded radio
  4044. */
  4045. switch (config) {
  4046. case dp_nss_cfg_default:
  4047. break;
  4048. case dp_nss_cfg_first_radio:
  4049. /*
  4050. * This configuration is valid for single band radio which
  4051. * is also NSS offload.
  4052. */
  4053. case dp_nss_cfg_dbdc:
  4054. case dp_nss_cfg_dbtc:
  4055. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  4056. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  4057. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  4058. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  4059. break;
  4060. default:
  4061. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4062. "Invalid offload config %d", config);
  4063. }
  4064. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4065. FL("nss-wifi<0> nss config is enabled"));
  4066. }
  4067. /*
  4068. * dp_vdev_attach_wifi3() - attach txrx vdev
  4069. * @txrx_pdev: Datapath PDEV handle
  4070. * @vdev_mac_addr: MAC address of the virtual interface
  4071. * @vdev_id: VDEV Id
  4072. * @wlan_op_mode: VDEV operating mode
  4073. *
  4074. * Return: DP VDEV handle on success, NULL on failure
  4075. */
  4076. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  4077. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  4078. {
  4079. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  4080. struct dp_soc *soc = pdev->soc;
  4081. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  4082. if (!vdev) {
  4083. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4084. FL("DP VDEV memory allocation failed"));
  4085. goto fail0;
  4086. }
  4087. vdev->pdev = pdev;
  4088. vdev->vdev_id = vdev_id;
  4089. vdev->opmode = op_mode;
  4090. vdev->osdev = soc->osdev;
  4091. vdev->osif_rx = NULL;
  4092. vdev->osif_rsim_rx_decap = NULL;
  4093. vdev->osif_get_key = NULL;
  4094. vdev->osif_rx_mon = NULL;
  4095. vdev->osif_tx_free_ext = NULL;
  4096. vdev->osif_vdev = NULL;
  4097. vdev->delete.pending = 0;
  4098. vdev->safemode = 0;
  4099. vdev->drop_unenc = 1;
  4100. vdev->sec_type = cdp_sec_type_none;
  4101. #ifdef notyet
  4102. vdev->filters_num = 0;
  4103. #endif
  4104. qdf_mem_copy(
  4105. &vdev->mac_addr.raw[0], vdev_mac_addr, QDF_MAC_ADDR_SIZE);
  4106. /* TODO: Initialize default HTT meta data that will be used in
  4107. * TCL descriptors for packets transmitted from this VDEV
  4108. */
  4109. TAILQ_INIT(&vdev->peer_list);
  4110. dp_peer_multipass_list_init(vdev);
  4111. if ((soc->intr_mode == DP_INTR_POLL) &&
  4112. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  4113. if ((pdev->vdev_count == 0) ||
  4114. (wlan_op_mode_monitor == vdev->opmode))
  4115. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  4116. }
  4117. if (wlan_op_mode_monitor == vdev->opmode) {
  4118. pdev->monitor_vdev = vdev;
  4119. return (struct cdp_vdev *)vdev;
  4120. }
  4121. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  4122. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  4123. vdev->dscp_tid_map_id = 0;
  4124. vdev->mcast_enhancement_en = 0;
  4125. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  4126. vdev->prev_tx_enq_tstamp = 0;
  4127. vdev->prev_rx_deliver_tstamp = 0;
  4128. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4129. /* add this vdev into the pdev's list */
  4130. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  4131. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4132. pdev->vdev_count++;
  4133. if (wlan_op_mode_sta != vdev->opmode)
  4134. vdev->ap_bridge_enabled = true;
  4135. else
  4136. vdev->ap_bridge_enabled = false;
  4137. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4138. "%s: wlan_cfg_ap_bridge_enabled %d",
  4139. __func__, vdev->ap_bridge_enabled);
  4140. dp_tx_vdev_attach(vdev);
  4141. if (pdev->vdev_count == 1)
  4142. dp_lro_hash_setup(soc, pdev);
  4143. dp_info("Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  4144. DP_STATS_INIT(vdev);
  4145. if (wlan_op_mode_sta == vdev->opmode)
  4146. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  4147. vdev->mac_addr.raw,
  4148. NULL);
  4149. return (struct cdp_vdev *)vdev;
  4150. fail0:
  4151. return NULL;
  4152. }
  4153. /**
  4154. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  4155. * @vdev: Datapath VDEV handle
  4156. * @osif_vdev: OSIF vdev handle
  4157. * @ctrl_vdev: UMAC vdev handle
  4158. * @txrx_ops: Tx and Rx operations
  4159. *
  4160. * Return: DP VDEV handle on success, NULL on failure
  4161. */
  4162. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  4163. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  4164. struct ol_txrx_ops *txrx_ops)
  4165. {
  4166. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4167. vdev->osif_vdev = osif_vdev;
  4168. vdev->ctrl_vdev = ctrl_vdev;
  4169. vdev->osif_rx = txrx_ops->rx.rx;
  4170. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  4171. vdev->osif_gro_flush = txrx_ops->rx.rx_gro_flush;
  4172. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  4173. vdev->osif_get_key = txrx_ops->get_key;
  4174. vdev->osif_rx_mon = txrx_ops->rx.mon;
  4175. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  4176. vdev->tx_comp = txrx_ops->tx.tx_comp;
  4177. #ifdef notyet
  4178. #if ATH_SUPPORT_WAPI
  4179. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  4180. #endif
  4181. #endif
  4182. #ifdef UMAC_SUPPORT_PROXY_ARP
  4183. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  4184. #endif
  4185. vdev->me_convert = txrx_ops->me_convert;
  4186. /* TODO: Enable the following once Tx code is integrated */
  4187. if (vdev->mesh_vdev)
  4188. txrx_ops->tx.tx = dp_tx_send_mesh;
  4189. else
  4190. txrx_ops->tx.tx = dp_tx_send;
  4191. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  4192. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  4193. "DP Vdev Register success");
  4194. }
  4195. /**
  4196. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  4197. * @vdev: Datapath VDEV handle
  4198. * @unmap_only: Flag to indicate "only unmap"
  4199. *
  4200. * Return: void
  4201. */
  4202. static void dp_vdev_flush_peers(struct cdp_vdev *vdev_handle, bool unmap_only)
  4203. {
  4204. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4205. struct dp_pdev *pdev = vdev->pdev;
  4206. struct dp_soc *soc = pdev->soc;
  4207. struct dp_peer *peer;
  4208. uint16_t *peer_ids;
  4209. struct dp_ast_entry *ase, *tmp_ase;
  4210. uint8_t i = 0, j = 0;
  4211. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  4212. if (!peer_ids) {
  4213. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4214. "DP alloc failure - unable to flush peers");
  4215. return;
  4216. }
  4217. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4218. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4219. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  4220. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  4221. if (j < soc->max_peers)
  4222. peer_ids[j++] = peer->peer_ids[i];
  4223. }
  4224. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4225. for (i = 0; i < j ; i++) {
  4226. if (unmap_only) {
  4227. peer = __dp_peer_find_by_id(soc, peer_ids[i]);
  4228. if (peer) {
  4229. if (soc->is_peer_map_unmap_v2) {
  4230. /* free AST entries of peer before
  4231. * release peer reference
  4232. */
  4233. DP_PEER_ITERATE_ASE_LIST(peer, ase,
  4234. tmp_ase) {
  4235. dp_rx_peer_unmap_handler
  4236. (soc, peer_ids[i],
  4237. vdev->vdev_id,
  4238. ase->mac_addr.raw,
  4239. 1);
  4240. }
  4241. }
  4242. dp_rx_peer_unmap_handler(soc, peer_ids[i],
  4243. vdev->vdev_id,
  4244. peer->mac_addr.raw,
  4245. 0);
  4246. }
  4247. } else {
  4248. peer = dp_peer_find_by_id(soc, peer_ids[i]);
  4249. if (peer) {
  4250. dp_info("peer: %pM is getting flush",
  4251. peer->mac_addr.raw);
  4252. if (soc->is_peer_map_unmap_v2) {
  4253. /* free AST entries of peer before
  4254. * release peer reference
  4255. */
  4256. DP_PEER_ITERATE_ASE_LIST(peer, ase,
  4257. tmp_ase) {
  4258. dp_rx_peer_unmap_handler
  4259. (soc, peer_ids[i],
  4260. vdev->vdev_id,
  4261. ase->mac_addr.raw,
  4262. 1);
  4263. }
  4264. }
  4265. dp_peer_delete_wifi3(peer, 0);
  4266. /*
  4267. * we need to call dp_peer_unref_del_find_by_id
  4268. * to remove additional ref count incremented
  4269. * by dp_peer_find_by_id() call.
  4270. *
  4271. * Hold the ref count while executing
  4272. * dp_peer_delete_wifi3() call.
  4273. *
  4274. */
  4275. dp_peer_unref_del_find_by_id(peer);
  4276. dp_rx_peer_unmap_handler(soc, peer_ids[i],
  4277. vdev->vdev_id,
  4278. peer->mac_addr.raw, 0);
  4279. }
  4280. }
  4281. }
  4282. qdf_mem_free(peer_ids);
  4283. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4284. FL("Flushed peers for vdev object %pK "), vdev);
  4285. }
  4286. /*
  4287. * dp_vdev_detach_wifi3() - Detach txrx vdev
  4288. * @txrx_vdev: Datapath VDEV handle
  4289. * @callback: Callback OL_IF on completion of detach
  4290. * @cb_context: Callback context
  4291. *
  4292. */
  4293. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  4294. ol_txrx_vdev_delete_cb callback, void *cb_context)
  4295. {
  4296. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4297. struct dp_pdev *pdev;
  4298. struct dp_soc *soc;
  4299. struct dp_neighbour_peer *peer = NULL;
  4300. struct dp_neighbour_peer *temp_peer = NULL;
  4301. /* preconditions */
  4302. qdf_assert_always(vdev);
  4303. pdev = vdev->pdev;
  4304. soc = pdev->soc;
  4305. if (wlan_op_mode_monitor == vdev->opmode)
  4306. goto free_vdev;
  4307. if (wlan_op_mode_sta == vdev->opmode)
  4308. dp_peer_delete_wifi3(vdev->vap_self_peer, 0);
  4309. /*
  4310. * If Target is hung, flush all peers before detaching vdev
  4311. * this will free all references held due to missing
  4312. * unmap commands from Target
  4313. */
  4314. if (!hif_is_target_ready(HIF_GET_SOFTC(soc->hif_handle)))
  4315. dp_vdev_flush_peers((struct cdp_vdev *)vdev, false);
  4316. /*
  4317. * Use peer_ref_mutex while accessing peer_list, in case
  4318. * a peer is in the process of being removed from the list.
  4319. */
  4320. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4321. /* check that the vdev has no peers allocated */
  4322. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  4323. /* debug print - will be removed later */
  4324. dp_warn("not deleting vdev object %pK (%pM) until deletion finishes for all its peers",
  4325. vdev, vdev->mac_addr.raw);
  4326. /* indicate that the vdev needs to be deleted */
  4327. vdev->delete.pending = 1;
  4328. vdev->delete.callback = callback;
  4329. vdev->delete.context = cb_context;
  4330. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4331. return;
  4332. }
  4333. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4334. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4335. if (!soc->hw_nac_monitor_support) {
  4336. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  4337. neighbour_peer_list_elem) {
  4338. QDF_ASSERT(peer->vdev != vdev);
  4339. }
  4340. } else {
  4341. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  4342. neighbour_peer_list_elem, temp_peer) {
  4343. if (peer->vdev == vdev) {
  4344. TAILQ_REMOVE(&pdev->neighbour_peers_list, peer,
  4345. neighbour_peer_list_elem);
  4346. qdf_mem_free(peer);
  4347. }
  4348. }
  4349. }
  4350. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4351. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4352. dp_tx_vdev_detach(vdev);
  4353. /* remove the vdev from its parent pdev's list */
  4354. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4355. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4356. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  4357. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4358. free_vdev:
  4359. if (wlan_op_mode_monitor == vdev->opmode)
  4360. pdev->monitor_vdev = NULL;
  4361. qdf_mem_free(vdev);
  4362. if (callback)
  4363. callback(cb_context);
  4364. }
  4365. #ifdef FEATURE_AST
  4366. /*
  4367. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  4368. * @soc - datapath soc handle
  4369. * @peer - datapath peer handle
  4370. *
  4371. * Delete the AST entries belonging to a peer
  4372. */
  4373. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  4374. struct dp_peer *peer)
  4375. {
  4376. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  4377. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  4378. dp_peer_del_ast(soc, ast_entry);
  4379. peer->self_ast_entry = NULL;
  4380. }
  4381. #else
  4382. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  4383. struct dp_peer *peer)
  4384. {
  4385. }
  4386. #endif
  4387. #if ATH_SUPPORT_WRAP
  4388. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  4389. uint8_t *peer_mac_addr)
  4390. {
  4391. struct dp_peer *peer;
  4392. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  4393. 0, vdev->vdev_id);
  4394. if (!peer)
  4395. return NULL;
  4396. if (peer->bss_peer)
  4397. return peer;
  4398. dp_peer_unref_delete(peer);
  4399. return NULL;
  4400. }
  4401. #else
  4402. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  4403. uint8_t *peer_mac_addr)
  4404. {
  4405. struct dp_peer *peer;
  4406. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  4407. 0, vdev->vdev_id);
  4408. if (!peer)
  4409. return NULL;
  4410. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  4411. return peer;
  4412. dp_peer_unref_delete(peer);
  4413. return NULL;
  4414. }
  4415. #endif
  4416. #ifdef FEATURE_AST
  4417. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  4418. struct dp_pdev *pdev,
  4419. uint8_t *peer_mac_addr)
  4420. {
  4421. struct dp_ast_entry *ast_entry;
  4422. qdf_spin_lock_bh(&soc->ast_lock);
  4423. if (soc->ast_override_support)
  4424. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, peer_mac_addr,
  4425. pdev->pdev_id);
  4426. else
  4427. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  4428. if (ast_entry && ast_entry->next_hop && !ast_entry->delete_in_progress)
  4429. dp_peer_del_ast(soc, ast_entry);
  4430. qdf_spin_unlock_bh(&soc->ast_lock);
  4431. }
  4432. #endif
  4433. #ifdef PEER_CACHE_RX_PKTS
  4434. static inline void dp_peer_rx_bufq_resources_init(struct dp_peer *peer)
  4435. {
  4436. qdf_spinlock_create(&peer->bufq_info.bufq_lock);
  4437. peer->bufq_info.thresh = DP_RX_CACHED_BUFQ_THRESH;
  4438. qdf_list_create(&peer->bufq_info.cached_bufq, DP_RX_CACHED_BUFQ_THRESH);
  4439. }
  4440. #else
  4441. static inline void dp_peer_rx_bufq_resources_init(struct dp_peer *peer)
  4442. {
  4443. }
  4444. #endif
  4445. /*
  4446. * dp_peer_create_wifi3() - attach txrx peer
  4447. * @txrx_vdev: Datapath VDEV handle
  4448. * @peer_mac_addr: Peer MAC address
  4449. *
  4450. * Return: DP peeer handle on success, NULL on failure
  4451. */
  4452. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  4453. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  4454. {
  4455. struct dp_peer *peer;
  4456. int i;
  4457. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4458. struct dp_pdev *pdev;
  4459. struct dp_soc *soc;
  4460. struct cdp_peer_cookie peer_cookie;
  4461. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  4462. /* preconditions */
  4463. qdf_assert(vdev);
  4464. qdf_assert(peer_mac_addr);
  4465. pdev = vdev->pdev;
  4466. soc = pdev->soc;
  4467. /*
  4468. * If a peer entry with given MAC address already exists,
  4469. * reuse the peer and reset the state of peer.
  4470. */
  4471. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  4472. if (peer) {
  4473. qdf_atomic_init(&peer->is_default_route_set);
  4474. dp_peer_cleanup(vdev, peer, true);
  4475. qdf_spin_lock_bh(&soc->ast_lock);
  4476. dp_peer_delete_ast_entries(soc, peer);
  4477. peer->delete_in_progress = false;
  4478. qdf_spin_unlock_bh(&soc->ast_lock);
  4479. if ((vdev->opmode == wlan_op_mode_sta) &&
  4480. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4481. QDF_MAC_ADDR_SIZE)) {
  4482. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4483. }
  4484. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4485. /*
  4486. * Control path maintains a node count which is incremented
  4487. * for every new peer create command. Since new peer is not being
  4488. * created and earlier reference is reused here,
  4489. * peer_unref_delete event is sent to control path to
  4490. * increment the count back.
  4491. */
  4492. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  4493. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4494. peer->mac_addr.raw, vdev->mac_addr.raw,
  4495. vdev->opmode, peer->ctrl_peer, ctrl_peer);
  4496. }
  4497. peer->ctrl_peer = ctrl_peer;
  4498. dp_local_peer_id_alloc(pdev, peer);
  4499. qdf_spinlock_create(&peer->peer_info_lock);
  4500. dp_peer_rx_bufq_resources_init(peer);
  4501. DP_STATS_INIT(peer);
  4502. DP_STATS_UPD(peer, rx.avg_rssi, INVALID_RSSI);
  4503. return (void *)peer;
  4504. } else {
  4505. /*
  4506. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  4507. * need to remove the AST entry which was earlier added as a WDS
  4508. * entry.
  4509. * If an AST entry exists, but no peer entry exists with a given
  4510. * MAC addresses, we could deduce it as a WDS entry
  4511. */
  4512. dp_peer_ast_handle_roam_del(soc, pdev, peer_mac_addr);
  4513. }
  4514. #ifdef notyet
  4515. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  4516. soc->mempool_ol_ath_peer);
  4517. #else
  4518. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  4519. #endif
  4520. if (!peer)
  4521. return NULL; /* failure */
  4522. qdf_mem_zero(peer, sizeof(struct dp_peer));
  4523. TAILQ_INIT(&peer->ast_entry_list);
  4524. /* store provided params */
  4525. peer->vdev = vdev;
  4526. peer->ctrl_peer = ctrl_peer;
  4527. if ((vdev->opmode == wlan_op_mode_sta) &&
  4528. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4529. QDF_MAC_ADDR_SIZE)) {
  4530. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4531. }
  4532. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4533. qdf_spinlock_create(&peer->peer_info_lock);
  4534. dp_peer_rx_bufq_resources_init(peer);
  4535. qdf_mem_copy(
  4536. &peer->mac_addr.raw[0], peer_mac_addr, QDF_MAC_ADDR_SIZE);
  4537. /* TODO: See of rx_opt_proc is really required */
  4538. peer->rx_opt_proc = soc->rx_opt_proc;
  4539. /* initialize the peer_id */
  4540. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  4541. peer->peer_ids[i] = HTT_INVALID_PEER;
  4542. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4543. qdf_atomic_init(&peer->ref_cnt);
  4544. /* keep one reference for attach */
  4545. qdf_atomic_inc(&peer->ref_cnt);
  4546. /* add this peer into the vdev's list */
  4547. if (wlan_op_mode_sta == vdev->opmode)
  4548. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  4549. else
  4550. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  4551. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4552. /* TODO: See if hash based search is required */
  4553. dp_peer_find_hash_add(soc, peer);
  4554. /* Initialize the peer state */
  4555. peer->state = OL_TXRX_PEER_STATE_DISC;
  4556. dp_info("vdev %pK created peer %pK (%pM) ref_cnt: %d",
  4557. vdev, peer, peer->mac_addr.raw,
  4558. qdf_atomic_read(&peer->ref_cnt));
  4559. /*
  4560. * For every peer MAp message search and set if bss_peer
  4561. */
  4562. if (qdf_mem_cmp(peer->mac_addr.raw, vdev->mac_addr.raw,
  4563. QDF_MAC_ADDR_SIZE) == 0 &&
  4564. (wlan_op_mode_sta != vdev->opmode)) {
  4565. dp_info("vdev bss_peer!!");
  4566. peer->bss_peer = 1;
  4567. vdev->vap_bss_peer = peer;
  4568. }
  4569. if (wlan_op_mode_sta == vdev->opmode &&
  4570. qdf_mem_cmp(peer->mac_addr.raw, vdev->mac_addr.raw,
  4571. QDF_MAC_ADDR_SIZE) == 0) {
  4572. vdev->vap_self_peer = peer;
  4573. }
  4574. for (i = 0; i < DP_MAX_TIDS; i++)
  4575. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  4576. peer->valid = 1;
  4577. dp_local_peer_id_alloc(pdev, peer);
  4578. DP_STATS_INIT(peer);
  4579. DP_STATS_UPD(peer, rx.avg_rssi, INVALID_RSSI);
  4580. qdf_mem_copy(peer_cookie.mac_addr, peer->mac_addr.raw,
  4581. QDF_MAC_ADDR_SIZE);
  4582. peer_cookie.ctx = NULL;
  4583. peer_cookie.cookie = pdev->next_peer_cookie++;
  4584. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  4585. dp_wdi_event_handler(WDI_EVENT_PEER_CREATE, pdev->soc,
  4586. (void *)&peer_cookie,
  4587. peer->peer_ids[0], WDI_NO_VAL, pdev->pdev_id);
  4588. #endif
  4589. if (soc->wlanstats_enabled) {
  4590. if (!peer_cookie.ctx) {
  4591. pdev->next_peer_cookie--;
  4592. qdf_err("Failed to initialize peer rate stats");
  4593. } else {
  4594. peer->wlanstats_ctx = (struct cdp_peer_rate_stats_ctx *)
  4595. peer_cookie.ctx;
  4596. }
  4597. }
  4598. return (void *)peer;
  4599. }
  4600. /*
  4601. * dp_vdev_get_default_reo_hash() - get reo dest ring and hash values for a vdev
  4602. * @vdev: Datapath VDEV handle
  4603. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4604. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4605. *
  4606. * Return: None
  4607. */
  4608. static
  4609. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  4610. enum cdp_host_reo_dest_ring *reo_dest,
  4611. bool *hash_based)
  4612. {
  4613. struct dp_soc *soc;
  4614. struct dp_pdev *pdev;
  4615. pdev = vdev->pdev;
  4616. soc = pdev->soc;
  4617. /*
  4618. * hash based steering is disabled for Radios which are offloaded
  4619. * to NSS
  4620. */
  4621. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  4622. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  4623. /*
  4624. * Below line of code will ensure the proper reo_dest ring is chosen
  4625. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  4626. */
  4627. *reo_dest = pdev->reo_dest;
  4628. }
  4629. #ifdef IPA_OFFLOAD
  4630. /*
  4631. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4632. * @vdev: Datapath VDEV handle
  4633. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4634. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4635. *
  4636. * If IPA is enabled in ini, for SAP mode, disable hash based
  4637. * steering, use default reo_dst ring for RX. Use config values for other modes.
  4638. * Return: None
  4639. */
  4640. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4641. enum cdp_host_reo_dest_ring *reo_dest,
  4642. bool *hash_based)
  4643. {
  4644. struct dp_soc *soc;
  4645. struct dp_pdev *pdev;
  4646. pdev = vdev->pdev;
  4647. soc = pdev->soc;
  4648. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4649. /*
  4650. * If IPA is enabled, disable hash-based flow steering and set
  4651. * reo_dest_ring_4 as the REO ring to receive packets on.
  4652. * IPA is configured to reap reo_dest_ring_4.
  4653. *
  4654. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  4655. * value enum value is from 1 - 4.
  4656. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  4657. */
  4658. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4659. if (vdev->opmode == wlan_op_mode_ap) {
  4660. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  4661. *hash_based = 0;
  4662. } else if (vdev->opmode == wlan_op_mode_sta &&
  4663. dp_ipa_is_mdm_platform()) {
  4664. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  4665. }
  4666. }
  4667. }
  4668. #else
  4669. /*
  4670. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4671. * @vdev: Datapath VDEV handle
  4672. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4673. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4674. *
  4675. * Use system config values for hash based steering.
  4676. * Return: None
  4677. */
  4678. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4679. enum cdp_host_reo_dest_ring *reo_dest,
  4680. bool *hash_based)
  4681. {
  4682. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4683. }
  4684. #endif /* IPA_OFFLOAD */
  4685. /*
  4686. * dp_peer_setup_wifi3() - initialize the peer
  4687. * @vdev_hdl: virtual device object
  4688. * @peer: Peer object
  4689. *
  4690. * Return: void
  4691. */
  4692. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  4693. {
  4694. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  4695. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4696. struct dp_pdev *pdev;
  4697. struct dp_soc *soc;
  4698. bool hash_based = 0;
  4699. enum cdp_host_reo_dest_ring reo_dest;
  4700. /* preconditions */
  4701. qdf_assert(vdev);
  4702. qdf_assert(peer);
  4703. pdev = vdev->pdev;
  4704. soc = pdev->soc;
  4705. dp_peer_setup_get_reo_hash(vdev, &reo_dest, &hash_based);
  4706. dp_info("pdev: %d vdev :%d opmode:%u hash-based-steering:%d default-reo_dest:%u",
  4707. pdev->pdev_id, vdev->vdev_id,
  4708. vdev->opmode, hash_based, reo_dest);
  4709. /*
  4710. * There are corner cases where the AD1 = AD2 = "VAPs address"
  4711. * i.e both the devices have same MAC address. In these
  4712. * cases we want such pkts to be processed in NULL Q handler
  4713. * which is REO2TCL ring. for this reason we should
  4714. * not setup reo_queues and default route for bss_peer.
  4715. */
  4716. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap)
  4717. return;
  4718. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  4719. /* TODO: Check the destination ring number to be passed to FW */
  4720. soc->cdp_soc.ol_ops->peer_set_default_routing(
  4721. pdev->ctrl_pdev, peer->mac_addr.raw,
  4722. peer->vdev->vdev_id, hash_based, reo_dest);
  4723. }
  4724. qdf_atomic_set(&peer->is_default_route_set, 1);
  4725. dp_peer_rx_init(pdev, peer);
  4726. dp_peer_tx_init(pdev, peer);
  4727. dp_peer_ppdu_delayed_ba_init(peer);
  4728. return;
  4729. }
  4730. /*
  4731. * dp_cp_peer_del_resp_handler - Handle the peer delete response
  4732. * @soc_hdl: Datapath SOC handle
  4733. * @vdev_hdl: virtual device object
  4734. * @mac_addr: Mac address of the peer
  4735. *
  4736. * Return: void
  4737. */
  4738. static void dp_cp_peer_del_resp_handler(struct cdp_soc_t *soc_hdl,
  4739. struct cdp_vdev *vdev_hdl,
  4740. uint8_t *mac_addr)
  4741. {
  4742. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  4743. struct dp_ast_entry *ast_entry = NULL;
  4744. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4745. txrx_ast_free_cb cb = NULL;
  4746. void *cookie;
  4747. qdf_spin_lock_bh(&soc->ast_lock);
  4748. if (soc->ast_override_support)
  4749. ast_entry =
  4750. dp_peer_ast_hash_find_by_pdevid(soc, mac_addr,
  4751. vdev->pdev->pdev_id);
  4752. else
  4753. ast_entry = dp_peer_ast_hash_find_soc(soc, mac_addr);
  4754. /* in case of qwrap we have multiple BSS peers
  4755. * with same mac address
  4756. *
  4757. * AST entry for this mac address will be created
  4758. * only for one peer hence it will be NULL here
  4759. */
  4760. if (!ast_entry || ast_entry->peer || !ast_entry->delete_in_progress) {
  4761. qdf_spin_unlock_bh(&soc->ast_lock);
  4762. return;
  4763. }
  4764. if (ast_entry->is_mapped)
  4765. soc->ast_table[ast_entry->ast_idx] = NULL;
  4766. DP_STATS_INC(soc, ast.deleted, 1);
  4767. dp_peer_ast_hash_remove(soc, ast_entry);
  4768. cb = ast_entry->callback;
  4769. cookie = ast_entry->cookie;
  4770. ast_entry->callback = NULL;
  4771. ast_entry->cookie = NULL;
  4772. soc->num_ast_entries--;
  4773. qdf_spin_unlock_bh(&soc->ast_lock);
  4774. if (cb) {
  4775. cb(soc->ctrl_psoc,
  4776. dp_soc_to_cdp_soc(soc),
  4777. cookie,
  4778. CDP_TXRX_AST_DELETED);
  4779. }
  4780. qdf_mem_free(ast_entry);
  4781. }
  4782. /*
  4783. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  4784. * @vdev_handle: virtual device object
  4785. * @htt_pkt_type: type of pkt
  4786. *
  4787. * Return: void
  4788. */
  4789. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  4790. enum htt_cmn_pkt_type val)
  4791. {
  4792. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4793. vdev->tx_encap_type = val;
  4794. }
  4795. /*
  4796. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  4797. * @vdev_handle: virtual device object
  4798. * @htt_pkt_type: type of pkt
  4799. *
  4800. * Return: void
  4801. */
  4802. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  4803. enum htt_cmn_pkt_type val)
  4804. {
  4805. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4806. vdev->rx_decap_type = val;
  4807. }
  4808. /*
  4809. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  4810. * @txrx_soc: cdp soc handle
  4811. * @ac: Access category
  4812. * @value: timeout value in millisec
  4813. *
  4814. * Return: void
  4815. */
  4816. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4817. uint8_t ac, uint32_t value)
  4818. {
  4819. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4820. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  4821. }
  4822. /*
  4823. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  4824. * @txrx_soc: cdp soc handle
  4825. * @ac: access category
  4826. * @value: timeout value in millisec
  4827. *
  4828. * Return: void
  4829. */
  4830. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4831. uint8_t ac, uint32_t *value)
  4832. {
  4833. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4834. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  4835. }
  4836. /*
  4837. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  4838. * @pdev_handle: physical device object
  4839. * @val: reo destination ring index (1 - 4)
  4840. *
  4841. * Return: void
  4842. */
  4843. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  4844. enum cdp_host_reo_dest_ring val)
  4845. {
  4846. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4847. if (pdev)
  4848. pdev->reo_dest = val;
  4849. }
  4850. /*
  4851. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  4852. * @pdev_handle: physical device object
  4853. *
  4854. * Return: reo destination ring index
  4855. */
  4856. static enum cdp_host_reo_dest_ring
  4857. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  4858. {
  4859. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4860. if (pdev)
  4861. return pdev->reo_dest;
  4862. else
  4863. return cdp_host_reo_dest_ring_unknown;
  4864. }
  4865. /*
  4866. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  4867. * @pdev_handle: device object
  4868. * @val: value to be set
  4869. *
  4870. * Return: void
  4871. */
  4872. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  4873. uint32_t val)
  4874. {
  4875. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4876. /* Enable/Disable smart mesh filtering. This flag will be checked
  4877. * during rx processing to check if packets are from NAC clients.
  4878. */
  4879. pdev->filter_neighbour_peers = val;
  4880. return 0;
  4881. }
  4882. /*
  4883. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  4884. * address for smart mesh filtering
  4885. * @vdev_handle: virtual device object
  4886. * @cmd: Add/Del command
  4887. * @macaddr: nac client mac address
  4888. *
  4889. * Return: void
  4890. */
  4891. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  4892. uint32_t cmd, uint8_t *macaddr)
  4893. {
  4894. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4895. struct dp_pdev *pdev = vdev->pdev;
  4896. struct dp_neighbour_peer *peer = NULL;
  4897. if (!macaddr)
  4898. goto fail0;
  4899. /* Store address of NAC (neighbour peer) which will be checked
  4900. * against TA of received packets.
  4901. */
  4902. if (cmd == DP_NAC_PARAM_ADD) {
  4903. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  4904. sizeof(*peer));
  4905. if (!peer) {
  4906. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4907. FL("DP neighbour peer node memory allocation failed"));
  4908. goto fail0;
  4909. }
  4910. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  4911. macaddr, QDF_MAC_ADDR_SIZE);
  4912. peer->vdev = vdev;
  4913. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4914. /* add this neighbour peer into the list */
  4915. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  4916. neighbour_peer_list_elem);
  4917. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4918. /* first neighbour */
  4919. if (!pdev->neighbour_peers_added) {
  4920. pdev->neighbour_peers_added = true;
  4921. dp_ppdu_ring_cfg(pdev);
  4922. }
  4923. return 1;
  4924. } else if (cmd == DP_NAC_PARAM_DEL) {
  4925. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4926. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  4927. neighbour_peer_list_elem) {
  4928. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  4929. macaddr, QDF_MAC_ADDR_SIZE)) {
  4930. /* delete this peer from the list */
  4931. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  4932. peer, neighbour_peer_list_elem);
  4933. qdf_mem_free(peer);
  4934. break;
  4935. }
  4936. }
  4937. /* last neighbour deleted */
  4938. if (TAILQ_EMPTY(&pdev->neighbour_peers_list)) {
  4939. pdev->neighbour_peers_added = false;
  4940. dp_ppdu_ring_cfg(pdev);
  4941. }
  4942. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4943. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  4944. !pdev->enhanced_stats_en)
  4945. dp_ppdu_ring_reset(pdev);
  4946. return 1;
  4947. }
  4948. fail0:
  4949. return 0;
  4950. }
  4951. /*
  4952. * dp_get_sec_type() - Get the security type
  4953. * @peer: Datapath peer handle
  4954. * @sec_idx: Security id (mcast, ucast)
  4955. *
  4956. * return sec_type: Security type
  4957. */
  4958. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  4959. {
  4960. struct dp_peer *dpeer = (struct dp_peer *)peer;
  4961. return dpeer->security[sec_idx].sec_type;
  4962. }
  4963. /*
  4964. * dp_peer_authorize() - authorize txrx peer
  4965. * @peer_handle: Datapath peer handle
  4966. * @authorize
  4967. *
  4968. */
  4969. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  4970. {
  4971. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4972. struct dp_soc *soc;
  4973. if (peer) {
  4974. soc = peer->vdev->pdev->soc;
  4975. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4976. peer->authorize = authorize ? 1 : 0;
  4977. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4978. }
  4979. }
  4980. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  4981. struct dp_pdev *pdev,
  4982. struct dp_peer *peer,
  4983. struct dp_vdev *vdev)
  4984. {
  4985. struct dp_peer *bss_peer = NULL;
  4986. uint8_t *m_addr = NULL;
  4987. if (!vdev) {
  4988. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4989. "vdev is NULL");
  4990. } else {
  4991. if (vdev->vap_bss_peer == peer)
  4992. vdev->vap_bss_peer = NULL;
  4993. m_addr = peer->mac_addr.raw;
  4994. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  4995. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4996. m_addr, vdev->mac_addr.raw, vdev->opmode,
  4997. peer->ctrl_peer, NULL);
  4998. if (vdev && vdev->vap_bss_peer) {
  4999. bss_peer = vdev->vap_bss_peer;
  5000. DP_UPDATE_STATS(vdev, peer);
  5001. }
  5002. }
  5003. /*
  5004. * Peer AST list hast to be empty here
  5005. */
  5006. DP_AST_ASSERT(TAILQ_EMPTY(&peer->ast_entry_list));
  5007. qdf_mem_free(peer);
  5008. }
  5009. /**
  5010. * dp_delete_pending_vdev() - check and process vdev delete
  5011. * @pdev: DP specific pdev pointer
  5012. * @vdev: DP specific vdev pointer
  5013. * @vdev_id: vdev id corresponding to vdev
  5014. *
  5015. * This API does following:
  5016. * 1) It releases tx flow pools buffers as vdev is
  5017. * going down and no peers are associated.
  5018. * 2) It also detaches vdev before cleaning vdev (struct dp_vdev) memory
  5019. */
  5020. static void dp_delete_pending_vdev(struct dp_pdev *pdev, struct dp_vdev *vdev,
  5021. uint8_t vdev_id)
  5022. {
  5023. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  5024. void *vdev_delete_context = NULL;
  5025. vdev_delete_cb = vdev->delete.callback;
  5026. vdev_delete_context = vdev->delete.context;
  5027. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  5028. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  5029. vdev, vdev->mac_addr.raw);
  5030. /* all peers are gone, go ahead and delete it */
  5031. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  5032. FLOW_TYPE_VDEV, vdev_id);
  5033. dp_tx_vdev_detach(vdev);
  5034. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  5035. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  5036. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  5037. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  5038. FL("deleting vdev object %pK (%pM)"),
  5039. vdev, vdev->mac_addr.raw);
  5040. qdf_mem_free(vdev);
  5041. vdev = NULL;
  5042. if (vdev_delete_cb)
  5043. vdev_delete_cb(vdev_delete_context);
  5044. }
  5045. /*
  5046. * dp_peer_unref_delete() - unref and delete peer
  5047. * @peer_handle: Datapath peer handle
  5048. *
  5049. */
  5050. void dp_peer_unref_delete(struct dp_peer *peer)
  5051. {
  5052. struct dp_vdev *vdev = peer->vdev;
  5053. struct dp_pdev *pdev = vdev->pdev;
  5054. struct dp_soc *soc = pdev->soc;
  5055. struct dp_peer *tmppeer;
  5056. int found = 0;
  5057. uint16_t peer_id;
  5058. uint16_t vdev_id;
  5059. bool delete_vdev;
  5060. struct cdp_peer_cookie peer_cookie;
  5061. /*
  5062. * Hold the lock all the way from checking if the peer ref count
  5063. * is zero until the peer references are removed from the hash
  5064. * table and vdev list (if the peer ref count is zero).
  5065. * This protects against a new HL tx operation starting to use the
  5066. * peer object just after this function concludes it's done being used.
  5067. * Furthermore, the lock needs to be held while checking whether the
  5068. * vdev's list of peers is empty, to make sure that list is not modified
  5069. * concurrently with the empty check.
  5070. */
  5071. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5072. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  5073. peer_id = peer->peer_ids[0];
  5074. vdev_id = vdev->vdev_id;
  5075. /*
  5076. * Make sure that the reference to the peer in
  5077. * peer object map is removed
  5078. */
  5079. if (peer_id != HTT_INVALID_PEER)
  5080. soc->peer_id_to_obj_map[peer_id] = NULL;
  5081. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  5082. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  5083. /* remove the reference to the peer from the hash table */
  5084. dp_peer_find_hash_remove(soc, peer);
  5085. qdf_spin_lock_bh(&soc->ast_lock);
  5086. if (peer->self_ast_entry) {
  5087. dp_peer_del_ast(soc, peer->self_ast_entry);
  5088. peer->self_ast_entry = NULL;
  5089. }
  5090. qdf_spin_unlock_bh(&soc->ast_lock);
  5091. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  5092. if (tmppeer == peer) {
  5093. found = 1;
  5094. break;
  5095. }
  5096. }
  5097. if (found) {
  5098. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  5099. peer_list_elem);
  5100. } else {
  5101. /*Ignoring the remove operation as peer not found*/
  5102. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  5103. "peer:%pK not found in vdev:%pK peerlist:%pK",
  5104. peer, vdev, &peer->vdev->peer_list);
  5105. }
  5106. /* send peer destroy event to upper layer */
  5107. qdf_mem_copy(peer_cookie.mac_addr, peer->mac_addr.raw,
  5108. QDF_MAC_ADDR_SIZE);
  5109. peer_cookie.ctx = NULL;
  5110. peer_cookie.ctx = (struct cdp_stats_cookie *)
  5111. peer->wlanstats_ctx;
  5112. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5113. dp_wdi_event_handler(WDI_EVENT_PEER_DESTROY,
  5114. pdev->soc,
  5115. (void *)&peer_cookie,
  5116. peer->peer_ids[0],
  5117. WDI_NO_VAL,
  5118. pdev->pdev_id);
  5119. #endif
  5120. peer->wlanstats_ctx = NULL;
  5121. /* cleanup the peer data */
  5122. dp_peer_cleanup(vdev, peer, false);
  5123. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5124. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev);
  5125. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5126. /* check whether the parent vdev has no peers left */
  5127. if (TAILQ_EMPTY(&vdev->peer_list)) {
  5128. /*
  5129. * capture vdev delete pending flag's status
  5130. * while holding peer_ref_mutex lock
  5131. */
  5132. delete_vdev = vdev->delete.pending;
  5133. /*
  5134. * Now that there are no references to the peer, we can
  5135. * release the peer reference lock.
  5136. */
  5137. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5138. /*
  5139. * Check if the parent vdev was waiting for its peers
  5140. * to be deleted, in order for it to be deleted too.
  5141. */
  5142. if (delete_vdev)
  5143. dp_delete_pending_vdev(pdev, vdev, vdev_id);
  5144. } else {
  5145. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5146. }
  5147. } else {
  5148. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5149. }
  5150. }
  5151. #ifdef PEER_CACHE_RX_PKTS
  5152. static inline void dp_peer_rx_bufq_resources_deinit(struct dp_peer *peer)
  5153. {
  5154. dp_rx_flush_rx_cached(peer, true);
  5155. qdf_list_destroy(&peer->bufq_info.cached_bufq);
  5156. qdf_spinlock_destroy(&peer->bufq_info.bufq_lock);
  5157. }
  5158. #else
  5159. static inline void dp_peer_rx_bufq_resources_deinit(struct dp_peer *peer)
  5160. {
  5161. }
  5162. #endif
  5163. /*
  5164. * dp_peer_detach_wifi3() – Detach txrx peer
  5165. * @peer_handle: Datapath peer handle
  5166. * @bitmap: bitmap indicating special handling of request.
  5167. *
  5168. */
  5169. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  5170. {
  5171. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5172. /* redirect the peer's rx delivery function to point to a
  5173. * discard func
  5174. */
  5175. peer->rx_opt_proc = dp_rx_discard;
  5176. /* Do not make ctrl_peer to NULL for connected sta peers.
  5177. * We need ctrl_peer to release the reference during dp
  5178. * peer free. This reference was held for
  5179. * obj_mgr peer during the creation of dp peer.
  5180. */
  5181. if (!(peer->vdev && (peer->vdev->opmode != wlan_op_mode_sta) &&
  5182. !peer->bss_peer))
  5183. peer->ctrl_peer = NULL;
  5184. peer->valid = 0;
  5185. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  5186. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  5187. dp_local_peer_id_free(peer->vdev->pdev, peer);
  5188. dp_peer_rx_bufq_resources_deinit(peer);
  5189. qdf_spinlock_destroy(&peer->peer_info_lock);
  5190. dp_peer_multipass_list_remove(peer);
  5191. /*
  5192. * Remove the reference added during peer_attach.
  5193. * The peer will still be left allocated until the
  5194. * PEER_UNMAP message arrives to remove the other
  5195. * reference, added by the PEER_MAP message.
  5196. */
  5197. dp_peer_unref_delete(peer_handle);
  5198. }
  5199. /*
  5200. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  5201. * @peer_handle: Datapath peer handle
  5202. *
  5203. */
  5204. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  5205. {
  5206. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  5207. return vdev->mac_addr.raw;
  5208. }
  5209. /*
  5210. * dp_vdev_set_wds() - Enable per packet stats
  5211. * @vdev_handle: DP VDEV handle
  5212. * @val: value
  5213. *
  5214. * Return: none
  5215. */
  5216. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  5217. {
  5218. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5219. vdev->wds_enabled = val;
  5220. return 0;
  5221. }
  5222. /*
  5223. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  5224. * @peer_handle: Datapath peer handle
  5225. *
  5226. */
  5227. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  5228. uint8_t vdev_id)
  5229. {
  5230. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  5231. struct dp_vdev *vdev = NULL;
  5232. if (qdf_unlikely(!pdev))
  5233. return NULL;
  5234. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  5235. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5236. if (vdev->delete.pending)
  5237. continue;
  5238. if (vdev->vdev_id == vdev_id)
  5239. break;
  5240. }
  5241. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  5242. return (struct cdp_vdev *)vdev;
  5243. }
  5244. /*
  5245. * dp_get_mon_vdev_from_pdev_wifi3() - Get vdev handle of monitor mode
  5246. * @dev: PDEV handle
  5247. *
  5248. * Return: VDEV handle of monitor mode
  5249. */
  5250. static struct cdp_vdev *dp_get_mon_vdev_from_pdev_wifi3(struct cdp_pdev *dev)
  5251. {
  5252. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  5253. if (qdf_unlikely(!pdev))
  5254. return NULL;
  5255. return (struct cdp_vdev *)pdev->monitor_vdev;
  5256. }
  5257. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  5258. {
  5259. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5260. return vdev->opmode;
  5261. }
  5262. static
  5263. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  5264. ol_txrx_rx_fp *stack_fn_p,
  5265. ol_osif_vdev_handle *osif_vdev_p)
  5266. {
  5267. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  5268. qdf_assert(vdev);
  5269. *stack_fn_p = vdev->osif_rx_stack;
  5270. *osif_vdev_p = vdev->osif_vdev;
  5271. }
  5272. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  5273. {
  5274. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  5275. struct dp_pdev *pdev = vdev->pdev;
  5276. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  5277. }
  5278. /**
  5279. * dp_monitor_mode_ring_config() - Send the tlv config to fw for monitor buffer
  5280. * ring based on target
  5281. * @soc: soc handle
  5282. * @mac_for_pdev: pdev_id
  5283. * @pdev: physical device handle
  5284. * @ring_num: mac id
  5285. * @htt_tlv_filter: tlv filter
  5286. *
  5287. * Return: zero on success, non-zero on failure
  5288. */
  5289. static inline
  5290. QDF_STATUS dp_monitor_mode_ring_config(struct dp_soc *soc, uint8_t mac_for_pdev,
  5291. struct dp_pdev *pdev, uint8_t ring_num,
  5292. struct htt_rx_ring_tlv_filter htt_tlv_filter)
  5293. {
  5294. QDF_STATUS status;
  5295. if (soc->wlan_cfg_ctx->rxdma1_enable)
  5296. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5297. pdev->rxdma_mon_buf_ring[ring_num]
  5298. .hal_srng,
  5299. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE,
  5300. &htt_tlv_filter);
  5301. else
  5302. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5303. pdev->rx_mac_buf_ring[ring_num]
  5304. .hal_srng,
  5305. RXDMA_BUF, RX_BUFFER_SIZE,
  5306. &htt_tlv_filter);
  5307. return status;
  5308. }
  5309. /**
  5310. * dp_reset_monitor_mode() - Disable monitor mode
  5311. * @pdev_handle: Datapath PDEV handle
  5312. *
  5313. * Return: QDF_STATUS
  5314. */
  5315. QDF_STATUS dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  5316. {
  5317. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5318. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5319. struct dp_soc *soc = pdev->soc;
  5320. uint8_t pdev_id;
  5321. int mac_id;
  5322. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5323. pdev_id = pdev->pdev_id;
  5324. soc = pdev->soc;
  5325. qdf_spin_lock_bh(&pdev->mon_lock);
  5326. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5327. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5328. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5329. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5330. pdev, mac_id,
  5331. htt_tlv_filter);
  5332. if (status != QDF_STATUS_SUCCESS) {
  5333. dp_err("Failed to send tlv filter for monitor mode rings");
  5334. qdf_spin_unlock_bh(&pdev->mon_lock);
  5335. return status;
  5336. }
  5337. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5338. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5339. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  5340. &htt_tlv_filter);
  5341. }
  5342. pdev->monitor_vdev = NULL;
  5343. pdev->mcopy_mode = 0;
  5344. pdev->monitor_configured = false;
  5345. qdf_spin_unlock_bh(&pdev->mon_lock);
  5346. return QDF_STATUS_SUCCESS;
  5347. }
  5348. /**
  5349. * dp_set_nac() - set peer_nac
  5350. * @peer_handle: Datapath PEER handle
  5351. *
  5352. * Return: void
  5353. */
  5354. static void dp_set_nac(struct cdp_peer *peer_handle)
  5355. {
  5356. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5357. peer->nac = 1;
  5358. }
  5359. /**
  5360. * dp_get_tx_pending() - read pending tx
  5361. * @pdev_handle: Datapath PDEV handle
  5362. *
  5363. * Return: outstanding tx
  5364. */
  5365. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  5366. {
  5367. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5368. return qdf_atomic_read(&pdev->num_tx_outstanding);
  5369. }
  5370. /**
  5371. * dp_get_peer_mac_from_peer_id() - get peer mac
  5372. * @pdev_handle: Datapath PDEV handle
  5373. * @peer_id: Peer ID
  5374. * @peer_mac: MAC addr of PEER
  5375. *
  5376. * Return: void
  5377. */
  5378. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  5379. uint32_t peer_id, uint8_t *peer_mac)
  5380. {
  5381. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5382. struct dp_peer *peer;
  5383. if (pdev && peer_mac) {
  5384. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  5385. if (peer) {
  5386. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  5387. QDF_MAC_ADDR_SIZE);
  5388. dp_peer_unref_del_find_by_id(peer);
  5389. }
  5390. }
  5391. }
  5392. /**
  5393. * dp_pdev_configure_monitor_rings() - configure monitor rings
  5394. * @vdev_handle: Datapath VDEV handle
  5395. *
  5396. * Return: QDF_STATUS
  5397. */
  5398. QDF_STATUS dp_pdev_configure_monitor_rings(struct dp_pdev *pdev)
  5399. {
  5400. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5401. struct dp_soc *soc;
  5402. uint8_t pdev_id;
  5403. int mac_id;
  5404. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5405. pdev_id = pdev->pdev_id;
  5406. soc = pdev->soc;
  5407. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  5408. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  5409. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  5410. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  5411. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  5412. pdev->mo_data_filter);
  5413. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5414. htt_tlv_filter.mpdu_start = 1;
  5415. htt_tlv_filter.msdu_start = 1;
  5416. htt_tlv_filter.packet = 1;
  5417. htt_tlv_filter.msdu_end = 1;
  5418. htt_tlv_filter.mpdu_end = 1;
  5419. htt_tlv_filter.packet_header = 1;
  5420. htt_tlv_filter.attention = 1;
  5421. htt_tlv_filter.ppdu_start = 0;
  5422. htt_tlv_filter.ppdu_end = 0;
  5423. htt_tlv_filter.ppdu_end_user_stats = 0;
  5424. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  5425. htt_tlv_filter.ppdu_end_status_done = 0;
  5426. htt_tlv_filter.header_per_msdu = 1;
  5427. htt_tlv_filter.enable_fp =
  5428. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  5429. htt_tlv_filter.enable_md = 0;
  5430. htt_tlv_filter.enable_mo =
  5431. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  5432. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  5433. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  5434. if (pdev->mcopy_mode) {
  5435. htt_tlv_filter.fp_data_filter = 0;
  5436. htt_tlv_filter.mo_data_filter = 0;
  5437. } else {
  5438. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  5439. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  5440. }
  5441. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  5442. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  5443. htt_tlv_filter.offset_valid = false;
  5444. if ((pdev->rx_enh_capture_mode == CDP_RX_ENH_CAPTURE_MPDU) ||
  5445. (pdev->rx_enh_capture_mode == CDP_RX_ENH_CAPTURE_MPDU_MSDU)) {
  5446. htt_tlv_filter.fp_mgmt_filter = 0;
  5447. htt_tlv_filter.fp_ctrl_filter = 0;
  5448. htt_tlv_filter.fp_data_filter = 0;
  5449. htt_tlv_filter.mo_mgmt_filter = 0;
  5450. htt_tlv_filter.mo_ctrl_filter = 0;
  5451. htt_tlv_filter.mo_data_filter = 0;
  5452. }
  5453. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5454. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5455. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5456. pdev, mac_id,
  5457. htt_tlv_filter);
  5458. if (status != QDF_STATUS_SUCCESS) {
  5459. dp_err("Failed to send tlv filter for monitor mode rings");
  5460. return status;
  5461. }
  5462. }
  5463. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5464. htt_tlv_filter.mpdu_start = 1;
  5465. htt_tlv_filter.msdu_start = 0;
  5466. htt_tlv_filter.packet = 0;
  5467. htt_tlv_filter.msdu_end = 0;
  5468. htt_tlv_filter.mpdu_end = 0;
  5469. if ((pdev->rx_enh_capture_mode == CDP_RX_ENH_CAPTURE_MPDU) ||
  5470. (pdev->rx_enh_capture_mode == CDP_RX_ENH_CAPTURE_MPDU_MSDU)) {
  5471. htt_tlv_filter.mpdu_end = 1;
  5472. }
  5473. htt_tlv_filter.attention = 0;
  5474. htt_tlv_filter.ppdu_start = 1;
  5475. htt_tlv_filter.ppdu_end = 1;
  5476. htt_tlv_filter.ppdu_end_user_stats = 1;
  5477. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5478. htt_tlv_filter.ppdu_end_status_done = 1;
  5479. htt_tlv_filter.enable_fp = 1;
  5480. htt_tlv_filter.enable_md = 0;
  5481. htt_tlv_filter.enable_mo = 1;
  5482. if (pdev->mcopy_mode ||
  5483. (pdev->rx_enh_capture_mode != CDP_RX_ENH_CAPTURE_DISABLED)) {
  5484. htt_tlv_filter.packet_header = 1;
  5485. if (pdev->rx_enh_capture_mode == CDP_RX_ENH_CAPTURE_MPDU) {
  5486. htt_tlv_filter.header_per_msdu = 0;
  5487. htt_tlv_filter.enable_mo = 0;
  5488. } else if (pdev->rx_enh_capture_mode ==
  5489. CDP_RX_ENH_CAPTURE_MPDU_MSDU) {
  5490. bool is_rx_mon_proto_flow_tag_enabled =
  5491. wlan_cfg_is_rx_mon_protocol_flow_tag_enabled(
  5492. soc->wlan_cfg_ctx);
  5493. htt_tlv_filter.header_per_msdu = 1;
  5494. htt_tlv_filter.enable_mo = 0;
  5495. if (pdev->is_rx_enh_capture_trailer_enabled ||
  5496. is_rx_mon_proto_flow_tag_enabled)
  5497. htt_tlv_filter.msdu_end = 1;
  5498. }
  5499. }
  5500. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5501. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5502. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5503. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5504. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5505. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5506. htt_tlv_filter.offset_valid = false;
  5507. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5508. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5509. pdev->pdev_id);
  5510. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5511. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5512. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5513. }
  5514. return status;
  5515. }
  5516. /**
  5517. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  5518. * @vdev_handle: Datapath VDEV handle
  5519. * @smart_monitor: Flag to denote if its smart monitor mode
  5520. *
  5521. * Return: 0 on success, not 0 on failure
  5522. */
  5523. static QDF_STATUS dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  5524. uint8_t special_monitor)
  5525. {
  5526. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5527. struct dp_pdev *pdev;
  5528. qdf_assert(vdev);
  5529. pdev = vdev->pdev;
  5530. pdev->monitor_vdev = vdev;
  5531. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  5532. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  5533. pdev, pdev->pdev_id, pdev->soc, vdev);
  5534. /*
  5535. * do not configure monitor buf ring and filter for smart and
  5536. * lite monitor
  5537. * for smart monitor filters are added along with first NAC
  5538. * for lite monitor required configuration done through
  5539. * dp_set_pdev_param
  5540. */
  5541. if (special_monitor)
  5542. return QDF_STATUS_SUCCESS;
  5543. /*Check if current pdev's monitor_vdev exists */
  5544. if (pdev->monitor_configured) {
  5545. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5546. "monitor vap already created vdev=%pK\n", vdev);
  5547. qdf_assert(vdev);
  5548. return QDF_STATUS_E_RESOURCES;
  5549. }
  5550. pdev->monitor_configured = true;
  5551. dp_mon_buf_delayed_replenish(pdev);
  5552. return dp_pdev_configure_monitor_rings(pdev);
  5553. }
  5554. /**
  5555. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  5556. * @pdev_handle: Datapath PDEV handle
  5557. * @filter_val: Flag to select Filter for monitor mode
  5558. * Return: 0 on success, not 0 on failure
  5559. */
  5560. static QDF_STATUS
  5561. dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  5562. struct cdp_monitor_filter *filter_val)
  5563. {
  5564. /* Many monitor VAPs can exists in a system but only one can be up at
  5565. * anytime
  5566. */
  5567. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5568. struct dp_vdev *vdev = pdev->monitor_vdev;
  5569. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5570. struct dp_soc *soc;
  5571. uint8_t pdev_id;
  5572. int mac_id;
  5573. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5574. pdev_id = pdev->pdev_id;
  5575. soc = pdev->soc;
  5576. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  5577. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  5578. pdev, pdev_id, soc, vdev);
  5579. /*Check if current pdev's monitor_vdev exists */
  5580. if (!pdev->monitor_vdev) {
  5581. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5582. "vdev=%pK", vdev);
  5583. qdf_assert(vdev);
  5584. }
  5585. /* update filter mode, type in pdev structure */
  5586. pdev->mon_filter_mode = filter_val->mode;
  5587. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  5588. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  5589. pdev->fp_data_filter = filter_val->fp_data;
  5590. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  5591. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  5592. pdev->mo_data_filter = filter_val->mo_data;
  5593. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  5594. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  5595. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  5596. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  5597. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  5598. pdev->mo_data_filter);
  5599. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5600. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5601. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5602. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5603. pdev, mac_id,
  5604. htt_tlv_filter);
  5605. if (status != QDF_STATUS_SUCCESS) {
  5606. dp_err("Failed to send tlv filter for monitor mode rings");
  5607. return status;
  5608. }
  5609. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5610. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5611. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5612. }
  5613. htt_tlv_filter.mpdu_start = 1;
  5614. htt_tlv_filter.msdu_start = 1;
  5615. htt_tlv_filter.packet = 1;
  5616. htt_tlv_filter.msdu_end = 1;
  5617. htt_tlv_filter.mpdu_end = 1;
  5618. htt_tlv_filter.packet_header = 1;
  5619. htt_tlv_filter.attention = 1;
  5620. htt_tlv_filter.ppdu_start = 0;
  5621. htt_tlv_filter.ppdu_end = 0;
  5622. htt_tlv_filter.ppdu_end_user_stats = 0;
  5623. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  5624. htt_tlv_filter.ppdu_end_status_done = 0;
  5625. htt_tlv_filter.header_per_msdu = 1;
  5626. htt_tlv_filter.enable_fp =
  5627. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  5628. htt_tlv_filter.enable_md = 0;
  5629. htt_tlv_filter.enable_mo =
  5630. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  5631. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  5632. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  5633. if (pdev->mcopy_mode)
  5634. htt_tlv_filter.fp_data_filter = 0;
  5635. else
  5636. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  5637. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  5638. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  5639. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  5640. htt_tlv_filter.offset_valid = false;
  5641. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5642. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5643. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5644. pdev, mac_id,
  5645. htt_tlv_filter);
  5646. if (status != QDF_STATUS_SUCCESS) {
  5647. dp_err("Failed to send tlv filter for monitor mode rings");
  5648. return status;
  5649. }
  5650. }
  5651. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5652. htt_tlv_filter.mpdu_start = 1;
  5653. htt_tlv_filter.msdu_start = 0;
  5654. htt_tlv_filter.packet = 0;
  5655. htt_tlv_filter.msdu_end = 0;
  5656. htt_tlv_filter.mpdu_end = 0;
  5657. htt_tlv_filter.attention = 0;
  5658. htt_tlv_filter.ppdu_start = 1;
  5659. htt_tlv_filter.ppdu_end = 1;
  5660. htt_tlv_filter.ppdu_end_user_stats = 1;
  5661. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5662. htt_tlv_filter.ppdu_end_status_done = 1;
  5663. htt_tlv_filter.enable_fp = 1;
  5664. htt_tlv_filter.enable_md = 0;
  5665. htt_tlv_filter.enable_mo = 1;
  5666. if (pdev->mcopy_mode) {
  5667. htt_tlv_filter.packet_header = 1;
  5668. }
  5669. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5670. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5671. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5672. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5673. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5674. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5675. htt_tlv_filter.offset_valid = false;
  5676. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5677. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5678. pdev->pdev_id);
  5679. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5680. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5681. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5682. }
  5683. return QDF_STATUS_SUCCESS;
  5684. }
  5685. /**
  5686. * dp_pdev_set_monitor_channel() - set monitor channel num in pdev
  5687. * @pdev_handle: Datapath PDEV handle
  5688. *
  5689. * Return: None
  5690. */
  5691. static
  5692. void dp_pdev_set_monitor_channel(struct cdp_pdev *pdev_handle, int chan_num)
  5693. {
  5694. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5695. pdev->mon_chan_num = chan_num;
  5696. }
  5697. /**
  5698. * dp_get_pdev_id_frm_pdev() - get pdev_id
  5699. * @pdev_handle: Datapath PDEV handle
  5700. *
  5701. * Return: pdev_id
  5702. */
  5703. static
  5704. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  5705. {
  5706. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5707. return pdev->pdev_id;
  5708. }
  5709. /**
  5710. * dp_get_delay_stats_flag() - get delay stats flag
  5711. * @pdev_handle: Datapath PDEV handle
  5712. *
  5713. * Return: 0 if flag is disabled else 1
  5714. */
  5715. static
  5716. bool dp_get_delay_stats_flag(struct cdp_pdev *pdev_handle)
  5717. {
  5718. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5719. return pdev->delay_stats_flag;
  5720. }
  5721. /**
  5722. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  5723. * @pdev_handle: Datapath PDEV handle
  5724. * @chan_noise_floor: Channel Noise Floor
  5725. *
  5726. * Return: void
  5727. */
  5728. static
  5729. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  5730. int16_t chan_noise_floor)
  5731. {
  5732. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5733. pdev->chan_noise_floor = chan_noise_floor;
  5734. }
  5735. /**
  5736. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  5737. * @vdev_handle: Datapath VDEV handle
  5738. * Return: true on ucast filter flag set
  5739. */
  5740. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  5741. {
  5742. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5743. struct dp_pdev *pdev;
  5744. pdev = vdev->pdev;
  5745. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  5746. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  5747. return true;
  5748. return false;
  5749. }
  5750. /**
  5751. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  5752. * @vdev_handle: Datapath VDEV handle
  5753. * Return: true on mcast filter flag set
  5754. */
  5755. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  5756. {
  5757. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5758. struct dp_pdev *pdev;
  5759. pdev = vdev->pdev;
  5760. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  5761. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  5762. return true;
  5763. return false;
  5764. }
  5765. /**
  5766. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  5767. * @vdev_handle: Datapath VDEV handle
  5768. * Return: true on non data filter flag set
  5769. */
  5770. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  5771. {
  5772. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5773. struct dp_pdev *pdev;
  5774. pdev = vdev->pdev;
  5775. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  5776. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  5777. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  5778. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  5779. return true;
  5780. }
  5781. }
  5782. return false;
  5783. }
  5784. #ifdef MESH_MODE_SUPPORT
  5785. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  5786. {
  5787. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5788. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5789. FL("val %d"), val);
  5790. vdev->mesh_vdev = val;
  5791. }
  5792. /*
  5793. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  5794. * @vdev_hdl: virtual device object
  5795. * @val: value to be set
  5796. *
  5797. * Return: void
  5798. */
  5799. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  5800. {
  5801. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5802. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5803. FL("val %d"), val);
  5804. vdev->mesh_rx_filter = val;
  5805. }
  5806. #endif
  5807. bool dp_check_pdev_exists(struct dp_soc *soc, struct dp_pdev *data)
  5808. {
  5809. uint8_t pdev_count;
  5810. for (pdev_count = 0; pdev_count < MAX_PDEV_CNT; pdev_count++) {
  5811. if (soc->pdev_list[pdev_count] &&
  5812. soc->pdev_list[pdev_count] == data)
  5813. return true;
  5814. }
  5815. return false;
  5816. }
  5817. /**
  5818. * dp_rx_bar_stats_cb(): BAR received stats callback
  5819. * @soc: SOC handle
  5820. * @cb_ctxt: Call back context
  5821. * @reo_status: Reo status
  5822. *
  5823. * return: void
  5824. */
  5825. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  5826. union hal_reo_status *reo_status)
  5827. {
  5828. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  5829. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  5830. if (!dp_check_pdev_exists(soc, pdev)) {
  5831. dp_err_rl("pdev doesn't exist");
  5832. return;
  5833. }
  5834. if (!qdf_atomic_read(&soc->cmn_init_done))
  5835. return;
  5836. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  5837. DP_PRINT_STATS("REO stats failure %d",
  5838. queue_status->header.status);
  5839. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5840. return;
  5841. }
  5842. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  5843. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5844. }
  5845. /**
  5846. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  5847. * @vdev: DP VDEV handle
  5848. *
  5849. * return: void
  5850. */
  5851. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  5852. struct cdp_vdev_stats *vdev_stats)
  5853. {
  5854. struct dp_peer *peer = NULL;
  5855. struct dp_soc *soc = NULL;
  5856. if (!vdev || !vdev->pdev)
  5857. return;
  5858. soc = vdev->pdev->soc;
  5859. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  5860. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  5861. dp_update_vdev_stats(vdev_stats, peer);
  5862. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5863. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5864. vdev_stats, vdev->vdev_id,
  5865. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5866. #endif
  5867. }
  5868. void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  5869. {
  5870. struct dp_vdev *vdev = NULL;
  5871. struct dp_soc *soc;
  5872. struct cdp_vdev_stats *vdev_stats =
  5873. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5874. if (!vdev_stats) {
  5875. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5876. "DP alloc failure - unable to get alloc vdev stats");
  5877. return;
  5878. }
  5879. qdf_mem_zero(&pdev->stats.tx, sizeof(pdev->stats.tx));
  5880. qdf_mem_zero(&pdev->stats.rx, sizeof(pdev->stats.rx));
  5881. qdf_mem_zero(&pdev->stats.tx_i, sizeof(pdev->stats.tx_i));
  5882. if (pdev->mcopy_mode)
  5883. DP_UPDATE_STATS(pdev, pdev->invalid_peer);
  5884. soc = pdev->soc;
  5885. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5886. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  5887. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5888. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5889. dp_update_pdev_stats(pdev, vdev_stats);
  5890. dp_update_pdev_ingress_stats(pdev, vdev);
  5891. }
  5892. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  5893. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5894. qdf_mem_free(vdev_stats);
  5895. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5896. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  5897. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  5898. #endif
  5899. }
  5900. /**
  5901. * dp_vdev_getstats() - get vdev packet level stats
  5902. * @vdev_handle: Datapath VDEV handle
  5903. * @stats: cdp network device stats structure
  5904. *
  5905. * Return: void
  5906. */
  5907. static void dp_vdev_getstats(void *vdev_handle,
  5908. struct cdp_dev_stats *stats)
  5909. {
  5910. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5911. struct dp_pdev *pdev;
  5912. struct dp_soc *soc;
  5913. struct cdp_vdev_stats *vdev_stats;
  5914. if (!vdev)
  5915. return;
  5916. pdev = vdev->pdev;
  5917. if (!pdev)
  5918. return;
  5919. soc = pdev->soc;
  5920. vdev_stats = qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5921. if (!vdev_stats) {
  5922. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5923. "DP alloc failure - unable to get alloc vdev stats");
  5924. return;
  5925. }
  5926. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5927. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5928. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5929. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  5930. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  5931. stats->tx_errors = vdev_stats->tx.tx_failed +
  5932. vdev_stats->tx_i.dropped.dropped_pkt.num;
  5933. stats->tx_dropped = stats->tx_errors;
  5934. stats->rx_packets = vdev_stats->rx.unicast.num +
  5935. vdev_stats->rx.multicast.num +
  5936. vdev_stats->rx.bcast.num;
  5937. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  5938. vdev_stats->rx.multicast.bytes +
  5939. vdev_stats->rx.bcast.bytes;
  5940. qdf_mem_free(vdev_stats);
  5941. }
  5942. /**
  5943. * dp_pdev_getstats() - get pdev packet level stats
  5944. * @pdev_handle: Datapath PDEV handle
  5945. * @stats: cdp network device stats structure
  5946. *
  5947. * Return: void
  5948. */
  5949. static void dp_pdev_getstats(void *pdev_handle,
  5950. struct cdp_dev_stats *stats)
  5951. {
  5952. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5953. dp_aggregate_pdev_stats(pdev);
  5954. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  5955. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  5956. stats->tx_errors = pdev->stats.tx.tx_failed +
  5957. pdev->stats.tx_i.dropped.dropped_pkt.num;
  5958. stats->tx_dropped = stats->tx_errors;
  5959. stats->rx_packets = pdev->stats.rx.unicast.num +
  5960. pdev->stats.rx.multicast.num +
  5961. pdev->stats.rx.bcast.num;
  5962. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  5963. pdev->stats.rx.multicast.bytes +
  5964. pdev->stats.rx.bcast.bytes;
  5965. stats->rx_errors = pdev->stats.err.desc_alloc_fail +
  5966. pdev->stats.err.ip_csum_err +
  5967. pdev->stats.err.tcp_udp_csum_err +
  5968. pdev->stats.rx.err.mic_err +
  5969. pdev->stats.rx.err.decrypt_err +
  5970. pdev->stats.err.rxdma_error +
  5971. pdev->stats.err.reo_error;
  5972. stats->rx_dropped = pdev->stats.dropped.msdu_not_done +
  5973. pdev->stats.dropped.mec +
  5974. pdev->stats.dropped.mesh_filter +
  5975. pdev->stats.dropped.wifi_parse +
  5976. pdev->stats.dropped.mon_rx_drop +
  5977. pdev->stats.dropped.mon_radiotap_update_err;
  5978. }
  5979. /**
  5980. * dp_get_device_stats() - get interface level packet stats
  5981. * @handle: device handle
  5982. * @stats: cdp network device stats structure
  5983. * @type: device type pdev/vdev
  5984. *
  5985. * Return: void
  5986. */
  5987. static void dp_get_device_stats(void *handle,
  5988. struct cdp_dev_stats *stats, uint8_t type)
  5989. {
  5990. switch (type) {
  5991. case UPDATE_VDEV_STATS:
  5992. dp_vdev_getstats(handle, stats);
  5993. break;
  5994. case UPDATE_PDEV_STATS:
  5995. dp_pdev_getstats(handle, stats);
  5996. break;
  5997. default:
  5998. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5999. "apstats cannot be updated for this input "
  6000. "type %d", type);
  6001. break;
  6002. }
  6003. }
  6004. const
  6005. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  6006. {
  6007. switch (ring_type) {
  6008. case REO_DST:
  6009. return "Reo_dst";
  6010. case REO_EXCEPTION:
  6011. return "Reo_exception";
  6012. case REO_CMD:
  6013. return "Reo_cmd";
  6014. case REO_REINJECT:
  6015. return "Reo_reinject";
  6016. case REO_STATUS:
  6017. return "Reo_status";
  6018. case WBM2SW_RELEASE:
  6019. return "wbm2sw_release";
  6020. case TCL_DATA:
  6021. return "tcl_data";
  6022. case TCL_CMD:
  6023. return "tcl_cmd";
  6024. case TCL_STATUS:
  6025. return "tcl_status";
  6026. case SW2WBM_RELEASE:
  6027. return "sw2wbm_release";
  6028. case RXDMA_BUF:
  6029. return "Rxdma_buf";
  6030. case RXDMA_DST:
  6031. return "Rxdma_dst";
  6032. case RXDMA_MONITOR_BUF:
  6033. return "Rxdma_monitor_buf";
  6034. case RXDMA_MONITOR_DESC:
  6035. return "Rxdma_monitor_desc";
  6036. case RXDMA_MONITOR_STATUS:
  6037. return "Rxdma_monitor_status";
  6038. default:
  6039. dp_err("Invalid ring type");
  6040. break;
  6041. }
  6042. return "Invalid";
  6043. }
  6044. /*
  6045. * dp_print_napi_stats(): NAPI stats
  6046. * @soc - soc handle
  6047. */
  6048. void dp_print_napi_stats(struct dp_soc *soc)
  6049. {
  6050. hif_print_napi_stats(soc->hif_handle);
  6051. }
  6052. /**
  6053. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  6054. * @vdev: DP_VDEV handle
  6055. *
  6056. * Return:void
  6057. */
  6058. static inline void
  6059. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  6060. {
  6061. struct dp_peer *peer = NULL;
  6062. if (!vdev || !vdev->pdev)
  6063. return;
  6064. DP_STATS_CLR(vdev->pdev);
  6065. DP_STATS_CLR(vdev->pdev->soc);
  6066. DP_STATS_CLR(vdev);
  6067. hif_clear_napi_stats(vdev->pdev->soc->hif_handle);
  6068. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  6069. if (!peer)
  6070. return;
  6071. DP_STATS_CLR(peer);
  6072. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  6073. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  6074. &peer->stats, peer->peer_ids[0],
  6075. UPDATE_PEER_STATS, vdev->pdev->pdev_id);
  6076. #endif
  6077. }
  6078. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  6079. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  6080. &vdev->stats, vdev->vdev_id,
  6081. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  6082. #endif
  6083. }
  6084. /*
  6085. * dp_get_host_peer_stats()- function to print peer stats
  6086. * @pdev_handle: DP_PDEV handle
  6087. * @mac_addr: mac address of the peer
  6088. *
  6089. * Return: void
  6090. */
  6091. static void
  6092. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  6093. {
  6094. struct dp_peer *peer;
  6095. uint8_t local_id;
  6096. if (!mac_addr) {
  6097. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6098. "Invalid MAC address\n");
  6099. return;
  6100. }
  6101. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  6102. &local_id);
  6103. if (!peer) {
  6104. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6105. "%s: Invalid peer\n", __func__);
  6106. return;
  6107. }
  6108. /* Making sure the peer is for the specific pdev */
  6109. if ((struct dp_pdev *)pdev_handle != peer->vdev->pdev) {
  6110. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6111. "%s: Peer is not for this pdev\n", __func__);
  6112. return;
  6113. }
  6114. dp_print_peer_stats(peer);
  6115. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  6116. }
  6117. /**
  6118. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  6119. *
  6120. * Return: None
  6121. */
  6122. static void dp_txrx_stats_help(void)
  6123. {
  6124. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  6125. dp_info("stats_option:");
  6126. dp_info(" 1 -- HTT Tx Statistics");
  6127. dp_info(" 2 -- HTT Rx Statistics");
  6128. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  6129. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  6130. dp_info(" 5 -- HTT Error Statistics");
  6131. dp_info(" 6 -- HTT TQM Statistics");
  6132. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  6133. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  6134. dp_info(" 9 -- HTT Tx Rate Statistics");
  6135. dp_info(" 10 -- HTT Rx Rate Statistics");
  6136. dp_info(" 11 -- HTT Peer Statistics");
  6137. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  6138. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  6139. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  6140. dp_info(" 15 -- HTT SRNG Statistics");
  6141. dp_info(" 16 -- HTT SFM Info Statistics");
  6142. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  6143. dp_info(" 18 -- HTT Peer List Details");
  6144. dp_info(" 20 -- Clear Host Statistics");
  6145. dp_info(" 21 -- Host Rx Rate Statistics");
  6146. dp_info(" 22 -- Host Tx Rate Statistics");
  6147. dp_info(" 23 -- Host Tx Statistics");
  6148. dp_info(" 24 -- Host Rx Statistics");
  6149. dp_info(" 25 -- Host AST Statistics");
  6150. dp_info(" 26 -- Host SRNG PTR Statistics");
  6151. dp_info(" 27 -- Host Mon Statistics");
  6152. dp_info(" 28 -- Host REO Queue Statistics");
  6153. dp_info(" 29 -- Host Soc cfg param Statistics");
  6154. dp_info(" 30 -- Host pdev cfg param Statistics");
  6155. }
  6156. /**
  6157. * dp_print_host_stats()- Function to print the stats aggregated at host
  6158. * @vdev_handle: DP_VDEV handle
  6159. * @type: host stats type
  6160. *
  6161. * Return: 0 on success, print error message in case of failure
  6162. */
  6163. static int
  6164. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  6165. struct cdp_txrx_stats_req *req)
  6166. {
  6167. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6168. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6169. enum cdp_host_txrx_stats type =
  6170. dp_stats_mapping_table[req->stats][STATS_HOST];
  6171. dp_aggregate_pdev_stats(pdev);
  6172. switch (type) {
  6173. case TXRX_CLEAR_STATS:
  6174. dp_txrx_host_stats_clr(vdev);
  6175. break;
  6176. case TXRX_RX_RATE_STATS:
  6177. dp_print_rx_rates(vdev);
  6178. break;
  6179. case TXRX_TX_RATE_STATS:
  6180. dp_print_tx_rates(vdev);
  6181. break;
  6182. case TXRX_TX_HOST_STATS:
  6183. dp_print_pdev_tx_stats(pdev);
  6184. dp_print_soc_tx_stats(pdev->soc);
  6185. break;
  6186. case TXRX_RX_HOST_STATS:
  6187. dp_print_pdev_rx_stats(pdev);
  6188. dp_print_soc_rx_stats(pdev->soc);
  6189. break;
  6190. case TXRX_AST_STATS:
  6191. dp_print_ast_stats(pdev->soc);
  6192. dp_print_peer_table(vdev);
  6193. break;
  6194. case TXRX_SRNG_PTR_STATS:
  6195. dp_print_ring_stats(pdev);
  6196. break;
  6197. case TXRX_RX_MON_STATS:
  6198. dp_print_pdev_rx_mon_stats(pdev);
  6199. break;
  6200. case TXRX_REO_QUEUE_STATS:
  6201. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  6202. break;
  6203. case TXRX_SOC_CFG_PARAMS:
  6204. dp_print_soc_cfg_params(pdev->soc);
  6205. break;
  6206. case TXRX_PDEV_CFG_PARAMS:
  6207. dp_print_pdev_cfg_params(pdev);
  6208. break;
  6209. case TXRX_NAPI_STATS:
  6210. dp_print_napi_stats(pdev->soc);
  6211. case TXRX_SOC_INTERRUPT_STATS:
  6212. dp_print_soc_interrupt_stats(pdev->soc);
  6213. break;
  6214. default:
  6215. dp_info("Wrong Input For TxRx Host Stats");
  6216. dp_txrx_stats_help();
  6217. break;
  6218. }
  6219. return 0;
  6220. }
  6221. /*
  6222. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  6223. * @pdev: DP_PDEV handle
  6224. *
  6225. * Return: void
  6226. */
  6227. static void
  6228. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  6229. {
  6230. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  6231. int mac_id;
  6232. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  6233. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6234. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6235. pdev->pdev_id);
  6236. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6237. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6238. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6239. }
  6240. }
  6241. /*
  6242. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  6243. * @pdev: DP_PDEV handle
  6244. *
  6245. * Return: void
  6246. */
  6247. static void
  6248. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  6249. {
  6250. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6251. int mac_id;
  6252. htt_tlv_filter.mpdu_start = 1;
  6253. htt_tlv_filter.msdu_start = 0;
  6254. htt_tlv_filter.packet = 0;
  6255. htt_tlv_filter.msdu_end = 0;
  6256. htt_tlv_filter.mpdu_end = 0;
  6257. htt_tlv_filter.attention = 0;
  6258. htt_tlv_filter.ppdu_start = 1;
  6259. htt_tlv_filter.ppdu_end = 1;
  6260. htt_tlv_filter.ppdu_end_user_stats = 1;
  6261. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6262. htt_tlv_filter.ppdu_end_status_done = 1;
  6263. htt_tlv_filter.enable_fp = 1;
  6264. htt_tlv_filter.enable_md = 0;
  6265. if (pdev->neighbour_peers_added &&
  6266. pdev->soc->hw_nac_monitor_support) {
  6267. htt_tlv_filter.enable_md = 1;
  6268. htt_tlv_filter.packet_header = 1;
  6269. }
  6270. if (pdev->mcopy_mode) {
  6271. htt_tlv_filter.packet_header = 1;
  6272. htt_tlv_filter.enable_mo = 1;
  6273. }
  6274. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6275. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6276. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6277. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6278. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6279. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6280. if (pdev->neighbour_peers_added &&
  6281. pdev->soc->hw_nac_monitor_support)
  6282. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  6283. htt_tlv_filter.offset_valid = false;
  6284. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6285. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6286. pdev->pdev_id);
  6287. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6288. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6289. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6290. }
  6291. }
  6292. /*
  6293. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  6294. * modes are enabled or not.
  6295. * @dp_pdev: dp pdev handle.
  6296. *
  6297. * Return: bool
  6298. */
  6299. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  6300. {
  6301. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  6302. !pdev->mcopy_mode)
  6303. return true;
  6304. else
  6305. return false;
  6306. }
  6307. /*
  6308. *dp_set_bpr_enable() - API to enable/disable bpr feature
  6309. *@pdev_handle: DP_PDEV handle.
  6310. *@val: Provided value.
  6311. *
  6312. *Return: 0 for success. nonzero for failure.
  6313. */
  6314. static QDF_STATUS
  6315. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  6316. {
  6317. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6318. switch (val) {
  6319. case CDP_BPR_DISABLE:
  6320. pdev->bpr_enable = CDP_BPR_DISABLE;
  6321. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6322. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6323. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6324. } else if (pdev->enhanced_stats_en &&
  6325. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6326. !pdev->pktlog_ppdu_stats) {
  6327. dp_h2t_cfg_stats_msg_send(pdev,
  6328. DP_PPDU_STATS_CFG_ENH_STATS,
  6329. pdev->pdev_id);
  6330. }
  6331. break;
  6332. case CDP_BPR_ENABLE:
  6333. pdev->bpr_enable = CDP_BPR_ENABLE;
  6334. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  6335. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  6336. dp_h2t_cfg_stats_msg_send(pdev,
  6337. DP_PPDU_STATS_CFG_BPR,
  6338. pdev->pdev_id);
  6339. } else if (pdev->enhanced_stats_en &&
  6340. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6341. !pdev->pktlog_ppdu_stats) {
  6342. dp_h2t_cfg_stats_msg_send(pdev,
  6343. DP_PPDU_STATS_CFG_BPR_ENH,
  6344. pdev->pdev_id);
  6345. } else if (pdev->pktlog_ppdu_stats) {
  6346. dp_h2t_cfg_stats_msg_send(pdev,
  6347. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  6348. pdev->pdev_id);
  6349. }
  6350. break;
  6351. default:
  6352. break;
  6353. }
  6354. return QDF_STATUS_SUCCESS;
  6355. }
  6356. /*
  6357. * dp_pdev_tid_stats_ingress_inc
  6358. * @pdev: pdev handle
  6359. * @val: increase in value
  6360. *
  6361. * Return: void
  6362. */
  6363. static void
  6364. dp_pdev_tid_stats_ingress_inc(struct cdp_pdev *pdev, uint32_t val)
  6365. {
  6366. struct dp_pdev *dp_pdev = (struct dp_pdev *)pdev;
  6367. dp_pdev->stats.tid_stats.ingress_stack += val;
  6368. }
  6369. /*
  6370. * dp_pdev_tid_stats_osif_drop
  6371. * @pdev: pdev handle
  6372. * @val: increase in value
  6373. *
  6374. * Return: void
  6375. */
  6376. static void
  6377. dp_pdev_tid_stats_osif_drop(struct cdp_pdev *pdev, uint32_t val)
  6378. {
  6379. struct dp_pdev *dp_pdev = (struct dp_pdev *)pdev;
  6380. dp_pdev->stats.tid_stats.osif_drop += val;
  6381. }
  6382. static inline void
  6383. dp_pdev_disable_mcopy_code(struct dp_pdev *pdev)
  6384. {
  6385. pdev->mcopy_mode = 0;
  6386. qdf_nbuf_queue_free(&pdev->rx_ppdu_buf_q);
  6387. }
  6388. /*
  6389. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  6390. * @pdev_handle: DP_PDEV handle
  6391. * @val: user provided value
  6392. *
  6393. * Return: 0 for success. nonzero for failure.
  6394. */
  6395. static QDF_STATUS
  6396. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  6397. {
  6398. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6399. QDF_STATUS status = QDF_STATUS_SUCCESS;
  6400. if (pdev->mcopy_mode)
  6401. dp_reset_monitor_mode(pdev_handle);
  6402. switch (val) {
  6403. case 0:
  6404. pdev->tx_sniffer_enable = 0;
  6405. if (pdev->mcopy_mode)
  6406. dp_pdev_disable_mcopy_code(pdev);
  6407. pdev->monitor_configured = false;
  6408. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6409. !pdev->bpr_enable) {
  6410. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6411. dp_ppdu_ring_reset(pdev);
  6412. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  6413. dp_h2t_cfg_stats_msg_send(pdev,
  6414. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6415. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  6416. dp_h2t_cfg_stats_msg_send(pdev,
  6417. DP_PPDU_STATS_CFG_BPR_ENH,
  6418. pdev->pdev_id);
  6419. } else {
  6420. dp_h2t_cfg_stats_msg_send(pdev,
  6421. DP_PPDU_STATS_CFG_BPR,
  6422. pdev->pdev_id);
  6423. }
  6424. break;
  6425. case 1:
  6426. pdev->tx_sniffer_enable = 1;
  6427. if (pdev->mcopy_mode)
  6428. dp_pdev_disable_mcopy_code(pdev);
  6429. pdev->monitor_configured = false;
  6430. if (!pdev->pktlog_ppdu_stats)
  6431. dp_h2t_cfg_stats_msg_send(pdev,
  6432. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6433. break;
  6434. case 2:
  6435. if (pdev->monitor_vdev) {
  6436. status = QDF_STATUS_E_RESOURCES;
  6437. break;
  6438. }
  6439. pdev->mcopy_mode = 1;
  6440. dp_pdev_configure_monitor_rings(pdev);
  6441. pdev->monitor_configured = true;
  6442. pdev->tx_sniffer_enable = 0;
  6443. if (!pdev->pktlog_ppdu_stats)
  6444. dp_h2t_cfg_stats_msg_send(pdev,
  6445. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6446. break;
  6447. default:
  6448. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6449. "Invalid value");
  6450. break;
  6451. }
  6452. return status;
  6453. }
  6454. /*
  6455. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  6456. * @pdev_handle: DP_PDEV handle
  6457. *
  6458. * Return: void
  6459. */
  6460. static void
  6461. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6462. {
  6463. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6464. if (pdev->enhanced_stats_en == 0)
  6465. dp_cal_client_timer_start(pdev->cal_client_ctx);
  6466. pdev->enhanced_stats_en = 1;
  6467. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6468. !pdev->monitor_vdev)
  6469. dp_ppdu_ring_cfg(pdev);
  6470. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6471. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6472. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6473. dp_h2t_cfg_stats_msg_send(pdev,
  6474. DP_PPDU_STATS_CFG_BPR_ENH,
  6475. pdev->pdev_id);
  6476. }
  6477. }
  6478. /*
  6479. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  6480. * @pdev_handle: DP_PDEV handle
  6481. *
  6482. * Return: void
  6483. */
  6484. static void
  6485. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6486. {
  6487. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6488. if (pdev->enhanced_stats_en == 1)
  6489. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  6490. pdev->enhanced_stats_en = 0;
  6491. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6492. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6493. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6494. dp_h2t_cfg_stats_msg_send(pdev,
  6495. DP_PPDU_STATS_CFG_BPR,
  6496. pdev->pdev_id);
  6497. }
  6498. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6499. !pdev->monitor_vdev)
  6500. dp_ppdu_ring_reset(pdev);
  6501. }
  6502. /*
  6503. * dp_get_fw_peer_stats()- function to print peer stats
  6504. * @pdev_handle: DP_PDEV handle
  6505. * @mac_addr: mac address of the peer
  6506. * @cap: Type of htt stats requested
  6507. * @is_wait: if set, wait on completion from firmware response
  6508. *
  6509. * Currently Supporting only MAC ID based requests Only
  6510. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  6511. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  6512. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  6513. *
  6514. * Return: void
  6515. */
  6516. static void
  6517. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  6518. uint32_t cap, uint32_t is_wait)
  6519. {
  6520. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6521. int i;
  6522. uint32_t config_param0 = 0;
  6523. uint32_t config_param1 = 0;
  6524. uint32_t config_param2 = 0;
  6525. uint32_t config_param3 = 0;
  6526. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  6527. config_param0 |= (1 << (cap + 1));
  6528. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  6529. config_param1 |= (1 << i);
  6530. }
  6531. config_param2 |= (mac_addr[0] & 0x000000ff);
  6532. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  6533. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  6534. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  6535. config_param3 |= (mac_addr[4] & 0x000000ff);
  6536. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  6537. if (is_wait) {
  6538. qdf_event_reset(&pdev->fw_peer_stats_event);
  6539. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6540. config_param0, config_param1,
  6541. config_param2, config_param3,
  6542. 0, 1, 0);
  6543. qdf_wait_single_event(&pdev->fw_peer_stats_event,
  6544. DP_FW_PEER_STATS_CMP_TIMEOUT_MSEC);
  6545. } else {
  6546. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6547. config_param0, config_param1,
  6548. config_param2, config_param3,
  6549. 0, 0, 0);
  6550. }
  6551. }
  6552. /* This struct definition will be removed from here
  6553. * once it get added in FW headers*/
  6554. struct httstats_cmd_req {
  6555. uint32_t config_param0;
  6556. uint32_t config_param1;
  6557. uint32_t config_param2;
  6558. uint32_t config_param3;
  6559. int cookie;
  6560. u_int8_t stats_id;
  6561. };
  6562. /*
  6563. * dp_get_htt_stats: function to process the httstas request
  6564. * @pdev_handle: DP pdev handle
  6565. * @data: pointer to request data
  6566. * @data_len: length for request data
  6567. *
  6568. * return: void
  6569. */
  6570. static void
  6571. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  6572. {
  6573. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6574. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  6575. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  6576. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  6577. req->config_param0, req->config_param1,
  6578. req->config_param2, req->config_param3,
  6579. req->cookie, 0, 0);
  6580. }
  6581. /*
  6582. * dp_set_pdev_param: function to set parameters in pdev
  6583. * @pdev_handle: DP pdev handle
  6584. * @param: parameter type to be set
  6585. * @val: value of parameter to be set
  6586. *
  6587. * Return: 0 for success. nonzero for failure.
  6588. */
  6589. static QDF_STATUS dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  6590. enum cdp_pdev_param_type param,
  6591. uint8_t val)
  6592. {
  6593. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6594. switch (param) {
  6595. case CDP_CONFIG_DEBUG_SNIFFER:
  6596. return dp_config_debug_sniffer(pdev_handle, val);
  6597. case CDP_CONFIG_BPR_ENABLE:
  6598. return dp_set_bpr_enable(pdev_handle, val);
  6599. case CDP_CONFIG_PRIMARY_RADIO:
  6600. pdev->is_primary = val;
  6601. break;
  6602. case CDP_CONFIG_CAPTURE_LATENCY:
  6603. if (val == 1)
  6604. pdev->latency_capture_enable = true;
  6605. else
  6606. pdev->latency_capture_enable = false;
  6607. break;
  6608. case CDP_INGRESS_STATS:
  6609. dp_pdev_tid_stats_ingress_inc(pdev_handle, val);
  6610. break;
  6611. case CDP_OSIF_DROP:
  6612. dp_pdev_tid_stats_osif_drop(pdev_handle, val);
  6613. break;
  6614. case CDP_CONFIG_ENH_RX_CAPTURE:
  6615. return dp_config_enh_rx_capture(pdev_handle, val);
  6616. case CDP_CONFIG_TX_CAPTURE:
  6617. return dp_config_enh_tx_capture(pdev_handle, val);
  6618. default:
  6619. return QDF_STATUS_E_INVAL;
  6620. }
  6621. return QDF_STATUS_SUCCESS;
  6622. }
  6623. /*
  6624. * dp_calculate_delay_stats: function to get rx delay stats
  6625. * @vdev_handle: DP vdev handle
  6626. * @nbuf: skb
  6627. *
  6628. * Return: void
  6629. */
  6630. static void dp_calculate_delay_stats(struct cdp_vdev *vdev_handle,
  6631. qdf_nbuf_t nbuf)
  6632. {
  6633. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6634. dp_rx_compute_delay(vdev, nbuf);
  6635. }
  6636. /*
  6637. * dp_get_vdev_param: function to get parameters from vdev
  6638. * @param: parameter type to get value
  6639. *
  6640. * return: void
  6641. */
  6642. static uint32_t dp_get_vdev_param(struct cdp_vdev *vdev_handle,
  6643. enum cdp_vdev_param_type param)
  6644. {
  6645. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6646. uint32_t val;
  6647. switch (param) {
  6648. case CDP_ENABLE_WDS:
  6649. val = vdev->wds_enabled;
  6650. break;
  6651. case CDP_ENABLE_MEC:
  6652. val = vdev->mec_enabled;
  6653. break;
  6654. case CDP_ENABLE_DA_WAR:
  6655. val = vdev->pdev->soc->da_war_enabled;
  6656. break;
  6657. default:
  6658. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6659. "param value %d is wrong\n",
  6660. param);
  6661. val = -1;
  6662. break;
  6663. }
  6664. return val;
  6665. }
  6666. /*
  6667. * dp_set_vdev_param: function to set parameters in vdev
  6668. * @param: parameter type to be set
  6669. * @val: value of parameter to be set
  6670. *
  6671. * return: void
  6672. */
  6673. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  6674. enum cdp_vdev_param_type param, uint32_t val)
  6675. {
  6676. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6677. switch (param) {
  6678. case CDP_ENABLE_WDS:
  6679. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6680. "wds_enable %d for vdev(%pK) id(%d)\n",
  6681. val, vdev, vdev->vdev_id);
  6682. vdev->wds_enabled = val;
  6683. break;
  6684. case CDP_ENABLE_MEC:
  6685. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6686. "mec_enable %d for vdev(%pK) id(%d)\n",
  6687. val, vdev, vdev->vdev_id);
  6688. vdev->mec_enabled = val;
  6689. break;
  6690. case CDP_ENABLE_DA_WAR:
  6691. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6692. "da_war_enable %d for vdev(%pK) id(%d)\n",
  6693. val, vdev, vdev->vdev_id);
  6694. vdev->pdev->soc->da_war_enabled = val;
  6695. dp_wds_flush_ast_table_wifi3(((struct cdp_soc_t *)
  6696. vdev->pdev->soc));
  6697. break;
  6698. case CDP_ENABLE_NAWDS:
  6699. vdev->nawds_enabled = val;
  6700. break;
  6701. case CDP_ENABLE_MCAST_EN:
  6702. vdev->mcast_enhancement_en = val;
  6703. break;
  6704. case CDP_ENABLE_PROXYSTA:
  6705. vdev->proxysta_vdev = val;
  6706. break;
  6707. case CDP_UPDATE_TDLS_FLAGS:
  6708. vdev->tdls_link_connected = val;
  6709. break;
  6710. case CDP_CFG_WDS_AGING_TIMER:
  6711. if (val == 0)
  6712. qdf_timer_stop(&vdev->pdev->soc->ast_aging_timer);
  6713. else if (val != vdev->wds_aging_timer_val)
  6714. qdf_timer_mod(&vdev->pdev->soc->ast_aging_timer, val);
  6715. vdev->wds_aging_timer_val = val;
  6716. break;
  6717. case CDP_ENABLE_AP_BRIDGE:
  6718. if (wlan_op_mode_sta != vdev->opmode)
  6719. vdev->ap_bridge_enabled = val;
  6720. else
  6721. vdev->ap_bridge_enabled = false;
  6722. break;
  6723. case CDP_ENABLE_CIPHER:
  6724. vdev->sec_type = val;
  6725. break;
  6726. case CDP_ENABLE_QWRAP_ISOLATION:
  6727. vdev->isolation_vdev = val;
  6728. break;
  6729. case CDP_UPDATE_MULTIPASS:
  6730. vdev->multipass_en = val;
  6731. break;
  6732. default:
  6733. break;
  6734. }
  6735. dp_tx_vdev_update_search_flags(vdev);
  6736. }
  6737. /**
  6738. * dp_peer_set_nawds: set nawds bit in peer
  6739. * @peer_handle: pointer to peer
  6740. * @value: enable/disable nawds
  6741. *
  6742. * return: void
  6743. */
  6744. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  6745. {
  6746. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6747. peer->nawds_enabled = value;
  6748. }
  6749. /**
  6750. * dp_peer_set_tx_capture_enabled: Set tx_cap_enabled bit in peer
  6751. * @peer_handle: Peer handle
  6752. * @value: Enable/disable setting for tx_cap_enabled
  6753. *
  6754. * Return: None
  6755. */
  6756. static void
  6757. dp_peer_set_tx_capture_enabled(struct cdp_peer *peer_handle, bool value)
  6758. {
  6759. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6760. peer->tx_cap_enabled = value;
  6761. }
  6762. /**
  6763. * dp_peer_set_rx_capture_enabled: Set rx_cap_enabled bit in peer
  6764. * @peer_handle: Peer handle
  6765. * @value: Enable/disable setting for rx_cap_enabled
  6766. *
  6767. * Return: None
  6768. */
  6769. static void
  6770. dp_peer_set_rx_capture_enabled(struct cdp_peer *peer_handle, bool value)
  6771. {
  6772. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6773. peer->rx_cap_enabled = value;
  6774. }
  6775. /**
  6776. * dp_peer_update_pkt_capture_params: Set Rx & Tx Capture flags for a peer
  6777. * @is_rx_pkt_cap_enable: enable/disable Rx packet capture in monitor mode
  6778. * @is_tx_pkt_cap_enable: enable/disable Tx packet capture in monitor mode
  6779. * @peer_mac: MAC address for which the above need to be enabled/disabled
  6780. *
  6781. * Return: Success if Rx & Tx capture is enabled for peer, false otherwise
  6782. */
  6783. QDF_STATUS
  6784. dp_peer_update_pkt_capture_params(struct cdp_pdev *pdev,
  6785. bool is_rx_pkt_cap_enable,
  6786. bool is_tx_pkt_cap_enable,
  6787. uint8_t *peer_mac)
  6788. {
  6789. struct dp_peer *peer;
  6790. uint8_t local_id;
  6791. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev,
  6792. peer_mac, &local_id);
  6793. if (!peer) {
  6794. dp_err("Invalid Peer");
  6795. return QDF_STATUS_E_FAILURE;
  6796. }
  6797. dp_peer_set_rx_capture_enabled((struct cdp_peer *)peer,
  6798. is_rx_pkt_cap_enable);
  6799. dp_peer_set_tx_capture_enabled((struct cdp_peer *)peer,
  6800. is_tx_pkt_cap_enable);
  6801. return QDF_STATUS_SUCCESS;
  6802. }
  6803. /*
  6804. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  6805. * @vdev_handle: DP_VDEV handle
  6806. * @map_id:ID of map that needs to be updated
  6807. *
  6808. * Return: void
  6809. */
  6810. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  6811. uint8_t map_id)
  6812. {
  6813. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6814. vdev->dscp_tid_map_id = map_id;
  6815. return;
  6816. }
  6817. #ifdef DP_RATETABLE_SUPPORT
  6818. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  6819. int htflag, int gintval)
  6820. {
  6821. uint32_t rix;
  6822. uint16_t ratecode;
  6823. return dp_getrateindex((uint32_t)gintval, (uint16_t)mcs, 1,
  6824. (uint8_t)preamb, 1, &rix, &ratecode);
  6825. }
  6826. #else
  6827. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  6828. int htflag, int gintval)
  6829. {
  6830. return 0;
  6831. }
  6832. #endif
  6833. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  6834. * @peer_handle: DP pdev handle
  6835. *
  6836. * return : cdp_pdev_stats pointer
  6837. */
  6838. static struct cdp_pdev_stats*
  6839. dp_txrx_get_pdev_stats(struct cdp_pdev *pdev_handle)
  6840. {
  6841. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6842. dp_aggregate_pdev_stats(pdev);
  6843. return &pdev->stats;
  6844. }
  6845. /* dp_txrx_update_vdev_me_stats(): Update vdev ME stats sent from CDP
  6846. * @vdev_handle: DP vdev handle
  6847. * @buf: buffer containing specific stats structure
  6848. *
  6849. * Returns: void
  6850. */
  6851. static void dp_txrx_update_vdev_me_stats(struct cdp_vdev *vdev_handle,
  6852. void *buf)
  6853. {
  6854. struct dp_vdev *vdev = NULL;
  6855. struct cdp_tx_ingress_stats *host_stats = NULL;
  6856. if (!vdev_handle) {
  6857. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6858. "Invalid vdev handle");
  6859. return;
  6860. }
  6861. vdev = (struct dp_vdev *)vdev_handle;
  6862. if (!buf) {
  6863. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6864. "Invalid host stats buf");
  6865. return;
  6866. }
  6867. host_stats = (struct cdp_tx_ingress_stats *)buf;
  6868. DP_STATS_INC_PKT(vdev, tx_i.mcast_en.mcast_pkt,
  6869. host_stats->mcast_en.mcast_pkt.num,
  6870. host_stats->mcast_en.mcast_pkt.bytes);
  6871. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_map_error,
  6872. host_stats->mcast_en.dropped_map_error);
  6873. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_self_mac,
  6874. host_stats->mcast_en.dropped_self_mac);
  6875. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_send_fail,
  6876. host_stats->mcast_en.dropped_send_fail);
  6877. DP_STATS_INC(vdev, tx_i.mcast_en.ucast,
  6878. host_stats->mcast_en.ucast);
  6879. DP_STATS_INC(vdev, tx_i.mcast_en.fail_seg_alloc,
  6880. host_stats->mcast_en.fail_seg_alloc);
  6881. DP_STATS_INC(vdev, tx_i.mcast_en.clone_fail,
  6882. host_stats->mcast_en.clone_fail);
  6883. }
  6884. /* dp_txrx_update_vdev_host_stats(): Update stats sent through CDP
  6885. * @vdev_handle: DP vdev handle
  6886. * @buf: buffer containing specific stats structure
  6887. * @stats_id: stats type
  6888. *
  6889. * Returns: void
  6890. */
  6891. static void dp_txrx_update_vdev_host_stats(struct cdp_vdev *vdev_handle,
  6892. void *buf,
  6893. uint16_t stats_id)
  6894. {
  6895. switch (stats_id) {
  6896. case DP_VDEV_STATS_PKT_CNT_ONLY:
  6897. break;
  6898. case DP_VDEV_STATS_TX_ME:
  6899. dp_txrx_update_vdev_me_stats(vdev_handle, buf);
  6900. break;
  6901. default:
  6902. qdf_info("Invalid stats_id %d", stats_id);
  6903. break;
  6904. }
  6905. }
  6906. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  6907. * @peer_handle: DP_PEER handle
  6908. *
  6909. * return : cdp_peer_stats pointer
  6910. */
  6911. static struct cdp_peer_stats*
  6912. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  6913. {
  6914. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6915. qdf_assert(peer);
  6916. return &peer->stats;
  6917. }
  6918. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  6919. * @peer_handle: DP_PEER handle
  6920. *
  6921. * return : void
  6922. */
  6923. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  6924. {
  6925. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6926. qdf_assert(peer);
  6927. qdf_mem_zero(&peer->stats, sizeof(peer->stats));
  6928. }
  6929. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  6930. * @vdev_handle: DP_VDEV handle
  6931. * @buf: buffer for vdev stats
  6932. *
  6933. * return : int
  6934. */
  6935. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  6936. bool is_aggregate)
  6937. {
  6938. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6939. struct cdp_vdev_stats *vdev_stats;
  6940. struct dp_pdev *pdev;
  6941. struct dp_soc *soc;
  6942. if (!vdev)
  6943. return 1;
  6944. pdev = vdev->pdev;
  6945. if (!pdev)
  6946. return 1;
  6947. soc = pdev->soc;
  6948. vdev_stats = (struct cdp_vdev_stats *)buf;
  6949. if (is_aggregate) {
  6950. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  6951. dp_aggregate_vdev_stats(vdev, buf);
  6952. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  6953. } else {
  6954. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  6955. }
  6956. return 0;
  6957. }
  6958. /*
  6959. * dp_get_total_per(): get total per
  6960. * @pdev_handle: DP_PDEV handle
  6961. *
  6962. * Return: % error rate using retries per packet and success packets
  6963. */
  6964. static int dp_get_total_per(struct cdp_pdev *pdev_handle)
  6965. {
  6966. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6967. dp_aggregate_pdev_stats(pdev);
  6968. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  6969. return 0;
  6970. return ((pdev->stats.tx.retries * 100) /
  6971. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  6972. }
  6973. /*
  6974. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  6975. * @pdev_handle: DP_PDEV handle
  6976. * @buf: to hold pdev_stats
  6977. *
  6978. * Return: int
  6979. */
  6980. static int
  6981. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, struct cdp_stats_extd *buf)
  6982. {
  6983. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6984. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  6985. struct cdp_txrx_stats_req req = {0,};
  6986. dp_aggregate_pdev_stats(pdev);
  6987. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  6988. req.cookie_val = 1;
  6989. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6990. req.param1, req.param2, req.param3, 0,
  6991. req.cookie_val, 0);
  6992. msleep(DP_MAX_SLEEP_TIME);
  6993. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  6994. req.cookie_val = 1;
  6995. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6996. req.param1, req.param2, req.param3, 0,
  6997. req.cookie_val, 0);
  6998. msleep(DP_MAX_SLEEP_TIME);
  6999. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  7000. return TXRX_STATS_LEVEL;
  7001. }
  7002. /**
  7003. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  7004. * @pdev: DP_PDEV handle
  7005. * @map_id: ID of map that needs to be updated
  7006. * @tos: index value in map
  7007. * @tid: tid value passed by the user
  7008. *
  7009. * Return: void
  7010. */
  7011. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  7012. uint8_t map_id, uint8_t tos, uint8_t tid)
  7013. {
  7014. uint8_t dscp;
  7015. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  7016. struct dp_soc *soc = pdev->soc;
  7017. if (!soc)
  7018. return;
  7019. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  7020. pdev->dscp_tid_map[map_id][dscp] = tid;
  7021. if (map_id < soc->num_hw_dscp_tid_map)
  7022. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  7023. map_id, dscp);
  7024. return;
  7025. }
  7026. /**
  7027. * dp_hmmc_tid_override_en_wifi3(): Function to enable hmmc tid override.
  7028. * @pdev_handle: pdev handle
  7029. * @val: hmmc-dscp flag value
  7030. *
  7031. * Return: void
  7032. */
  7033. static void dp_hmmc_tid_override_en_wifi3(struct cdp_pdev *pdev_handle,
  7034. bool val)
  7035. {
  7036. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7037. pdev->hmmc_tid_override_en = val;
  7038. }
  7039. /**
  7040. * dp_set_hmmc_tid_val_wifi3(): Function to set hmmc tid value.
  7041. * @pdev_handle: pdev handle
  7042. * @tid: tid value
  7043. *
  7044. * Return: void
  7045. */
  7046. static void dp_set_hmmc_tid_val_wifi3(struct cdp_pdev *pdev_handle,
  7047. uint8_t tid)
  7048. {
  7049. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7050. pdev->hmmc_tid = tid;
  7051. }
  7052. /**
  7053. * dp_fw_stats_process(): Process TxRX FW stats request
  7054. * @vdev_handle: DP VDEV handle
  7055. * @req: stats request
  7056. *
  7057. * return: int
  7058. */
  7059. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  7060. struct cdp_txrx_stats_req *req)
  7061. {
  7062. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7063. struct dp_pdev *pdev = NULL;
  7064. uint32_t stats = req->stats;
  7065. uint8_t mac_id = req->mac_id;
  7066. if (!vdev) {
  7067. DP_TRACE(NONE, "VDEV not found");
  7068. return 1;
  7069. }
  7070. pdev = vdev->pdev;
  7071. /*
  7072. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  7073. * from param0 to param3 according to below rule:
  7074. *
  7075. * PARAM:
  7076. * - config_param0 : start_offset (stats type)
  7077. * - config_param1 : stats bmask from start offset
  7078. * - config_param2 : stats bmask from start offset + 32
  7079. * - config_param3 : stats bmask from start offset + 64
  7080. */
  7081. if (req->stats == CDP_TXRX_STATS_0) {
  7082. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  7083. req->param1 = 0xFFFFFFFF;
  7084. req->param2 = 0xFFFFFFFF;
  7085. req->param3 = 0xFFFFFFFF;
  7086. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  7087. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  7088. }
  7089. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  7090. req->param1, req->param2, req->param3,
  7091. 0, 0, mac_id);
  7092. }
  7093. /**
  7094. * dp_txrx_stats_request - function to map to firmware and host stats
  7095. * @vdev: virtual handle
  7096. * @req: stats request
  7097. *
  7098. * Return: QDF_STATUS
  7099. */
  7100. static
  7101. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  7102. struct cdp_txrx_stats_req *req)
  7103. {
  7104. int host_stats;
  7105. int fw_stats;
  7106. enum cdp_stats stats;
  7107. int num_stats;
  7108. if (!vdev || !req) {
  7109. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7110. "Invalid vdev/req instance");
  7111. return QDF_STATUS_E_INVAL;
  7112. }
  7113. if (req->mac_id >= WLAN_CFG_MAC_PER_TARGET) {
  7114. dp_err("Invalid mac id request");
  7115. return QDF_STATUS_E_INVAL;
  7116. }
  7117. stats = req->stats;
  7118. if (stats >= CDP_TXRX_MAX_STATS)
  7119. return QDF_STATUS_E_INVAL;
  7120. /*
  7121. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  7122. * has to be updated if new FW HTT stats added
  7123. */
  7124. if (stats > CDP_TXRX_STATS_HTT_MAX)
  7125. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  7126. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  7127. if (stats >= num_stats) {
  7128. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7129. "%s: Invalid stats option: %d", __func__, stats);
  7130. return QDF_STATUS_E_INVAL;
  7131. }
  7132. req->stats = stats;
  7133. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  7134. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  7135. dp_info("stats: %u fw_stats_type: %d host_stats: %d",
  7136. stats, fw_stats, host_stats);
  7137. if (fw_stats != TXRX_FW_STATS_INVALID) {
  7138. /* update request with FW stats type */
  7139. req->stats = fw_stats;
  7140. return dp_fw_stats_process(vdev, req);
  7141. }
  7142. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  7143. (host_stats <= TXRX_HOST_STATS_MAX))
  7144. return dp_print_host_stats(vdev, req);
  7145. else
  7146. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7147. "Wrong Input for TxRx Stats");
  7148. return QDF_STATUS_SUCCESS;
  7149. }
  7150. /*
  7151. * dp_txrx_dump_stats() - Dump statistics
  7152. * @value - Statistics option
  7153. */
  7154. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  7155. enum qdf_stats_verbosity_level level)
  7156. {
  7157. struct dp_soc *soc =
  7158. (struct dp_soc *)psoc;
  7159. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7160. if (!soc) {
  7161. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7162. "%s: soc is NULL", __func__);
  7163. return QDF_STATUS_E_INVAL;
  7164. }
  7165. switch (value) {
  7166. case CDP_TXRX_PATH_STATS:
  7167. dp_txrx_path_stats(soc);
  7168. dp_print_soc_interrupt_stats(soc);
  7169. break;
  7170. case CDP_RX_RING_STATS:
  7171. dp_print_per_ring_stats(soc);
  7172. break;
  7173. case CDP_TXRX_TSO_STATS:
  7174. /* TODO: NOT IMPLEMENTED */
  7175. break;
  7176. case CDP_DUMP_TX_FLOW_POOL_INFO:
  7177. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  7178. break;
  7179. case CDP_DP_NAPI_STATS:
  7180. dp_print_napi_stats(soc);
  7181. break;
  7182. case CDP_TXRX_DESC_STATS:
  7183. /* TODO: NOT IMPLEMENTED */
  7184. break;
  7185. default:
  7186. status = QDF_STATUS_E_INVAL;
  7187. break;
  7188. }
  7189. return status;
  7190. }
  7191. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7192. /**
  7193. * dp_update_flow_control_parameters() - API to store datapath
  7194. * config parameters
  7195. * @soc: soc handle
  7196. * @cfg: ini parameter handle
  7197. *
  7198. * Return: void
  7199. */
  7200. static inline
  7201. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7202. struct cdp_config_params *params)
  7203. {
  7204. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  7205. params->tx_flow_stop_queue_threshold;
  7206. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  7207. params->tx_flow_start_queue_offset;
  7208. }
  7209. #else
  7210. static inline
  7211. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7212. struct cdp_config_params *params)
  7213. {
  7214. }
  7215. #endif
  7216. #ifdef WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT
  7217. /* Max packet limit for TX Comp packet loop (dp_tx_comp_handler) */
  7218. #define DP_TX_COMP_LOOP_PKT_LIMIT_MAX 1024
  7219. /* Max packet limit for RX REAP Loop (dp_rx_process) */
  7220. #define DP_RX_REAP_LOOP_PKT_LIMIT_MAX 1024
  7221. static
  7222. void dp_update_rx_soft_irq_limit_params(struct dp_soc *soc,
  7223. struct cdp_config_params *params)
  7224. {
  7225. soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit =
  7226. params->tx_comp_loop_pkt_limit;
  7227. if (params->tx_comp_loop_pkt_limit < DP_TX_COMP_LOOP_PKT_LIMIT_MAX)
  7228. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check = true;
  7229. else
  7230. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check = false;
  7231. soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit =
  7232. params->rx_reap_loop_pkt_limit;
  7233. if (params->rx_reap_loop_pkt_limit < DP_RX_REAP_LOOP_PKT_LIMIT_MAX)
  7234. soc->wlan_cfg_ctx->rx_enable_eol_data_check = true;
  7235. else
  7236. soc->wlan_cfg_ctx->rx_enable_eol_data_check = false;
  7237. soc->wlan_cfg_ctx->rx_hp_oos_update_limit =
  7238. params->rx_hp_oos_update_limit;
  7239. dp_info("tx_comp_loop_pkt_limit %u tx_comp_enable_eol_data_check %u rx_reap_loop_pkt_limit %u rx_enable_eol_data_check %u rx_hp_oos_update_limit %u",
  7240. soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit,
  7241. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check,
  7242. soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit,
  7243. soc->wlan_cfg_ctx->rx_enable_eol_data_check,
  7244. soc->wlan_cfg_ctx->rx_hp_oos_update_limit);
  7245. }
  7246. #else
  7247. static inline
  7248. void dp_update_rx_soft_irq_limit_params(struct dp_soc *soc,
  7249. struct cdp_config_params *params)
  7250. { }
  7251. #endif /* WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT */
  7252. /**
  7253. * dp_update_config_parameters() - API to store datapath
  7254. * config parameters
  7255. * @soc: soc handle
  7256. * @cfg: ini parameter handle
  7257. *
  7258. * Return: status
  7259. */
  7260. static
  7261. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  7262. struct cdp_config_params *params)
  7263. {
  7264. struct dp_soc *soc = (struct dp_soc *)psoc;
  7265. if (!(soc)) {
  7266. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7267. "%s: Invalid handle", __func__);
  7268. return QDF_STATUS_E_INVAL;
  7269. }
  7270. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  7271. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  7272. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  7273. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  7274. params->tcp_udp_checksumoffload;
  7275. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  7276. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  7277. soc->wlan_cfg_ctx->gro_enabled = params->gro_enable;
  7278. dp_update_rx_soft_irq_limit_params(soc, params);
  7279. dp_update_flow_control_parameters(soc, params);
  7280. return QDF_STATUS_SUCCESS;
  7281. }
  7282. static struct cdp_wds_ops dp_ops_wds = {
  7283. .vdev_set_wds = dp_vdev_set_wds,
  7284. #ifdef WDS_VENDOR_EXTENSION
  7285. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  7286. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  7287. #endif
  7288. };
  7289. /*
  7290. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  7291. * @vdev_handle - datapath vdev handle
  7292. * @callback - callback function
  7293. * @ctxt: callback context
  7294. *
  7295. */
  7296. static void
  7297. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  7298. ol_txrx_data_tx_cb callback, void *ctxt)
  7299. {
  7300. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7301. vdev->tx_non_std_data_callback.func = callback;
  7302. vdev->tx_non_std_data_callback.ctxt = ctxt;
  7303. }
  7304. /**
  7305. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  7306. * @pdev_hdl: datapath pdev handle
  7307. *
  7308. * Return: opaque pointer to dp txrx handle
  7309. */
  7310. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  7311. {
  7312. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7313. return pdev->dp_txrx_handle;
  7314. }
  7315. /**
  7316. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  7317. * @pdev_hdl: datapath pdev handle
  7318. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  7319. *
  7320. * Return: void
  7321. */
  7322. static void
  7323. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  7324. {
  7325. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7326. pdev->dp_txrx_handle = dp_txrx_hdl;
  7327. }
  7328. /**
  7329. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  7330. * @soc_handle: datapath soc handle
  7331. *
  7332. * Return: opaque pointer to external dp (non-core DP)
  7333. */
  7334. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  7335. {
  7336. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7337. return soc->external_txrx_handle;
  7338. }
  7339. /**
  7340. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  7341. * @soc_handle: datapath soc handle
  7342. * @txrx_handle: opaque pointer to external dp (non-core DP)
  7343. *
  7344. * Return: void
  7345. */
  7346. static void
  7347. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  7348. {
  7349. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7350. soc->external_txrx_handle = txrx_handle;
  7351. }
  7352. /**
  7353. * dp_soc_map_pdev_to_lmac() - Save pdev_id to lmac_id mapping
  7354. * @pdev_hdl: datapath pdev handle
  7355. * @lmac_id: lmac id
  7356. *
  7357. * Return: void
  7358. */
  7359. static void
  7360. dp_soc_map_pdev_to_lmac(struct cdp_pdev *pdev_hdl, uint32_t lmac_id)
  7361. {
  7362. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7363. struct dp_soc *soc = pdev->soc;
  7364. pdev->lmac_id = lmac_id;
  7365. wlan_cfg_set_hw_macid(soc->wlan_cfg_ctx,
  7366. pdev->pdev_id,
  7367. (lmac_id + 1));
  7368. }
  7369. /**
  7370. * dp_soc_set_pdev_status_down() - set pdev down/up status
  7371. * @pdev_hdl: datapath pdev handle
  7372. * @is_pdev_down: pdev down/up status
  7373. *
  7374. * Return: void
  7375. */
  7376. static void
  7377. dp_soc_set_pdev_status_down(struct cdp_pdev *pdev_hdl, bool is_pdev_down)
  7378. {
  7379. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7380. pdev->is_pdev_down = is_pdev_down;
  7381. }
  7382. /**
  7383. * dp_get_cfg_capabilities() - get dp capabilities
  7384. * @soc_handle: datapath soc handle
  7385. * @dp_caps: enum for dp capabilities
  7386. *
  7387. * Return: bool to determine if dp caps is enabled
  7388. */
  7389. static bool
  7390. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  7391. enum cdp_capabilities dp_caps)
  7392. {
  7393. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7394. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  7395. }
  7396. #ifdef FEATURE_AST
  7397. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  7398. {
  7399. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  7400. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  7401. struct dp_soc *soc = (struct dp_soc *)vdev->pdev->soc;
  7402. /*
  7403. * For BSS peer, new peer is not created on alloc_node if the
  7404. * peer with same address already exists , instead refcnt is
  7405. * increased for existing peer. Correspondingly in delete path,
  7406. * only refcnt is decreased; and peer is only deleted , when all
  7407. * references are deleted. So delete_in_progress should not be set
  7408. * for bss_peer, unless only 2 reference remains (peer map reference
  7409. * and peer hash table reference).
  7410. */
  7411. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2))
  7412. return;
  7413. qdf_spin_lock_bh(&soc->ast_lock);
  7414. peer->delete_in_progress = true;
  7415. dp_peer_delete_ast_entries(soc, peer);
  7416. qdf_spin_unlock_bh(&soc->ast_lock);
  7417. }
  7418. #endif
  7419. #ifdef ATH_SUPPORT_NAC_RSSI
  7420. /**
  7421. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  7422. * @vdev_hdl: DP vdev handle
  7423. * @rssi: rssi value
  7424. *
  7425. * Return: 0 for success. nonzero for failure.
  7426. */
  7427. static QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  7428. char *mac_addr,
  7429. uint8_t *rssi)
  7430. {
  7431. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  7432. struct dp_pdev *pdev = vdev->pdev;
  7433. struct dp_neighbour_peer *peer = NULL;
  7434. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  7435. *rssi = 0;
  7436. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  7437. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  7438. neighbour_peer_list_elem) {
  7439. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  7440. mac_addr, QDF_MAC_ADDR_SIZE) == 0) {
  7441. *rssi = peer->rssi;
  7442. status = QDF_STATUS_SUCCESS;
  7443. break;
  7444. }
  7445. }
  7446. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  7447. return status;
  7448. }
  7449. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  7450. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  7451. uint8_t chan_num)
  7452. {
  7453. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7454. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  7455. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7456. pdev->nac_rssi_filtering = 1;
  7457. /* Store address of NAC (neighbour peer) which will be checked
  7458. * against TA of received packets.
  7459. */
  7460. if (cmd == CDP_NAC_PARAM_ADD) {
  7461. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  7462. client_macaddr);
  7463. } else if (cmd == CDP_NAC_PARAM_DEL) {
  7464. dp_update_filter_neighbour_peers(vdev_handle,
  7465. DP_NAC_PARAM_DEL,
  7466. client_macaddr);
  7467. }
  7468. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  7469. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  7470. ((void *)vdev->pdev->ctrl_pdev,
  7471. vdev->vdev_id, cmd, bssid);
  7472. return QDF_STATUS_SUCCESS;
  7473. }
  7474. #endif
  7475. /**
  7476. * dp_enable_peer_based_pktlog() - Set Flag for peer based filtering
  7477. * for pktlog
  7478. * @txrx_pdev_handle: cdp_pdev handle
  7479. * @enb_dsb: Enable or disable peer based filtering
  7480. *
  7481. * Return: QDF_STATUS
  7482. */
  7483. static int
  7484. dp_enable_peer_based_pktlog(
  7485. struct cdp_pdev *txrx_pdev_handle,
  7486. char *mac_addr, uint8_t enb_dsb)
  7487. {
  7488. struct dp_peer *peer;
  7489. uint8_t local_id;
  7490. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev_handle;
  7491. peer = (struct dp_peer *)dp_find_peer_by_addr(txrx_pdev_handle,
  7492. mac_addr, &local_id);
  7493. if (!peer) {
  7494. dp_err("Invalid Peer");
  7495. return QDF_STATUS_E_FAILURE;
  7496. }
  7497. peer->peer_based_pktlog_filter = enb_dsb;
  7498. pdev->dp_peer_based_pktlog = enb_dsb;
  7499. return QDF_STATUS_SUCCESS;
  7500. }
  7501. #ifndef WLAN_SUPPORT_RX_TAG_STATISTICS
  7502. /**
  7503. * dp_dump_pdev_rx_protocol_tag_stats - dump the number of packets tagged for
  7504. * given protocol type (RX_PROTOCOL_TAG_ALL indicates for all protocol)
  7505. * @pdev_handle: cdp_pdev handle
  7506. * @protocol_type: protocol type for which stats should be displayed
  7507. *
  7508. * Return: none
  7509. */
  7510. static inline void
  7511. dp_dump_pdev_rx_protocol_tag_stats(struct cdp_pdev *pdev_handle,
  7512. uint16_t protocol_type)
  7513. {
  7514. }
  7515. #endif /* WLAN_SUPPORT_RX_TAG_STATISTICS */
  7516. #ifndef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  7517. /**
  7518. * dp_update_pdev_rx_protocol_tag - Add/remove a protocol tag that should be
  7519. * applied to the desired protocol type packets
  7520. * @txrx_pdev_handle: cdp_pdev handle
  7521. * @enable_rx_protocol_tag - bitmask that indicates what protocol types
  7522. * are enabled for tagging. zero indicates disable feature, non-zero indicates
  7523. * enable feature
  7524. * @protocol_type: new protocol type for which the tag is being added
  7525. * @tag: user configured tag for the new protocol
  7526. *
  7527. * Return: Success
  7528. */
  7529. static inline QDF_STATUS
  7530. dp_update_pdev_rx_protocol_tag(struct cdp_pdev *pdev_handle,
  7531. uint32_t enable_rx_protocol_tag,
  7532. uint16_t protocol_type,
  7533. uint16_t tag)
  7534. {
  7535. return QDF_STATUS_SUCCESS;
  7536. }
  7537. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  7538. #ifndef WLAN_SUPPORT_RX_FLOW_TAG
  7539. /**
  7540. * dp_set_rx_flow_tag - add/delete a flow
  7541. * @pdev_handle: cdp_pdev handle
  7542. * @flow_info: flow tuple that is to be added to/deleted from flow search table
  7543. *
  7544. * Return: Success
  7545. */
  7546. static inline QDF_STATUS
  7547. dp_set_rx_flow_tag(struct cdp_pdev *pdev_handle,
  7548. struct cdp_rx_flow_info *flow_info)
  7549. {
  7550. return QDF_STATUS_SUCCESS;
  7551. }
  7552. /**
  7553. * dp_dump_rx_flow_tag_stats - dump the number of packets tagged for
  7554. * given flow 5-tuple
  7555. * @pdev_handle: cdp_pdev handle
  7556. * @flow_info: flow 5-tuple for which stats should be displayed
  7557. *
  7558. * Return: Success
  7559. */
  7560. static inline QDF_STATUS
  7561. dp_dump_rx_flow_tag_stats(struct cdp_pdev *pdev_handle,
  7562. struct cdp_rx_flow_info *flow_info)
  7563. {
  7564. return QDF_STATUS_SUCCESS;
  7565. }
  7566. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  7567. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  7568. uint32_t max_peers,
  7569. uint32_t max_ast_index,
  7570. bool peer_map_unmap_v2)
  7571. {
  7572. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7573. soc->max_peers = max_peers;
  7574. qdf_print ("%s max_peers %u, max_ast_index: %u\n",
  7575. __func__, max_peers, max_ast_index);
  7576. wlan_cfg_set_max_ast_idx(soc->wlan_cfg_ctx, max_ast_index);
  7577. if (dp_peer_find_attach(soc))
  7578. return QDF_STATUS_E_FAILURE;
  7579. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  7580. return QDF_STATUS_SUCCESS;
  7581. }
  7582. /**
  7583. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  7584. * @dp_pdev: dp pdev handle
  7585. * @ctrl_pdev: UMAC ctrl pdev handle
  7586. *
  7587. * Return: void
  7588. */
  7589. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  7590. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  7591. {
  7592. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  7593. pdev->ctrl_pdev = ctrl_pdev;
  7594. }
  7595. static void dp_set_rate_stats_cap(struct cdp_soc_t *soc_hdl,
  7596. uint8_t val)
  7597. {
  7598. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7599. soc->wlanstats_enabled = val;
  7600. }
  7601. static void dp_soc_set_rate_stats_ctx(struct cdp_soc_t *soc_handle,
  7602. void *stats_ctx)
  7603. {
  7604. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7605. soc->rate_stats_ctx = stats_ctx;
  7606. }
  7607. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  7608. static void dp_flush_rate_stats_req(struct cdp_soc_t *soc_hdl,
  7609. struct cdp_pdev *pdev_hdl)
  7610. {
  7611. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7612. struct dp_soc *soc = (struct dp_soc *)pdev->soc;
  7613. struct dp_vdev *vdev = NULL;
  7614. struct dp_peer *peer = NULL;
  7615. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  7616. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  7617. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  7618. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  7619. if (peer && !peer->bss_peer)
  7620. dp_wdi_event_handler(
  7621. WDI_EVENT_FLUSH_RATE_STATS_REQ,
  7622. pdev->soc, peer->wlanstats_ctx,
  7623. peer->peer_ids[0],
  7624. WDI_NO_VAL, pdev->pdev_id);
  7625. }
  7626. }
  7627. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  7628. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  7629. }
  7630. #else
  7631. static inline void
  7632. dp_flush_rate_stats_req(struct cdp_soc_t *soc_hdl,
  7633. struct cdp_pdev *pdev_hdl)
  7634. {
  7635. }
  7636. #endif
  7637. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  7638. static void dp_peer_flush_rate_stats(struct cdp_soc_t *soc,
  7639. struct cdp_pdev *pdev_handle,
  7640. void *buf)
  7641. {
  7642. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7643. dp_wdi_event_handler(WDI_EVENT_PEER_FLUSH_RATE_STATS,
  7644. pdev->soc, buf, HTT_INVALID_PEER,
  7645. WDI_NO_VAL, pdev->pdev_id);
  7646. }
  7647. #else
  7648. static inline void
  7649. dp_peer_flush_rate_stats(struct cdp_soc_t *soc,
  7650. struct cdp_pdev *pdev_handle,
  7651. void *buf)
  7652. {
  7653. }
  7654. #endif
  7655. static void *dp_soc_get_rate_stats_ctx(struct cdp_soc_t *soc_handle)
  7656. {
  7657. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7658. return soc->rate_stats_ctx;
  7659. }
  7660. /*
  7661. * dp_get_cfg() - get dp cfg
  7662. * @soc: cdp soc handle
  7663. * @cfg: cfg enum
  7664. *
  7665. * Return: cfg value
  7666. */
  7667. static uint32_t dp_get_cfg(void *soc, enum cdp_dp_cfg cfg)
  7668. {
  7669. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  7670. uint32_t value = 0;
  7671. switch (cfg) {
  7672. case cfg_dp_enable_data_stall:
  7673. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  7674. break;
  7675. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  7676. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  7677. break;
  7678. case cfg_dp_tso_enable:
  7679. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  7680. break;
  7681. case cfg_dp_lro_enable:
  7682. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  7683. break;
  7684. case cfg_dp_gro_enable:
  7685. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  7686. break;
  7687. case cfg_dp_tx_flow_start_queue_offset:
  7688. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  7689. break;
  7690. case cfg_dp_tx_flow_stop_queue_threshold:
  7691. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  7692. break;
  7693. case cfg_dp_disable_intra_bss_fwd:
  7694. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  7695. break;
  7696. default:
  7697. value = 0;
  7698. }
  7699. return value;
  7700. }
  7701. #ifdef PEER_FLOW_CONTROL
  7702. /**
  7703. * dp_tx_flow_ctrl_configure_pdev() - Configure flow control params
  7704. * @pdev_hdl: datapath pdev handle
  7705. * @param: ol ath params
  7706. * @value: value of the flag
  7707. * @buff: Buffer to be passed
  7708. *
  7709. * Implemented this function same as legacy function. In legacy code, single
  7710. * function is used to display stats and update pdev params.
  7711. *
  7712. * Return: 0 for success. nonzero for failure.
  7713. */
  7714. static uint32_t dp_tx_flow_ctrl_configure_pdev(void *pdev_handle,
  7715. enum _ol_ath_param_t param,
  7716. uint32_t value, void *buff)
  7717. {
  7718. struct dp_soc *soc = NULL;
  7719. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7720. if (qdf_unlikely(!pdev))
  7721. return 1;
  7722. soc = pdev->soc;
  7723. if (!soc)
  7724. return 1;
  7725. switch (param) {
  7726. #ifdef QCA_ENH_V3_STATS_SUPPORT
  7727. case OL_ATH_PARAM_VIDEO_DELAY_STATS_FC:
  7728. if (value)
  7729. pdev->delay_stats_flag = true;
  7730. else
  7731. pdev->delay_stats_flag = false;
  7732. break;
  7733. case OL_ATH_PARAM_VIDEO_STATS_FC:
  7734. qdf_print("------- TID Stats ------\n");
  7735. dp_pdev_print_tid_stats(pdev);
  7736. qdf_print("------ Delay Stats ------\n");
  7737. dp_pdev_print_delay_stats(pdev);
  7738. break;
  7739. #endif
  7740. case OL_ATH_PARAM_TOTAL_Q_SIZE:
  7741. {
  7742. uint32_t tx_min, tx_max;
  7743. tx_min = wlan_cfg_get_min_tx_desc(soc->wlan_cfg_ctx);
  7744. tx_max = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  7745. if (!buff) {
  7746. if ((value >= tx_min) && (value <= tx_max)) {
  7747. pdev->num_tx_allowed = value;
  7748. } else {
  7749. QDF_TRACE(QDF_MODULE_ID_DP,
  7750. QDF_TRACE_LEVEL_INFO,
  7751. "Failed to update num_tx_allowed, Q_min = %d Q_max = %d",
  7752. tx_min, tx_max);
  7753. break;
  7754. }
  7755. } else {
  7756. *(int *)buff = pdev->num_tx_allowed;
  7757. }
  7758. }
  7759. break;
  7760. default:
  7761. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7762. "%s: not handled param %d ", __func__, param);
  7763. break;
  7764. }
  7765. return 0;
  7766. }
  7767. #endif
  7768. /**
  7769. * dp_set_pdev_pcp_tid_map_wifi3(): update pcp tid map in pdev
  7770. * @vdev: DP_PDEV handle
  7771. * @pcp: pcp value
  7772. * @tid: tid value passed by the user
  7773. *
  7774. * Return: QDF_STATUS_SUCCESS on success
  7775. */
  7776. static QDF_STATUS dp_set_pdev_pcp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  7777. uint8_t pcp, uint8_t tid)
  7778. {
  7779. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7780. struct dp_soc *soc = pdev->soc;
  7781. soc->pcp_tid_map[pcp] = tid;
  7782. hal_tx_update_pcp_tid_map(soc->hal_soc, pcp, tid);
  7783. return QDF_STATUS_SUCCESS;
  7784. }
  7785. /**
  7786. * dp_set_pdev_tidmap_prty_wifi3(): update tidmap priority in pdev
  7787. * @vdev: DP_PDEV handle
  7788. * @prio: tidmap priority value passed by the user
  7789. *
  7790. * Return: QDF_STATUS_SUCCESS on success
  7791. */
  7792. static QDF_STATUS dp_set_pdev_tidmap_prty_wifi3(struct cdp_pdev *pdev_handle,
  7793. uint8_t prio)
  7794. {
  7795. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7796. struct dp_soc *soc = pdev->soc;
  7797. soc->tidmap_prty = prio;
  7798. hal_tx_set_tidmap_prty(soc->hal_soc, prio);
  7799. return QDF_STATUS_SUCCESS;
  7800. }
  7801. /**
  7802. * dp_set_vdev_pcp_tid_map_wifi3(): update pcp tid map in vdev
  7803. * @vdev: DP_VDEV handle
  7804. * @pcp: pcp value
  7805. * @tid: tid value passed by the user
  7806. *
  7807. * Return: QDF_STATUS_SUCCESS on success
  7808. */
  7809. static QDF_STATUS dp_set_vdev_pcp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  7810. uint8_t pcp, uint8_t tid)
  7811. {
  7812. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7813. vdev->pcp_tid_map[pcp] = tid;
  7814. return QDF_STATUS_SUCCESS;
  7815. }
  7816. /**
  7817. * dp_set_vdev_tidmap_tbl_id_wifi3(): update tidmapi tbl id in vdev
  7818. * @vdev: DP_VDEV handle
  7819. * @mapid: map_id value passed by the user
  7820. *
  7821. * Return: QDF_STATUS_SUCCESS on success
  7822. */
  7823. static QDF_STATUS dp_set_vdev_tidmap_tbl_id_wifi3(struct cdp_vdev *vdev_handle,
  7824. uint8_t mapid)
  7825. {
  7826. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7827. vdev->tidmap_tbl_id = mapid;
  7828. return QDF_STATUS_SUCCESS;
  7829. }
  7830. /**
  7831. * dp_set_vdev_tidmap_prty_wifi3(): update tidmap priority in vdev
  7832. * @vdev: DP_VDEV handle
  7833. * @prio: tidmap priority value passed by the user
  7834. *
  7835. * Return: QDF_STATUS_SUCCESS on success
  7836. */
  7837. static QDF_STATUS dp_set_vdev_tidmap_prty_wifi3(struct cdp_vdev *vdev_handle,
  7838. uint8_t prio)
  7839. {
  7840. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7841. vdev->tidmap_prty = prio;
  7842. return QDF_STATUS_SUCCESS;
  7843. }
  7844. static struct cdp_cmn_ops dp_ops_cmn = {
  7845. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  7846. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  7847. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  7848. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  7849. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  7850. .txrx_pdev_deinit = dp_pdev_deinit_wifi3,
  7851. .txrx_peer_create = dp_peer_create_wifi3,
  7852. .txrx_peer_setup = dp_peer_setup_wifi3,
  7853. #ifdef FEATURE_AST
  7854. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  7855. #else
  7856. .txrx_peer_teardown = NULL,
  7857. #endif
  7858. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  7859. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  7860. .txrx_peer_get_ast_info_by_soc = dp_peer_get_ast_info_by_soc_wifi3,
  7861. .txrx_peer_get_ast_info_by_pdev =
  7862. dp_peer_get_ast_info_by_pdevid_wifi3,
  7863. .txrx_peer_ast_delete_by_soc =
  7864. dp_peer_ast_entry_del_by_soc,
  7865. .txrx_peer_ast_delete_by_pdev =
  7866. dp_peer_ast_entry_del_by_pdev,
  7867. .txrx_peer_delete = dp_peer_delete_wifi3,
  7868. .txrx_vdev_register = dp_vdev_register_wifi3,
  7869. .txrx_vdev_flush_peers = dp_vdev_flush_peers,
  7870. .txrx_soc_detach = dp_soc_detach_wifi3,
  7871. .txrx_soc_deinit = dp_soc_deinit_wifi3,
  7872. .txrx_soc_init = dp_soc_init_wifi3,
  7873. .txrx_tso_soc_attach = dp_tso_soc_attach,
  7874. .txrx_tso_soc_detach = dp_tso_soc_detach,
  7875. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  7876. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  7877. .txrx_get_mon_vdev_from_pdev = dp_get_mon_vdev_from_pdev_wifi3,
  7878. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  7879. .txrx_ath_getstats = dp_get_device_stats,
  7880. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  7881. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  7882. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  7883. .delba_process = dp_delba_process_wifi3,
  7884. .set_addba_response = dp_set_addba_response,
  7885. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  7886. .flush_cache_rx_queue = NULL,
  7887. /* TODO: get API's for dscp-tid need to be added*/
  7888. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  7889. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  7890. .hmmc_tid_override_en = dp_hmmc_tid_override_en_wifi3,
  7891. .set_hmmc_tid_val = dp_set_hmmc_tid_val_wifi3,
  7892. .txrx_get_total_per = dp_get_total_per,
  7893. .txrx_stats_request = dp_txrx_stats_request,
  7894. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  7895. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  7896. .txrx_get_vow_config_frm_pdev = dp_get_delay_stats_flag,
  7897. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  7898. .txrx_set_nac = dp_set_nac,
  7899. .txrx_get_tx_pending = dp_get_tx_pending,
  7900. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  7901. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  7902. .display_stats = dp_txrx_dump_stats,
  7903. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  7904. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  7905. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  7906. .txrx_intr_detach = dp_soc_interrupt_detach,
  7907. .set_pn_check = dp_set_pn_check_wifi3,
  7908. .update_config_parameters = dp_update_config_parameters,
  7909. /* TODO: Add other functions */
  7910. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  7911. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  7912. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  7913. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  7914. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  7915. .map_pdev_to_lmac = dp_soc_map_pdev_to_lmac,
  7916. .set_pdev_status_down = dp_soc_set_pdev_status_down,
  7917. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  7918. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  7919. .tx_send = dp_tx_send,
  7920. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  7921. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  7922. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  7923. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  7924. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  7925. .txrx_get_os_rx_handles_from_vdev =
  7926. dp_get_os_rx_handles_from_vdev_wifi3,
  7927. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  7928. .get_dp_capabilities = dp_get_cfg_capabilities,
  7929. .txrx_get_cfg = dp_get_cfg,
  7930. .set_rate_stats_ctx = dp_soc_set_rate_stats_ctx,
  7931. .get_rate_stats_ctx = dp_soc_get_rate_stats_ctx,
  7932. .txrx_peer_flush_rate_stats = dp_peer_flush_rate_stats,
  7933. .txrx_flush_rate_stats_request = dp_flush_rate_stats_req,
  7934. .set_pdev_pcp_tid_map = dp_set_pdev_pcp_tid_map_wifi3,
  7935. .set_pdev_tidmap_prty = dp_set_pdev_tidmap_prty_wifi3,
  7936. .set_vdev_pcp_tid_map = dp_set_vdev_pcp_tid_map_wifi3,
  7937. .set_vdev_tidmap_prty = dp_set_vdev_tidmap_prty_wifi3,
  7938. .set_vdev_tidmap_tbl_id = dp_set_vdev_tidmap_tbl_id_wifi3,
  7939. .txrx_cp_peer_del_response = dp_cp_peer_del_resp_handler,
  7940. #ifdef QCA_MULTIPASS_SUPPORT
  7941. .set_vlan_groupkey = dp_set_vlan_groupkey,
  7942. #endif
  7943. };
  7944. static struct cdp_ctrl_ops dp_ops_ctrl = {
  7945. .txrx_peer_authorize = dp_peer_authorize,
  7946. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  7947. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  7948. #ifdef MESH_MODE_SUPPORT
  7949. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  7950. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  7951. #endif
  7952. .txrx_set_vdev_param = dp_set_vdev_param,
  7953. .txrx_peer_set_nawds = dp_peer_set_nawds,
  7954. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  7955. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  7956. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  7957. .txrx_update_filter_neighbour_peers =
  7958. dp_update_filter_neighbour_peers,
  7959. .txrx_get_sec_type = dp_get_sec_type,
  7960. /* TODO: Add other functions */
  7961. .txrx_wdi_event_sub = dp_wdi_event_sub,
  7962. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  7963. #ifdef WDI_EVENT_ENABLE
  7964. .txrx_get_pldev = dp_get_pldev,
  7965. #endif
  7966. .txrx_set_pdev_param = dp_set_pdev_param,
  7967. #ifdef ATH_SUPPORT_NAC_RSSI
  7968. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  7969. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  7970. #endif
  7971. .set_key = dp_set_michael_key,
  7972. .txrx_get_vdev_param = dp_get_vdev_param,
  7973. .enable_peer_based_pktlog = dp_enable_peer_based_pktlog,
  7974. .calculate_delay_stats = dp_calculate_delay_stats,
  7975. #ifdef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  7976. .txrx_update_pdev_rx_protocol_tag = dp_update_pdev_rx_protocol_tag,
  7977. #ifdef WLAN_SUPPORT_RX_TAG_STATISTICS
  7978. .txrx_dump_pdev_rx_protocol_tag_stats =
  7979. dp_dump_pdev_rx_protocol_tag_stats,
  7980. #endif /* WLAN_SUPPORT_RX_TAG_STATISTICS */
  7981. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  7982. #ifdef WLAN_SUPPORT_RX_FLOW_TAG
  7983. .txrx_set_rx_flow_tag = dp_set_rx_flow_tag,
  7984. .txrx_dump_rx_flow_tag_stats = dp_dump_rx_flow_tag_stats,
  7985. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  7986. #ifdef QCA_MULTIPASS_SUPPORT
  7987. .txrx_peer_set_vlan_id = dp_peer_set_vlan_id,
  7988. #endif /*QCA_MULTIPASS_SUPPORT*/
  7989. #if defined(WLAN_TX_PKT_CAPTURE_ENH) || defined(WLAN_RX_PKT_CAPTURE_ENH)
  7990. .txrx_update_peer_pkt_capture_params =
  7991. dp_peer_update_pkt_capture_params,
  7992. #endif /* WLAN_TX_PKT_CAPTURE_ENH || WLAN_RX_PKT_CAPTURE_ENH */
  7993. };
  7994. static struct cdp_me_ops dp_ops_me = {
  7995. #ifdef ATH_SUPPORT_IQUE
  7996. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  7997. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  7998. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  7999. #endif
  8000. };
  8001. static struct cdp_mon_ops dp_ops_mon = {
  8002. .txrx_monitor_set_filter_ucast_data = NULL,
  8003. .txrx_monitor_set_filter_mcast_data = NULL,
  8004. .txrx_monitor_set_filter_non_data = NULL,
  8005. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  8006. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  8007. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  8008. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  8009. /* Added support for HK advance filter */
  8010. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  8011. .txrx_monitor_record_channel = dp_pdev_set_monitor_channel,
  8012. };
  8013. static struct cdp_host_stats_ops dp_ops_host_stats = {
  8014. .txrx_per_peer_stats = dp_get_host_peer_stats,
  8015. .get_fw_peer_stats = dp_get_fw_peer_stats,
  8016. .get_htt_stats = dp_get_htt_stats,
  8017. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  8018. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  8019. .txrx_stats_publish = dp_txrx_stats_publish,
  8020. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  8021. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  8022. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  8023. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  8024. .txrx_get_ratekbps = dp_txrx_get_ratekbps,
  8025. .configure_rate_stats = dp_set_rate_stats_cap,
  8026. .txrx_update_vdev_stats = dp_txrx_update_vdev_host_stats,
  8027. /* TODO */
  8028. };
  8029. static struct cdp_raw_ops dp_ops_raw = {
  8030. /* TODO */
  8031. };
  8032. #ifdef PEER_FLOW_CONTROL
  8033. static struct cdp_pflow_ops dp_ops_pflow = {
  8034. dp_tx_flow_ctrl_configure_pdev,
  8035. };
  8036. #endif /* CONFIG_WIN */
  8037. #ifdef FEATURE_RUNTIME_PM
  8038. /**
  8039. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  8040. * @opaque_pdev: DP pdev context
  8041. *
  8042. * DP is ready to runtime suspend if there are no pending TX packets.
  8043. *
  8044. * Return: QDF_STATUS
  8045. */
  8046. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  8047. {
  8048. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8049. struct dp_soc *soc = pdev->soc;
  8050. /* Abort if there are any pending TX packets */
  8051. if (dp_get_tx_pending(opaque_pdev) > 0) {
  8052. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  8053. FL("Abort suspend due to pending TX packets"));
  8054. return QDF_STATUS_E_AGAIN;
  8055. }
  8056. if (soc->intr_mode == DP_INTR_POLL)
  8057. qdf_timer_stop(&soc->int_timer);
  8058. return QDF_STATUS_SUCCESS;
  8059. }
  8060. /**
  8061. * dp_flush_ring_hptp() - Update ring shadow
  8062. * register HP/TP address when runtime
  8063. * resume
  8064. * @opaque_soc: DP soc context
  8065. *
  8066. * Return: None
  8067. */
  8068. static
  8069. void dp_flush_ring_hptp(struct dp_soc *soc, hal_ring_handle_t hal_srng)
  8070. {
  8071. if (hal_srng) {
  8072. /* Acquire the lock */
  8073. hal_srng_access_start(soc->hal_soc, hal_srng);
  8074. hal_srng_access_end(soc->hal_soc, hal_srng);
  8075. }
  8076. }
  8077. /**
  8078. * dp_runtime_resume() - ensure DP is ready to runtime resume
  8079. * @opaque_pdev: DP pdev context
  8080. *
  8081. * Resume DP for runtime PM.
  8082. *
  8083. * Return: QDF_STATUS
  8084. */
  8085. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  8086. {
  8087. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8088. struct dp_soc *soc = pdev->soc;
  8089. int i;
  8090. if (soc->intr_mode == DP_INTR_POLL)
  8091. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  8092. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  8093. dp_flush_ring_hptp(soc, soc->tcl_data_ring[i].hal_srng);
  8094. }
  8095. dp_flush_ring_hptp(soc, soc->reo_cmd_ring.hal_srng);
  8096. return QDF_STATUS_SUCCESS;
  8097. }
  8098. #endif /* FEATURE_RUNTIME_PM */
  8099. /**
  8100. * dp_tx_get_success_ack_stats() - get tx success completion count
  8101. * @opaque_pdev: dp pdev context
  8102. * @vdevid: vdev identifier
  8103. *
  8104. * Return: tx success ack count
  8105. */
  8106. static uint32_t dp_tx_get_success_ack_stats(struct cdp_pdev *pdev,
  8107. uint8_t vdev_id)
  8108. {
  8109. struct dp_vdev *vdev =
  8110. (struct dp_vdev *)dp_get_vdev_from_vdev_id_wifi3(pdev,
  8111. vdev_id);
  8112. struct dp_soc *soc = ((struct dp_pdev *)pdev)->soc;
  8113. struct cdp_vdev_stats *vdev_stats = NULL;
  8114. uint32_t tx_success;
  8115. if (!vdev) {
  8116. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  8117. FL("Invalid vdev id %d"), vdev_id);
  8118. return 0;
  8119. }
  8120. vdev_stats = qdf_mem_malloc_atomic(sizeof(struct cdp_vdev_stats));
  8121. if (!vdev_stats) {
  8122. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  8123. "DP alloc failure - unable to get alloc vdev stats");
  8124. return 0;
  8125. }
  8126. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  8127. dp_aggregate_vdev_stats(vdev, vdev_stats);
  8128. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  8129. tx_success = vdev_stats->tx.tx_success.num;
  8130. qdf_mem_free(vdev_stats);
  8131. return tx_success;
  8132. }
  8133. #ifdef DP_PEER_EXTENDED_API
  8134. static struct cdp_misc_ops dp_ops_misc = {
  8135. #ifdef FEATURE_WLAN_TDLS
  8136. .tx_non_std = dp_tx_non_std,
  8137. #endif /* FEATURE_WLAN_TDLS */
  8138. .get_opmode = dp_get_opmode,
  8139. #ifdef FEATURE_RUNTIME_PM
  8140. .runtime_suspend = dp_runtime_suspend,
  8141. .runtime_resume = dp_runtime_resume,
  8142. #endif /* FEATURE_RUNTIME_PM */
  8143. .pkt_log_init = dp_pkt_log_init,
  8144. .pkt_log_con_service = dp_pkt_log_con_service,
  8145. .get_num_rx_contexts = dp_get_num_rx_contexts,
  8146. .get_tx_ack_stats = dp_tx_get_success_ack_stats,
  8147. };
  8148. #endif
  8149. #ifdef DP_FLOW_CTL
  8150. static struct cdp_flowctl_ops dp_ops_flowctl = {
  8151. /* WIFI 3.0 DP implement as required. */
  8152. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  8153. .flow_pool_map_handler = dp_tx_flow_pool_map,
  8154. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  8155. .register_pause_cb = dp_txrx_register_pause_cb,
  8156. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  8157. .tx_desc_thresh_reached = dp_tx_desc_thresh_reached,
  8158. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  8159. };
  8160. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  8161. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8162. };
  8163. #endif
  8164. #ifdef IPA_OFFLOAD
  8165. static struct cdp_ipa_ops dp_ops_ipa = {
  8166. .ipa_get_resource = dp_ipa_get_resource,
  8167. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  8168. .ipa_op_response = dp_ipa_op_response,
  8169. .ipa_register_op_cb = dp_ipa_register_op_cb,
  8170. .ipa_get_stat = dp_ipa_get_stat,
  8171. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  8172. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  8173. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  8174. .ipa_setup = dp_ipa_setup,
  8175. .ipa_cleanup = dp_ipa_cleanup,
  8176. .ipa_setup_iface = dp_ipa_setup_iface,
  8177. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  8178. .ipa_enable_pipes = dp_ipa_enable_pipes,
  8179. .ipa_disable_pipes = dp_ipa_disable_pipes,
  8180. .ipa_set_perf_level = dp_ipa_set_perf_level,
  8181. .ipa_rx_intrabss_fwd = dp_ipa_rx_intrabss_fwd
  8182. };
  8183. #endif
  8184. #ifdef DP_POWER_SAVE
  8185. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  8186. {
  8187. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8188. struct dp_soc *soc = pdev->soc;
  8189. int timeout = SUSPEND_DRAIN_WAIT;
  8190. int drain_wait_delay = 50; /* 50 ms */
  8191. /* Abort if there are any pending TX packets */
  8192. while (dp_get_tx_pending(opaque_pdev) > 0) {
  8193. qdf_sleep(drain_wait_delay);
  8194. if (timeout <= 0) {
  8195. dp_err("TX frames are pending, abort suspend");
  8196. return QDF_STATUS_E_TIMEOUT;
  8197. }
  8198. timeout = timeout - drain_wait_delay;
  8199. }
  8200. if (soc->intr_mode == DP_INTR_POLL)
  8201. qdf_timer_stop(&soc->int_timer);
  8202. return QDF_STATUS_SUCCESS;
  8203. }
  8204. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  8205. {
  8206. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8207. struct dp_soc *soc = pdev->soc;
  8208. if (soc->intr_mode == DP_INTR_POLL)
  8209. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  8210. return QDF_STATUS_SUCCESS;
  8211. }
  8212. static struct cdp_bus_ops dp_ops_bus = {
  8213. .bus_suspend = dp_bus_suspend,
  8214. .bus_resume = dp_bus_resume
  8215. };
  8216. #endif
  8217. #ifdef DP_FLOW_CTL
  8218. static struct cdp_throttle_ops dp_ops_throttle = {
  8219. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8220. };
  8221. static struct cdp_cfg_ops dp_ops_cfg = {
  8222. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8223. };
  8224. #endif
  8225. #ifdef DP_PEER_EXTENDED_API
  8226. static struct cdp_ocb_ops dp_ops_ocb = {
  8227. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8228. };
  8229. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  8230. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8231. };
  8232. /*
  8233. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  8234. * @dev: physical device instance
  8235. * @peer_mac_addr: peer mac address
  8236. * @local_id: local id for the peer
  8237. * @debug_id: to track enum peer access
  8238. *
  8239. * Return: peer instance pointer
  8240. */
  8241. static inline void *
  8242. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, uint8_t *peer_mac_addr,
  8243. uint8_t *local_id,
  8244. enum peer_debug_id_type debug_id)
  8245. {
  8246. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  8247. struct dp_peer *peer;
  8248. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  8249. if (!peer)
  8250. return NULL;
  8251. *local_id = peer->local_id;
  8252. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  8253. return peer;
  8254. }
  8255. /*
  8256. * dp_peer_release_ref - release peer ref count
  8257. * @peer: peer handle
  8258. * @debug_id: to track enum peer access
  8259. *
  8260. * Return: None
  8261. */
  8262. static inline
  8263. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  8264. {
  8265. dp_peer_unref_delete(peer);
  8266. }
  8267. static struct cdp_peer_ops dp_ops_peer = {
  8268. .register_peer = dp_register_peer,
  8269. .clear_peer = dp_clear_peer,
  8270. .find_peer_by_addr = dp_find_peer_by_addr,
  8271. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  8272. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  8273. .peer_release_ref = dp_peer_release_ref,
  8274. .local_peer_id = dp_local_peer_id,
  8275. .peer_find_by_local_id = dp_peer_find_by_local_id,
  8276. .peer_state_update = dp_peer_state_update,
  8277. .get_vdevid = dp_get_vdevid,
  8278. .get_vdev_by_peer_addr = dp_get_vdev_by_peer_addr,
  8279. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  8280. .get_vdev_for_peer = dp_get_vdev_for_peer,
  8281. .get_peer_state = dp_get_peer_state,
  8282. };
  8283. #endif
  8284. static struct cdp_ops dp_txrx_ops = {
  8285. .cmn_drv_ops = &dp_ops_cmn,
  8286. .ctrl_ops = &dp_ops_ctrl,
  8287. .me_ops = &dp_ops_me,
  8288. .mon_ops = &dp_ops_mon,
  8289. .host_stats_ops = &dp_ops_host_stats,
  8290. .wds_ops = &dp_ops_wds,
  8291. .raw_ops = &dp_ops_raw,
  8292. #ifdef PEER_FLOW_CONTROL
  8293. .pflow_ops = &dp_ops_pflow,
  8294. #endif /* PEER_FLOW_CONTROL */
  8295. #ifdef DP_PEER_EXTENDED_API
  8296. .misc_ops = &dp_ops_misc,
  8297. .ocb_ops = &dp_ops_ocb,
  8298. .peer_ops = &dp_ops_peer,
  8299. .mob_stats_ops = &dp_ops_mob_stats,
  8300. #endif
  8301. #ifdef DP_FLOW_CTL
  8302. .cfg_ops = &dp_ops_cfg,
  8303. .flowctl_ops = &dp_ops_flowctl,
  8304. .l_flowctl_ops = &dp_ops_l_flowctl,
  8305. .throttle_ops = &dp_ops_throttle,
  8306. #endif
  8307. #ifdef IPA_OFFLOAD
  8308. .ipa_ops = &dp_ops_ipa,
  8309. #endif
  8310. #ifdef DP_POWER_SAVE
  8311. .bus_ops = &dp_ops_bus,
  8312. #endif
  8313. };
  8314. /*
  8315. * dp_soc_set_txrx_ring_map()
  8316. * @dp_soc: DP handler for soc
  8317. *
  8318. * Return: Void
  8319. */
  8320. void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  8321. {
  8322. uint32_t i;
  8323. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  8324. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  8325. }
  8326. }
  8327. #if defined(QCA_WIFI_QCA8074) || defined(QCA_WIFI_QCA6018)
  8328. #ifndef QCA_MEM_ATTACH_ON_WIFI3
  8329. /**
  8330. * dp_soc_attach_wifi3() - Attach txrx SOC
  8331. * @ctrl_psoc: Opaque SOC handle from control plane
  8332. * @htc_handle: Opaque HTC handle
  8333. * @hif_handle: Opaque HIF handle
  8334. * @qdf_osdev: QDF device
  8335. * @ol_ops: Offload Operations
  8336. * @device_id: Device ID
  8337. *
  8338. * Return: DP SOC handle on success, NULL on failure
  8339. */
  8340. struct cdp_soc_t *
  8341. dp_soc_attach_wifi3(struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  8342. struct hif_opaque_softc *hif_handle,
  8343. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8344. struct ol_if_ops *ol_ops, uint16_t device_id)
  8345. {
  8346. struct dp_soc *dp_soc = NULL;
  8347. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8348. ol_ops, device_id);
  8349. if (!dp_soc)
  8350. return NULL;
  8351. if (!dp_soc_init(dp_soc, htc_handle, hif_handle))
  8352. return NULL;
  8353. return dp_soc_to_cdp_soc_t(dp_soc);
  8354. }
  8355. #else
  8356. /**
  8357. * dp_soc_attach_wifi3() - Attach txrx SOC
  8358. * @ctrl_psoc: Opaque SOC handle from control plane
  8359. * @htc_handle: Opaque HTC handle
  8360. * @hif_handle: Opaque HIF handle
  8361. * @qdf_osdev: QDF device
  8362. * @ol_ops: Offload Operations
  8363. * @device_id: Device ID
  8364. *
  8365. * Return: DP SOC handle on success, NULL on failure
  8366. */
  8367. struct cdp_soc_t *
  8368. dp_soc_attach_wifi3(struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  8369. struct hif_opaque_softc *hif_handle,
  8370. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8371. struct ol_if_ops *ol_ops, uint16_t device_id)
  8372. {
  8373. struct dp_soc *dp_soc = NULL;
  8374. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8375. ol_ops, device_id);
  8376. return dp_soc_to_cdp_soc_t(dp_soc);
  8377. }
  8378. #endif
  8379. /**
  8380. * dp_soc_attach() - Attach txrx SOC
  8381. * @ctrl_psoc: Opaque SOC handle from control plane
  8382. * @htc_handle: Opaque HTC handle
  8383. * @qdf_osdev: QDF device
  8384. * @ol_ops: Offload Operations
  8385. * @device_id: Device ID
  8386. *
  8387. * Return: DP SOC handle on success, NULL on failure
  8388. */
  8389. static struct dp_soc *
  8390. dp_soc_attach(struct cdp_ctrl_objmgr_psoc *ctrl_psoc, HTC_HANDLE htc_handle,
  8391. qdf_device_t qdf_osdev,
  8392. struct ol_if_ops *ol_ops, uint16_t device_id)
  8393. {
  8394. int int_ctx;
  8395. struct dp_soc *soc = NULL;
  8396. struct htt_soc *htt_soc;
  8397. soc = qdf_mem_malloc(sizeof(*soc));
  8398. if (!soc) {
  8399. dp_err("DP SOC memory allocation failed");
  8400. goto fail0;
  8401. }
  8402. int_ctx = 0;
  8403. soc->device_id = device_id;
  8404. soc->cdp_soc.ops = &dp_txrx_ops;
  8405. soc->cdp_soc.ol_ops = ol_ops;
  8406. soc->ctrl_psoc = ctrl_psoc;
  8407. soc->osdev = qdf_osdev;
  8408. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  8409. wlan_set_srng_cfg(&soc->wlan_srng_cfg);
  8410. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  8411. if (!soc->wlan_cfg_ctx) {
  8412. dp_err("wlan_cfg_ctx failed\n");
  8413. goto fail1;
  8414. }
  8415. htt_soc = htt_soc_attach(soc, htc_handle);
  8416. if (!htt_soc)
  8417. goto fail1;
  8418. soc->htt_handle = htt_soc;
  8419. if (htt_soc_htc_prealloc(htt_soc) != QDF_STATUS_SUCCESS)
  8420. goto fail2;
  8421. return soc;
  8422. fail2:
  8423. htt_soc_detach(htt_soc);
  8424. fail1:
  8425. qdf_mem_free(soc);
  8426. fail0:
  8427. return NULL;
  8428. }
  8429. /**
  8430. * dp_soc_init() - Initialize txrx SOC
  8431. * @dp_soc: Opaque DP SOC handle
  8432. * @htc_handle: Opaque HTC handle
  8433. * @hif_handle: Opaque HIF handle
  8434. *
  8435. * Return: DP SOC handle on success, NULL on failure
  8436. */
  8437. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle,
  8438. struct hif_opaque_softc *hif_handle)
  8439. {
  8440. int target_type;
  8441. struct dp_soc *soc = (struct dp_soc *)dpsoc;
  8442. struct htt_soc *htt_soc = soc->htt_handle;
  8443. htt_set_htc_handle(htt_soc, htc_handle);
  8444. soc->hif_handle = hif_handle;
  8445. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  8446. if (!soc->hal_soc)
  8447. return NULL;
  8448. htt_soc_initialize(soc->htt_handle, soc->ctrl_psoc,
  8449. htt_get_htc_handle(htt_soc),
  8450. soc->hal_soc, soc->osdev);
  8451. target_type = hal_get_target_type(soc->hal_soc);
  8452. switch (target_type) {
  8453. case TARGET_TYPE_QCA6290:
  8454. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8455. REO_DST_RING_SIZE_QCA6290);
  8456. soc->ast_override_support = 1;
  8457. soc->da_war_enabled = false;
  8458. break;
  8459. #ifdef QCA_WIFI_QCA6390
  8460. case TARGET_TYPE_QCA6390:
  8461. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8462. REO_DST_RING_SIZE_QCA6290);
  8463. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8464. soc->ast_override_support = 1;
  8465. if (soc->cdp_soc.ol_ops->get_con_mode &&
  8466. soc->cdp_soc.ol_ops->get_con_mode() ==
  8467. QDF_GLOBAL_MONITOR_MODE) {
  8468. int int_ctx;
  8469. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  8470. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  8471. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  8472. }
  8473. }
  8474. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  8475. break;
  8476. #endif
  8477. case TARGET_TYPE_QCA8074:
  8478. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8479. REO_DST_RING_SIZE_QCA8074);
  8480. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8481. soc->da_war_enabled = true;
  8482. soc->is_rx_fse_full_cache_invalidate_war_enabled = true;
  8483. break;
  8484. case TARGET_TYPE_QCA8074V2:
  8485. case TARGET_TYPE_QCA6018:
  8486. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8487. REO_DST_RING_SIZE_QCA8074);
  8488. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  8489. soc->hw_nac_monitor_support = 1;
  8490. soc->ast_override_support = 1;
  8491. soc->per_tid_basize_max_tid = 8;
  8492. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  8493. soc->da_war_enabled = false;
  8494. soc->is_rx_fse_full_cache_invalidate_war_enabled = true;
  8495. break;
  8496. case TARGET_TYPE_QCN9000:
  8497. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8498. REO_DST_RING_SIZE_QCN9000);
  8499. soc->ast_override_support = 1;
  8500. soc->da_war_enabled = false;
  8501. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  8502. soc->hw_nac_monitor_support = 1;
  8503. soc->per_tid_basize_max_tid = 8;
  8504. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  8505. break;
  8506. default:
  8507. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  8508. qdf_assert_always(0);
  8509. break;
  8510. }
  8511. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  8512. cfg_get(soc->ctrl_psoc, CFG_DP_RX_HASH));
  8513. soc->cce_disable = false;
  8514. qdf_atomic_init(&soc->num_tx_outstanding);
  8515. soc->num_tx_allowed =
  8516. wlan_cfg_get_dp_soc_tx_device_limit(soc->wlan_cfg_ctx);
  8517. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  8518. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8519. CDP_CFG_MAX_PEER_ID);
  8520. if (ret != -EINVAL) {
  8521. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  8522. }
  8523. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8524. CDP_CFG_CCE_DISABLE);
  8525. if (ret == 1)
  8526. soc->cce_disable = true;
  8527. }
  8528. qdf_spinlock_create(&soc->peer_ref_mutex);
  8529. qdf_spinlock_create(&soc->ast_lock);
  8530. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  8531. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  8532. /* fill the tx/rx cpu ring map*/
  8533. dp_soc_set_txrx_ring_map(soc);
  8534. qdf_spinlock_create(&soc->htt_stats.lock);
  8535. /* initialize work queue for stats processing */
  8536. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  8537. return soc;
  8538. }
  8539. /**
  8540. * dp_soc_init_wifi3() - Initialize txrx SOC
  8541. * @dp_soc: Opaque DP SOC handle
  8542. * @ctrl_psoc: Opaque SOC handle from control plane(Unused)
  8543. * @hif_handle: Opaque HIF handle
  8544. * @htc_handle: Opaque HTC handle
  8545. * @qdf_osdev: QDF device (Unused)
  8546. * @ol_ops: Offload Operations (Unused)
  8547. * @device_id: Device ID (Unused)
  8548. *
  8549. * Return: DP SOC handle on success, NULL on failure
  8550. */
  8551. void *dp_soc_init_wifi3(void *dpsoc, struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  8552. struct hif_opaque_softc *hif_handle,
  8553. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8554. struct ol_if_ops *ol_ops, uint16_t device_id)
  8555. {
  8556. return dp_soc_init(dpsoc, htc_handle, hif_handle);
  8557. }
  8558. #endif
  8559. /*
  8560. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  8561. *
  8562. * @soc: handle to DP soc
  8563. * @mac_id: MAC id
  8564. *
  8565. * Return: Return pdev corresponding to MAC
  8566. */
  8567. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  8568. {
  8569. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  8570. return soc->pdev_list[mac_id];
  8571. /* Typically for MCL as there only 1 PDEV*/
  8572. return soc->pdev_list[0];
  8573. }
  8574. /*
  8575. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  8576. * @soc: DP SoC context
  8577. * @max_mac_rings: No of MAC rings
  8578. *
  8579. * Return: None
  8580. */
  8581. static
  8582. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  8583. int *max_mac_rings)
  8584. {
  8585. bool dbs_enable = false;
  8586. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  8587. dbs_enable = soc->cdp_soc.ol_ops->
  8588. is_hw_dbs_2x2_capable((void *)soc->ctrl_psoc);
  8589. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  8590. }
  8591. /*
  8592. * dp_is_soc_reinit() - Check if soc reinit is true
  8593. * @soc: DP SoC context
  8594. *
  8595. * Return: true or false
  8596. */
  8597. bool dp_is_soc_reinit(struct dp_soc *soc)
  8598. {
  8599. return soc->dp_soc_reinit;
  8600. }
  8601. /*
  8602. * dp_set_pktlog_wifi3() - attach txrx vdev
  8603. * @pdev: Datapath PDEV handle
  8604. * @event: which event's notifications are being subscribed to
  8605. * @enable: WDI event subscribe or not. (True or False)
  8606. *
  8607. * Return: Success, NULL on failure
  8608. */
  8609. #ifdef WDI_EVENT_ENABLE
  8610. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  8611. bool enable)
  8612. {
  8613. struct dp_soc *soc = NULL;
  8614. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  8615. int max_mac_rings = wlan_cfg_get_num_mac_rings
  8616. (pdev->wlan_cfg_ctx);
  8617. uint8_t mac_id = 0;
  8618. soc = pdev->soc;
  8619. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  8620. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  8621. FL("Max_mac_rings %d "),
  8622. max_mac_rings);
  8623. if (enable) {
  8624. switch (event) {
  8625. case WDI_EVENT_RX_DESC:
  8626. if (pdev->monitor_vdev) {
  8627. /* Nothing needs to be done if monitor mode is
  8628. * enabled
  8629. */
  8630. return 0;
  8631. }
  8632. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  8633. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  8634. htt_tlv_filter.mpdu_start = 1;
  8635. htt_tlv_filter.msdu_start = 1;
  8636. htt_tlv_filter.msdu_end = 1;
  8637. htt_tlv_filter.mpdu_end = 1;
  8638. htt_tlv_filter.packet_header = 1;
  8639. htt_tlv_filter.attention = 1;
  8640. htt_tlv_filter.ppdu_start = 1;
  8641. htt_tlv_filter.ppdu_end = 1;
  8642. htt_tlv_filter.ppdu_end_user_stats = 1;
  8643. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8644. htt_tlv_filter.ppdu_end_status_done = 1;
  8645. htt_tlv_filter.enable_fp = 1;
  8646. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8647. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8648. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8649. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8650. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8651. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8652. htt_tlv_filter.offset_valid = false;
  8653. for (mac_id = 0; mac_id < max_mac_rings;
  8654. mac_id++) {
  8655. int mac_for_pdev =
  8656. dp_get_mac_id_for_pdev(mac_id,
  8657. pdev->pdev_id);
  8658. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8659. mac_for_pdev,
  8660. pdev->rxdma_mon_status_ring[mac_id]
  8661. .hal_srng,
  8662. RXDMA_MONITOR_STATUS,
  8663. RX_BUFFER_SIZE,
  8664. &htt_tlv_filter);
  8665. }
  8666. if (soc->reap_timer_init)
  8667. qdf_timer_mod(&soc->mon_reap_timer,
  8668. DP_INTR_POLL_TIMER_MS);
  8669. }
  8670. break;
  8671. case WDI_EVENT_LITE_RX:
  8672. if (pdev->monitor_vdev) {
  8673. /* Nothing needs to be done if monitor mode is
  8674. * enabled
  8675. */
  8676. return 0;
  8677. }
  8678. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  8679. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  8680. htt_tlv_filter.ppdu_start = 1;
  8681. htt_tlv_filter.ppdu_end = 1;
  8682. htt_tlv_filter.ppdu_end_user_stats = 1;
  8683. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8684. htt_tlv_filter.ppdu_end_status_done = 1;
  8685. htt_tlv_filter.mpdu_start = 1;
  8686. htt_tlv_filter.enable_fp = 1;
  8687. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8688. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8689. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8690. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8691. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8692. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8693. htt_tlv_filter.offset_valid = false;
  8694. for (mac_id = 0; mac_id < max_mac_rings;
  8695. mac_id++) {
  8696. int mac_for_pdev =
  8697. dp_get_mac_id_for_pdev(mac_id,
  8698. pdev->pdev_id);
  8699. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8700. mac_for_pdev,
  8701. pdev->rxdma_mon_status_ring[mac_id]
  8702. .hal_srng,
  8703. RXDMA_MONITOR_STATUS,
  8704. RX_BUFFER_SIZE_PKTLOG_LITE,
  8705. &htt_tlv_filter);
  8706. }
  8707. if (soc->reap_timer_init)
  8708. qdf_timer_mod(&soc->mon_reap_timer,
  8709. DP_INTR_POLL_TIMER_MS);
  8710. }
  8711. break;
  8712. case WDI_EVENT_LITE_T2H:
  8713. if (pdev->monitor_vdev) {
  8714. /* Nothing needs to be done if monitor mode is
  8715. * enabled
  8716. */
  8717. return 0;
  8718. }
  8719. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8720. int mac_for_pdev = dp_get_mac_id_for_pdev(
  8721. mac_id, pdev->pdev_id);
  8722. pdev->pktlog_ppdu_stats = true;
  8723. dp_h2t_cfg_stats_msg_send(pdev,
  8724. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  8725. mac_for_pdev);
  8726. }
  8727. break;
  8728. default:
  8729. /* Nothing needs to be done for other pktlog types */
  8730. break;
  8731. }
  8732. } else {
  8733. switch (event) {
  8734. case WDI_EVENT_RX_DESC:
  8735. case WDI_EVENT_LITE_RX:
  8736. if (pdev->monitor_vdev) {
  8737. /* Nothing needs to be done if monitor mode is
  8738. * enabled
  8739. */
  8740. return 0;
  8741. }
  8742. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  8743. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  8744. for (mac_id = 0; mac_id < max_mac_rings;
  8745. mac_id++) {
  8746. int mac_for_pdev =
  8747. dp_get_mac_id_for_pdev(mac_id,
  8748. pdev->pdev_id);
  8749. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8750. mac_for_pdev,
  8751. pdev->rxdma_mon_status_ring[mac_id]
  8752. .hal_srng,
  8753. RXDMA_MONITOR_STATUS,
  8754. RX_BUFFER_SIZE,
  8755. &htt_tlv_filter);
  8756. }
  8757. if (soc->reap_timer_init)
  8758. qdf_timer_stop(&soc->mon_reap_timer);
  8759. }
  8760. break;
  8761. case WDI_EVENT_LITE_T2H:
  8762. if (pdev->monitor_vdev) {
  8763. /* Nothing needs to be done if monitor mode is
  8764. * enabled
  8765. */
  8766. return 0;
  8767. }
  8768. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  8769. * passing value 0. Once these macros will define in htt
  8770. * header file will use proper macros
  8771. */
  8772. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8773. int mac_for_pdev =
  8774. dp_get_mac_id_for_pdev(mac_id,
  8775. pdev->pdev_id);
  8776. pdev->pktlog_ppdu_stats = false;
  8777. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  8778. dp_h2t_cfg_stats_msg_send(pdev, 0,
  8779. mac_for_pdev);
  8780. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  8781. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  8782. mac_for_pdev);
  8783. } else if (pdev->enhanced_stats_en) {
  8784. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  8785. mac_for_pdev);
  8786. }
  8787. }
  8788. break;
  8789. default:
  8790. /* Nothing needs to be done for other pktlog types */
  8791. break;
  8792. }
  8793. }
  8794. return 0;
  8795. }
  8796. #endif
  8797. /**
  8798. * dp_bucket_index() - Return index from array
  8799. *
  8800. * @delay: delay measured
  8801. * @array: array used to index corresponding delay
  8802. *
  8803. * Return: index
  8804. */
  8805. static uint8_t dp_bucket_index(uint32_t delay, uint16_t *array)
  8806. {
  8807. uint8_t i = CDP_DELAY_BUCKET_0;
  8808. for (; i < CDP_DELAY_BUCKET_MAX; i++) {
  8809. if (delay >= array[i] && delay <= array[i + 1])
  8810. return i;
  8811. }
  8812. return (CDP_DELAY_BUCKET_MAX - 1);
  8813. }
  8814. /**
  8815. * dp_fill_delay_buckets() - Fill delay statistics bucket for each
  8816. * type of delay
  8817. *
  8818. * @pdev: pdev handle
  8819. * @delay: delay in ms
  8820. * @tid: tid value
  8821. * @mode: type of tx delay mode
  8822. * @ring_id: ring number
  8823. * Return: pointer to cdp_delay_stats structure
  8824. */
  8825. static struct cdp_delay_stats *
  8826. dp_fill_delay_buckets(struct dp_pdev *pdev, uint32_t delay,
  8827. uint8_t tid, uint8_t mode, uint8_t ring_id)
  8828. {
  8829. uint8_t delay_index = 0;
  8830. struct cdp_tid_tx_stats *tstats =
  8831. &pdev->stats.tid_stats.tid_tx_stats[ring_id][tid];
  8832. struct cdp_tid_rx_stats *rstats =
  8833. &pdev->stats.tid_stats.tid_rx_stats[ring_id][tid];
  8834. /*
  8835. * cdp_fw_to_hw_delay_range
  8836. * Fw to hw delay ranges in milliseconds
  8837. */
  8838. uint16_t cdp_fw_to_hw_delay[CDP_DELAY_BUCKET_MAX] = {
  8839. 0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 250, 500};
  8840. /*
  8841. * cdp_sw_enq_delay_range
  8842. * Software enqueue delay ranges in milliseconds
  8843. */
  8844. uint16_t cdp_sw_enq_delay[CDP_DELAY_BUCKET_MAX] = {
  8845. 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12};
  8846. /*
  8847. * cdp_intfrm_delay_range
  8848. * Interframe delay ranges in milliseconds
  8849. */
  8850. uint16_t cdp_intfrm_delay[CDP_DELAY_BUCKET_MAX] = {
  8851. 0, 5, 10, 15, 20, 25, 30, 35, 40, 45, 50, 55, 60};
  8852. /*
  8853. * Update delay stats in proper bucket
  8854. */
  8855. switch (mode) {
  8856. /* Software Enqueue delay ranges */
  8857. case CDP_DELAY_STATS_SW_ENQ:
  8858. delay_index = dp_bucket_index(delay, cdp_sw_enq_delay);
  8859. tstats->swq_delay.delay_bucket[delay_index]++;
  8860. return &tstats->swq_delay;
  8861. /* Tx Completion delay ranges */
  8862. case CDP_DELAY_STATS_FW_HW_TRANSMIT:
  8863. delay_index = dp_bucket_index(delay, cdp_fw_to_hw_delay);
  8864. tstats->hwtx_delay.delay_bucket[delay_index]++;
  8865. return &tstats->hwtx_delay;
  8866. /* Interframe tx delay ranges */
  8867. case CDP_DELAY_STATS_TX_INTERFRAME:
  8868. delay_index = dp_bucket_index(delay, cdp_intfrm_delay);
  8869. tstats->intfrm_delay.delay_bucket[delay_index]++;
  8870. return &tstats->intfrm_delay;
  8871. /* Interframe rx delay ranges */
  8872. case CDP_DELAY_STATS_RX_INTERFRAME:
  8873. delay_index = dp_bucket_index(delay, cdp_intfrm_delay);
  8874. rstats->intfrm_delay.delay_bucket[delay_index]++;
  8875. return &rstats->intfrm_delay;
  8876. /* Ring reap to indication to network stack */
  8877. case CDP_DELAY_STATS_REAP_STACK:
  8878. delay_index = dp_bucket_index(delay, cdp_intfrm_delay);
  8879. rstats->to_stack_delay.delay_bucket[delay_index]++;
  8880. return &rstats->to_stack_delay;
  8881. default:
  8882. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  8883. "%s Incorrect delay mode: %d", __func__, mode);
  8884. }
  8885. return NULL;
  8886. }
  8887. /**
  8888. * dp_update_delay_stats() - Update delay statistics in structure
  8889. * and fill min, max and avg delay
  8890. *
  8891. * @pdev: pdev handle
  8892. * @delay: delay in ms
  8893. * @tid: tid value
  8894. * @mode: type of tx delay mode
  8895. * @ring id: ring number
  8896. * Return: none
  8897. */
  8898. void dp_update_delay_stats(struct dp_pdev *pdev, uint32_t delay,
  8899. uint8_t tid, uint8_t mode, uint8_t ring_id)
  8900. {
  8901. struct cdp_delay_stats *dstats = NULL;
  8902. /*
  8903. * Delay ranges are different for different delay modes
  8904. * Get the correct index to update delay bucket
  8905. */
  8906. dstats = dp_fill_delay_buckets(pdev, delay, tid, mode, ring_id);
  8907. if (qdf_unlikely(!dstats))
  8908. return;
  8909. if (delay != 0) {
  8910. /*
  8911. * Compute minimum,average and maximum
  8912. * delay
  8913. */
  8914. if (delay < dstats->min_delay)
  8915. dstats->min_delay = delay;
  8916. if (delay > dstats->max_delay)
  8917. dstats->max_delay = delay;
  8918. /*
  8919. * Average over delay measured till now
  8920. */
  8921. if (!dstats->avg_delay)
  8922. dstats->avg_delay = delay;
  8923. else
  8924. dstats->avg_delay = ((delay + dstats->avg_delay) / 2);
  8925. }
  8926. }