dp_main.c 255 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738773977407741774277437744774577467747774877497750775177527753775477557756775777587759776077617762776377647765776677677768776977707771777277737774777577767777777877797780778177827783778477857786778777887789779077917792779377947795779677977798779978007801780278037804780578067807780878097810781178127813781478157816781778187819782078217822782378247825782678277828782978307831783278337834783578367837783878397840784178427843784478457846784778487849785078517852785378547855785678577858785978607861786278637864786578667867786878697870787178727873787478757876787778787879788078817882788378847885788678877888788978907891789278937894789578967897789878997900790179027903790479057906790779087909791079117912791379147915791679177918791979207921792279237924792579267927792879297930793179327933793479357936793779387939794079417942794379447945794679477948794979507951795279537954795579567957795879597960796179627963796479657966796779687969797079717972797379747975797679777978797979807981798279837984798579867987798879897990799179927993799479957996799779987999800080018002800380048005800680078008800980108011801280138014801580168017801880198020802180228023802480258026802780288029803080318032803380348035803680378038803980408041804280438044804580468047804880498050805180528053805480558056805780588059806080618062806380648065806680678068806980708071807280738074807580768077807880798080808180828083808480858086808780888089809080918092809380948095809680978098809981008101810281038104810581068107810881098110811181128113811481158116811781188119812081218122812381248125812681278128812981308131813281338134813581368137813881398140814181428143814481458146814781488149815081518152815381548155815681578158815981608161816281638164816581668167816881698170817181728173817481758176817781788179818081818182818381848185818681878188818981908191819281938194819581968197819881998200820182028203820482058206820782088209821082118212821382148215821682178218821982208221822282238224822582268227822882298230823182328233823482358236823782388239824082418242824382448245824682478248824982508251825282538254825582568257825882598260826182628263826482658266826782688269827082718272827382748275827682778278827982808281828282838284828582868287828882898290829182928293829482958296829782988299830083018302830383048305830683078308830983108311831283138314831583168317831883198320832183228323832483258326832783288329833083318332833383348335833683378338833983408341834283438344834583468347834883498350835183528353835483558356835783588359836083618362836383648365836683678368836983708371837283738374837583768377837883798380838183828383838483858386838783888389839083918392839383948395839683978398839984008401840284038404840584068407840884098410841184128413841484158416841784188419842084218422842384248425842684278428842984308431843284338434843584368437843884398440844184428443844484458446844784488449845084518452845384548455845684578458845984608461846284638464846584668467846884698470847184728473847484758476847784788479848084818482848384848485848684878488848984908491849284938494849584968497849884998500850185028503850485058506850785088509851085118512851385148515851685178518851985208521852285238524852585268527852885298530853185328533853485358536853785388539854085418542854385448545854685478548854985508551855285538554855585568557855885598560856185628563856485658566856785688569857085718572857385748575857685778578857985808581858285838584858585868587858885898590859185928593859485958596859785988599860086018602860386048605860686078608860986108611861286138614861586168617861886198620862186228623862486258626862786288629863086318632863386348635863686378638863986408641864286438644864586468647864886498650865186528653865486558656865786588659866086618662866386648665866686678668866986708671867286738674867586768677867886798680868186828683868486858686868786888689869086918692869386948695869686978698869987008701870287038704870587068707870887098710871187128713871487158716871787188719872087218722872387248725872687278728872987308731873287338734873587368737873887398740874187428743874487458746874787488749875087518752875387548755875687578758875987608761876287638764876587668767876887698770877187728773877487758776877787788779878087818782878387848785878687878788878987908791879287938794879587968797879887998800880188028803880488058806880788088809881088118812881388148815881688178818881988208821882288238824882588268827882888298830883188328833883488358836883788388839884088418842884388448845884688478848884988508851885288538854885588568857885888598860886188628863886488658866886788688869887088718872887388748875887688778878887988808881888288838884888588868887888888898890889188928893889488958896889788988899890089018902890389048905890689078908890989108911891289138914891589168917891889198920892189228923892489258926892789288929893089318932893389348935893689378938893989408941894289438944894589468947894889498950895189528953895489558956895789588959896089618962896389648965896689678968896989708971897289738974897589768977897889798980898189828983898489858986898789888989899089918992899389948995899689978998899990009001900290039004900590069007900890099010901190129013901490159016901790189019902090219022902390249025902690279028902990309031903290339034903590369037903890399040904190429043904490459046904790489049905090519052905390549055905690579058905990609061906290639064906590669067906890699070907190729073907490759076907790789079908090819082908390849085908690879088908990909091909290939094909590969097909890999100910191029103910491059106910791089109911091119112911391149115911691179118911991209121912291239124912591269127912891299130913191329133913491359136913791389139914091419142914391449145914691479148914991509151915291539154915591569157915891599160916191629163916491659166916791689169917091719172917391749175917691779178917991809181918291839184918591869187918891899190919191929193919491959196919791989199920092019202920392049205920692079208920992109211921292139214921592169217921892199220922192229223922492259226922792289229923092319232
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #include <cdp_txrx_handle.h>
  36. #include <wlan_cfg.h>
  37. #include "cdp_txrx_cmn_struct.h"
  38. #include "cdp_txrx_stats_struct.h"
  39. #include "cdp_txrx_cmn_reg.h"
  40. #include <qdf_util.h>
  41. #include "dp_peer.h"
  42. #include "dp_rx_mon.h"
  43. #include "htt_stats.h"
  44. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  45. #include "cfg_ucfg_api.h"
  46. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  47. #include "cdp_txrx_flow_ctrl_v2.h"
  48. #else
  49. static inline void
  50. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  51. {
  52. return;
  53. }
  54. #endif
  55. #include "dp_ipa.h"
  56. #include "dp_cal_client_api.h"
  57. #ifdef CONFIG_MCL
  58. extern int con_mode_monitor;
  59. #ifndef REMOVE_PKT_LOG
  60. #include <pktlog_ac_api.h>
  61. #include <pktlog_ac.h>
  62. #endif
  63. #endif
  64. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  65. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  66. uint8_t *peer_mac_addr,
  67. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  68. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  69. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  70. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  71. #define DP_INTR_POLL_TIMER_MS 10
  72. #define DP_WDS_AGING_TIMER_DEFAULT_MS 120000
  73. #define DP_MCS_LENGTH (6*MAX_MCS)
  74. #define DP_NSS_LENGTH (6*SS_COUNT)
  75. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  76. #define DP_MAX_INT_CONTEXTS_STRING_LENGTH (6 * WLAN_CFG_INT_NUM_CONTEXTS)
  77. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  78. #define DP_MAX_MCS_STRING_LEN 30
  79. #define DP_CURR_FW_STATS_AVAIL 19
  80. #define DP_HTT_DBG_EXT_STATS_MAX 256
  81. #define DP_MAX_SLEEP_TIME 100
  82. #ifdef IPA_OFFLOAD
  83. /* Exclude IPA rings from the interrupt context */
  84. #define TX_RING_MASK_VAL 0xb
  85. #define RX_RING_MASK_VAL 0x7
  86. #else
  87. #define TX_RING_MASK_VAL 0xF
  88. #define RX_RING_MASK_VAL 0xF
  89. #endif
  90. #define STR_MAXLEN 64
  91. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  92. /* PPDU stats mask sent to FW to enable enhanced stats */
  93. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  94. /* PPDU stats mask sent to FW to support debug sniffer feature */
  95. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  96. /* PPDU stats mask sent to FW to support BPR feature*/
  97. #define DP_PPDU_STATS_CFG_BPR 0x2000
  98. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  99. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  100. DP_PPDU_STATS_CFG_ENH_STATS)
  101. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  102. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  103. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  104. #define RNG_ERR "SRNG setup failed for"
  105. /**
  106. * default_dscp_tid_map - Default DSCP-TID mapping
  107. *
  108. * DSCP TID
  109. * 000000 0
  110. * 001000 1
  111. * 010000 2
  112. * 011000 3
  113. * 100000 4
  114. * 101000 5
  115. * 110000 6
  116. * 111000 7
  117. */
  118. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  119. 0, 0, 0, 0, 0, 0, 0, 0,
  120. 1, 1, 1, 1, 1, 1, 1, 1,
  121. 2, 2, 2, 2, 2, 2, 2, 2,
  122. 3, 3, 3, 3, 3, 3, 3, 3,
  123. 4, 4, 4, 4, 4, 4, 4, 4,
  124. 5, 5, 5, 5, 5, 5, 5, 5,
  125. 6, 6, 6, 6, 6, 6, 6, 6,
  126. 7, 7, 7, 7, 7, 7, 7, 7,
  127. };
  128. /*
  129. * struct dp_rate_debug
  130. *
  131. * @mcs_type: print string for a given mcs
  132. * @valid: valid mcs rate?
  133. */
  134. struct dp_rate_debug {
  135. char mcs_type[DP_MAX_MCS_STRING_LEN];
  136. uint8_t valid;
  137. };
  138. #define MCS_VALID 1
  139. #define MCS_INVALID 0
  140. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  141. {
  142. {"OFDM 48 Mbps", MCS_VALID},
  143. {"OFDM 24 Mbps", MCS_VALID},
  144. {"OFDM 12 Mbps", MCS_VALID},
  145. {"OFDM 6 Mbps ", MCS_VALID},
  146. {"OFDM 54 Mbps", MCS_VALID},
  147. {"OFDM 36 Mbps", MCS_VALID},
  148. {"OFDM 18 Mbps", MCS_VALID},
  149. {"OFDM 9 Mbps ", MCS_VALID},
  150. {"INVALID ", MCS_INVALID},
  151. {"INVALID ", MCS_INVALID},
  152. {"INVALID ", MCS_INVALID},
  153. {"INVALID ", MCS_INVALID},
  154. {"INVALID ", MCS_VALID},
  155. },
  156. {
  157. {"CCK 11 Mbps Long ", MCS_VALID},
  158. {"CCK 5.5 Mbps Long ", MCS_VALID},
  159. {"CCK 2 Mbps Long ", MCS_VALID},
  160. {"CCK 1 Mbps Long ", MCS_VALID},
  161. {"CCK 11 Mbps Short ", MCS_VALID},
  162. {"CCK 5.5 Mbps Short", MCS_VALID},
  163. {"CCK 2 Mbps Short ", MCS_VALID},
  164. {"INVALID ", MCS_INVALID},
  165. {"INVALID ", MCS_INVALID},
  166. {"INVALID ", MCS_INVALID},
  167. {"INVALID ", MCS_INVALID},
  168. {"INVALID ", MCS_INVALID},
  169. {"INVALID ", MCS_VALID},
  170. },
  171. {
  172. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  173. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  174. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  175. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  176. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  177. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  178. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  179. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  180. {"INVALID ", MCS_INVALID},
  181. {"INVALID ", MCS_INVALID},
  182. {"INVALID ", MCS_INVALID},
  183. {"INVALID ", MCS_INVALID},
  184. {"INVALID ", MCS_VALID},
  185. },
  186. {
  187. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  188. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  189. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  190. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  191. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  192. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  193. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  194. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  195. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  196. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  197. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  198. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  199. {"INVALID ", MCS_VALID},
  200. },
  201. {
  202. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  203. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  204. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  205. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  206. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  207. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  208. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  209. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  210. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  211. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  212. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  213. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  214. {"INVALID ", MCS_VALID},
  215. }
  216. };
  217. /**
  218. * dp_cpu_ring_map_type - dp tx cpu ring map
  219. * @DP_NSS_DEFAULT_MAP: Default mode with no NSS offloaded
  220. * @DP_NSS_FIRST_RADIO_OFFLOADED_MAP: Only First Radio is offloaded
  221. * @DP_NSS_SECOND_RADIO_OFFLOADED_MAP: Only second radio is offloaded
  222. * @DP_NSS_DBDC_OFFLOADED_MAP: Both radios are offloaded
  223. * @DP_NSS_DBTC_OFFLOADED_MAP: All three radios are offloaded
  224. * @DP_NSS_CPU_RING_MAP_MAX: Max cpu ring map val
  225. */
  226. enum dp_cpu_ring_map_types {
  227. DP_NSS_DEFAULT_MAP,
  228. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  229. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  230. DP_NSS_DBDC_OFFLOADED_MAP,
  231. DP_NSS_DBTC_OFFLOADED_MAP,
  232. DP_NSS_CPU_RING_MAP_MAX
  233. };
  234. /**
  235. * @brief Cpu to tx ring map
  236. */
  237. #ifdef CONFIG_WIN
  238. static uint8_t
  239. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  240. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  241. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  242. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  243. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  244. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  245. };
  246. #else
  247. static uint8_t
  248. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  249. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  250. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  251. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  252. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  253. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  254. };
  255. #endif
  256. /**
  257. * @brief Select the type of statistics
  258. */
  259. enum dp_stats_type {
  260. STATS_FW = 0,
  261. STATS_HOST = 1,
  262. STATS_TYPE_MAX = 2,
  263. };
  264. /**
  265. * @brief General Firmware statistics options
  266. *
  267. */
  268. enum dp_fw_stats {
  269. TXRX_FW_STATS_INVALID = -1,
  270. };
  271. /**
  272. * dp_stats_mapping_table - Firmware and Host statistics
  273. * currently supported
  274. */
  275. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  276. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  277. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  278. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  279. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  280. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  281. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  282. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  283. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  284. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  285. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  286. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  287. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  288. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  289. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  290. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  291. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  292. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  293. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  294. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  295. /* Last ENUM for HTT FW STATS */
  296. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  297. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  298. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  299. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  300. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  301. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  302. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  303. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  304. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  305. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  306. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  307. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  308. };
  309. /* MCL specific functions */
  310. #ifdef CONFIG_MCL
  311. /**
  312. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  313. * @soc: pointer to dp_soc handle
  314. * @intr_ctx_num: interrupt context number for which mon mask is needed
  315. *
  316. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  317. * This function is returning 0, since in interrupt mode(softirq based RX),
  318. * we donot want to process monitor mode rings in a softirq.
  319. *
  320. * So, in case packet log is enabled for SAP/STA/P2P modes,
  321. * regular interrupt processing will not process monitor mode rings. It would be
  322. * done in a separate timer context.
  323. *
  324. * Return: 0
  325. */
  326. static inline
  327. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  328. {
  329. return 0;
  330. }
  331. /*
  332. * dp_service_mon_rings()- timer to reap monitor rings
  333. * reqd as we are not getting ppdu end interrupts
  334. * @arg: SoC Handle
  335. *
  336. * Return:
  337. *
  338. */
  339. static void dp_service_mon_rings(void *arg)
  340. {
  341. struct dp_soc *soc = (struct dp_soc *)arg;
  342. int ring = 0, work_done, mac_id;
  343. struct dp_pdev *pdev = NULL;
  344. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  345. pdev = soc->pdev_list[ring];
  346. if (!pdev)
  347. continue;
  348. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  349. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  350. pdev->pdev_id);
  351. work_done = dp_mon_process(soc, mac_for_pdev,
  352. QCA_NAPI_BUDGET);
  353. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  354. FL("Reaped %d descs from Monitor rings"),
  355. work_done);
  356. }
  357. }
  358. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  359. }
  360. #ifndef REMOVE_PKT_LOG
  361. /**
  362. * dp_pkt_log_init() - API to initialize packet log
  363. * @ppdev: physical device handle
  364. * @scn: HIF context
  365. *
  366. * Return: none
  367. */
  368. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  369. {
  370. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  371. if (handle->pkt_log_init) {
  372. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  373. "%s: Packet log not initialized", __func__);
  374. return;
  375. }
  376. pktlog_sethandle(&handle->pl_dev, scn);
  377. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  378. if (pktlogmod_init(scn)) {
  379. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  380. "%s: pktlogmod_init failed", __func__);
  381. handle->pkt_log_init = false;
  382. } else {
  383. handle->pkt_log_init = true;
  384. }
  385. }
  386. /**
  387. * dp_pkt_log_con_service() - connect packet log service
  388. * @ppdev: physical device handle
  389. * @scn: device context
  390. *
  391. * Return: none
  392. */
  393. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  394. {
  395. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  396. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  397. pktlog_htc_attach();
  398. }
  399. /**
  400. * dp_pktlogmod_exit() - API to cleanup pktlog info
  401. * @handle: Pdev handle
  402. *
  403. * Return: none
  404. */
  405. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  406. {
  407. void *scn = (void *)handle->soc->hif_handle;
  408. if (!scn) {
  409. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  410. "%s: Invalid hif(scn) handle", __func__);
  411. return;
  412. }
  413. pktlogmod_exit(scn);
  414. handle->pkt_log_init = false;
  415. }
  416. #endif
  417. #else
  418. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  419. /**
  420. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  421. * @soc: pointer to dp_soc handle
  422. * @intr_ctx_num: interrupt context number for which mon mask is needed
  423. *
  424. * Return: mon mask value
  425. */
  426. static inline
  427. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  428. {
  429. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  430. }
  431. #endif
  432. /**
  433. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  434. * @cdp_opaque_vdev: pointer to cdp_vdev
  435. *
  436. * Return: pointer to dp_vdev
  437. */
  438. static
  439. struct dp_vdev *dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  440. {
  441. return (struct dp_vdev *)cdp_opaque_vdev;
  442. }
  443. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  444. struct cdp_peer *peer_hdl,
  445. uint8_t *mac_addr,
  446. enum cdp_txrx_ast_entry_type type,
  447. uint32_t flags)
  448. {
  449. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  450. (struct dp_peer *)peer_hdl,
  451. mac_addr,
  452. type,
  453. flags);
  454. }
  455. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  456. void *ast_entry_hdl)
  457. {
  458. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  459. qdf_spin_lock_bh(&soc->ast_lock);
  460. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  461. (struct dp_ast_entry *)ast_entry_hdl);
  462. qdf_spin_unlock_bh(&soc->ast_lock);
  463. }
  464. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  465. struct cdp_peer *peer_hdl,
  466. uint8_t *wds_macaddr,
  467. uint32_t flags)
  468. {
  469. int status = -1;
  470. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  471. struct dp_ast_entry *ast_entry = NULL;
  472. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  473. qdf_spin_lock_bh(&soc->ast_lock);
  474. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  475. peer->vdev->pdev->pdev_id);
  476. if (ast_entry) {
  477. status = dp_peer_update_ast(soc,
  478. peer,
  479. ast_entry, flags);
  480. }
  481. qdf_spin_unlock_bh(&soc->ast_lock);
  482. return status;
  483. }
  484. /*
  485. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  486. * @soc_handle: Datapath SOC handle
  487. * @wds_macaddr: WDS entry MAC Address
  488. * Return: None
  489. */
  490. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  491. uint8_t *wds_macaddr, void *vdev_handle)
  492. {
  493. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  494. struct dp_ast_entry *ast_entry = NULL;
  495. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  496. qdf_spin_lock_bh(&soc->ast_lock);
  497. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  498. vdev->pdev->pdev_id);
  499. if (ast_entry) {
  500. if ((ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) &&
  501. (ast_entry->type != CDP_TXRX_AST_TYPE_SELF) &&
  502. (ast_entry->type != CDP_TXRX_AST_TYPE_STA_BSS)) {
  503. ast_entry->is_active = TRUE;
  504. }
  505. }
  506. qdf_spin_unlock_bh(&soc->ast_lock);
  507. }
  508. /*
  509. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  510. * @soc: Datapath SOC handle
  511. *
  512. * Return: None
  513. */
  514. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  515. void *vdev_hdl)
  516. {
  517. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  518. struct dp_pdev *pdev;
  519. struct dp_vdev *vdev;
  520. struct dp_peer *peer;
  521. struct dp_ast_entry *ase, *temp_ase;
  522. int i;
  523. qdf_spin_lock_bh(&soc->ast_lock);
  524. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  525. pdev = soc->pdev_list[i];
  526. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  527. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  528. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  529. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  530. if ((ase->type ==
  531. CDP_TXRX_AST_TYPE_STATIC) ||
  532. (ase->type ==
  533. CDP_TXRX_AST_TYPE_SELF) ||
  534. (ase->type ==
  535. CDP_TXRX_AST_TYPE_STA_BSS))
  536. continue;
  537. ase->is_active = TRUE;
  538. }
  539. }
  540. }
  541. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  542. }
  543. qdf_spin_unlock_bh(&soc->ast_lock);
  544. }
  545. /*
  546. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  547. * @soc: Datapath SOC handle
  548. *
  549. * Return: None
  550. */
  551. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  552. {
  553. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  554. struct dp_pdev *pdev;
  555. struct dp_vdev *vdev;
  556. struct dp_peer *peer;
  557. struct dp_ast_entry *ase, *temp_ase;
  558. int i;
  559. qdf_spin_lock_bh(&soc->ast_lock);
  560. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  561. pdev = soc->pdev_list[i];
  562. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  563. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  564. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  565. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  566. if ((ase->type ==
  567. CDP_TXRX_AST_TYPE_STATIC) ||
  568. (ase->type ==
  569. CDP_TXRX_AST_TYPE_SELF) ||
  570. (ase->type ==
  571. CDP_TXRX_AST_TYPE_STA_BSS))
  572. continue;
  573. dp_peer_del_ast(soc, ase);
  574. }
  575. }
  576. }
  577. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  578. }
  579. qdf_spin_unlock_bh(&soc->ast_lock);
  580. }
  581. static void *dp_peer_ast_hash_find_soc_wifi3(struct cdp_soc_t *soc_hdl,
  582. uint8_t *ast_mac_addr)
  583. {
  584. struct dp_ast_entry *ast_entry;
  585. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  586. qdf_spin_lock_bh(&soc->ast_lock);
  587. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  588. qdf_spin_unlock_bh(&soc->ast_lock);
  589. return (void *)ast_entry;
  590. }
  591. static void *dp_peer_ast_hash_find_by_pdevid_wifi3(struct cdp_soc_t *soc_hdl,
  592. uint8_t *ast_mac_addr,
  593. uint8_t pdev_id)
  594. {
  595. struct dp_ast_entry *ast_entry;
  596. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  597. qdf_spin_lock_bh(&soc->ast_lock);
  598. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr, pdev_id);
  599. qdf_spin_unlock_bh(&soc->ast_lock);
  600. return (void *)ast_entry;
  601. }
  602. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  603. void *ast_entry_hdl)
  604. {
  605. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  606. (struct dp_ast_entry *)ast_entry_hdl);
  607. }
  608. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  609. void *ast_entry_hdl)
  610. {
  611. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  612. (struct dp_ast_entry *)ast_entry_hdl);
  613. }
  614. static void dp_peer_ast_set_type_wifi3(
  615. struct cdp_soc_t *soc_hdl,
  616. void *ast_entry_hdl,
  617. enum cdp_txrx_ast_entry_type type)
  618. {
  619. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  620. (struct dp_ast_entry *)ast_entry_hdl,
  621. type);
  622. }
  623. static enum cdp_txrx_ast_entry_type dp_peer_ast_get_type_wifi3(
  624. struct cdp_soc_t *soc_hdl,
  625. void *ast_entry_hdl)
  626. {
  627. return ((struct dp_ast_entry *)ast_entry_hdl)->type;
  628. }
  629. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  630. void dp_peer_ast_set_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  631. void *ast_entry,
  632. void *cp_ctx)
  633. {
  634. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  635. qdf_spin_lock_bh(&soc->ast_lock);
  636. dp_peer_ast_set_cp_ctx(soc,
  637. (struct dp_ast_entry *)ast_entry, cp_ctx);
  638. qdf_spin_unlock_bh(&soc->ast_lock);
  639. }
  640. void *dp_peer_ast_get_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  641. void *ast_entry)
  642. {
  643. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  644. void *cp_ctx = NULL;
  645. qdf_spin_lock_bh(&soc->ast_lock);
  646. cp_ctx = dp_peer_ast_get_cp_ctx(soc,
  647. (struct dp_ast_entry *)ast_entry);
  648. qdf_spin_unlock_bh(&soc->ast_lock);
  649. return cp_ctx;
  650. }
  651. bool dp_peer_ast_get_wmi_sent_wifi3(struct cdp_soc_t *soc_handle,
  652. void *ast_entry)
  653. {
  654. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  655. bool wmi_sent = false;
  656. qdf_spin_lock_bh(&soc->ast_lock);
  657. wmi_sent = dp_peer_ast_get_del_cmd_sent(soc,
  658. (struct dp_ast_entry *)
  659. ast_entry);
  660. qdf_spin_unlock_bh(&soc->ast_lock);
  661. return wmi_sent;
  662. }
  663. void dp_peer_ast_free_entry_wifi3(struct cdp_soc_t *soc_handle,
  664. void *ast_entry)
  665. {
  666. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  667. qdf_spin_lock_bh(&soc->ast_lock);
  668. dp_peer_ast_free_entry(soc, (struct dp_ast_entry *)ast_entry);
  669. qdf_spin_unlock_bh(&soc->ast_lock);
  670. }
  671. #endif
  672. static struct cdp_peer *dp_peer_ast_get_peer_wifi3(
  673. struct cdp_soc_t *soc_hdl,
  674. void *ast_entry_hdl)
  675. {
  676. return (struct cdp_peer *)((struct dp_ast_entry *)ast_entry_hdl)->peer;
  677. }
  678. static uint32_t dp_peer_ast_get_nexhop_peer_id_wifi3(
  679. struct cdp_soc_t *soc_hdl,
  680. void *ast_entry_hdl)
  681. {
  682. return ((struct dp_ast_entry *)ast_entry_hdl)->peer->peer_ids[0];
  683. }
  684. /**
  685. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  686. * @ring_num: ring num of the ring being queried
  687. * @grp_mask: the grp_mask array for the ring type in question.
  688. *
  689. * The grp_mask array is indexed by group number and the bit fields correspond
  690. * to ring numbers. We are finding which interrupt group a ring belongs to.
  691. *
  692. * Return: the index in the grp_mask array with the ring number.
  693. * -QDF_STATUS_E_NOENT if no entry is found
  694. */
  695. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  696. {
  697. int ext_group_num;
  698. int mask = 1 << ring_num;
  699. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  700. ext_group_num++) {
  701. if (mask & grp_mask[ext_group_num])
  702. return ext_group_num;
  703. }
  704. return -QDF_STATUS_E_NOENT;
  705. }
  706. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  707. enum hal_ring_type ring_type,
  708. int ring_num)
  709. {
  710. int *grp_mask;
  711. switch (ring_type) {
  712. case WBM2SW_RELEASE:
  713. /* dp_tx_comp_handler - soc->tx_comp_ring */
  714. if (ring_num < 3)
  715. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  716. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  717. else if (ring_num == 3) {
  718. /* sw treats this as a separate ring type */
  719. grp_mask = &soc->wlan_cfg_ctx->
  720. int_rx_wbm_rel_ring_mask[0];
  721. ring_num = 0;
  722. } else {
  723. qdf_assert(0);
  724. return -QDF_STATUS_E_NOENT;
  725. }
  726. break;
  727. case REO_EXCEPTION:
  728. /* dp_rx_err_process - &soc->reo_exception_ring */
  729. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  730. break;
  731. case REO_DST:
  732. /* dp_rx_process - soc->reo_dest_ring */
  733. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  734. break;
  735. case REO_STATUS:
  736. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  737. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  738. break;
  739. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  740. case RXDMA_MONITOR_STATUS:
  741. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  742. case RXDMA_MONITOR_DST:
  743. /* dp_mon_process */
  744. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  745. break;
  746. case RXDMA_DST:
  747. /* dp_rxdma_err_process */
  748. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  749. break;
  750. case RXDMA_BUF:
  751. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  752. break;
  753. case RXDMA_MONITOR_BUF:
  754. /* TODO: support low_thresh interrupt */
  755. return -QDF_STATUS_E_NOENT;
  756. break;
  757. case TCL_DATA:
  758. case TCL_CMD:
  759. case REO_CMD:
  760. case SW2WBM_RELEASE:
  761. case WBM_IDLE_LINK:
  762. /* normally empty SW_TO_HW rings */
  763. return -QDF_STATUS_E_NOENT;
  764. break;
  765. case TCL_STATUS:
  766. case REO_REINJECT:
  767. /* misc unused rings */
  768. return -QDF_STATUS_E_NOENT;
  769. break;
  770. case CE_SRC:
  771. case CE_DST:
  772. case CE_DST_STATUS:
  773. /* CE_rings - currently handled by hif */
  774. default:
  775. return -QDF_STATUS_E_NOENT;
  776. break;
  777. }
  778. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  779. }
  780. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  781. *ring_params, int ring_type, int ring_num)
  782. {
  783. int msi_group_number;
  784. int msi_data_count;
  785. int ret;
  786. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  787. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  788. &msi_data_count, &msi_data_start,
  789. &msi_irq_start);
  790. if (ret)
  791. return;
  792. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  793. ring_num);
  794. if (msi_group_number < 0) {
  795. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  796. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  797. ring_type, ring_num);
  798. ring_params->msi_addr = 0;
  799. ring_params->msi_data = 0;
  800. return;
  801. }
  802. if (msi_group_number > msi_data_count) {
  803. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  804. FL("2 msi_groups will share an msi; msi_group_num %d"),
  805. msi_group_number);
  806. QDF_ASSERT(0);
  807. }
  808. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  809. ring_params->msi_addr = addr_low;
  810. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  811. ring_params->msi_data = (msi_group_number % msi_data_count)
  812. + msi_data_start;
  813. ring_params->flags |= HAL_SRNG_MSI_INTR;
  814. }
  815. /**
  816. * dp_print_ast_stats() - Dump AST table contents
  817. * @soc: Datapath soc handle
  818. *
  819. * return void
  820. */
  821. #ifdef FEATURE_AST
  822. static void dp_print_ast_stats(struct dp_soc *soc)
  823. {
  824. uint8_t i;
  825. uint8_t num_entries = 0;
  826. struct dp_vdev *vdev;
  827. struct dp_pdev *pdev;
  828. struct dp_peer *peer;
  829. struct dp_ast_entry *ase, *tmp_ase;
  830. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  831. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS",
  832. "DA", "HMWDS_SEC"};
  833. DP_PRINT_STATS("AST Stats:");
  834. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  835. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  836. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  837. DP_PRINT_STATS("AST Table:");
  838. qdf_spin_lock_bh(&soc->ast_lock);
  839. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  840. pdev = soc->pdev_list[i];
  841. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  842. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  843. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  844. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  845. DP_PRINT_STATS("%6d mac_addr = %pM"
  846. " peer_mac_addr = %pM"
  847. " type = %s"
  848. " next_hop = %d"
  849. " is_active = %d"
  850. " is_bss = %d"
  851. " ast_idx = %d"
  852. " ast_hash = %d"
  853. " pdev_id = %d"
  854. " vdev_id = %d"
  855. " del_cmd_sent = %d",
  856. ++num_entries,
  857. ase->mac_addr.raw,
  858. ase->peer->mac_addr.raw,
  859. type[ase->type],
  860. ase->next_hop,
  861. ase->is_active,
  862. ase->is_bss,
  863. ase->ast_idx,
  864. ase->ast_hash_value,
  865. ase->pdev_id,
  866. ase->vdev_id,
  867. ase->del_cmd_sent);
  868. }
  869. }
  870. }
  871. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  872. }
  873. qdf_spin_unlock_bh(&soc->ast_lock);
  874. }
  875. #else
  876. static void dp_print_ast_stats(struct dp_soc *soc)
  877. {
  878. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  879. return;
  880. }
  881. #endif
  882. static void dp_print_peer_table(struct dp_vdev *vdev)
  883. {
  884. struct dp_peer *peer = NULL;
  885. DP_PRINT_STATS("Dumping Peer Table Stats:");
  886. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  887. if (!peer) {
  888. DP_PRINT_STATS("Invalid Peer");
  889. return;
  890. }
  891. DP_PRINT_STATS(" peer_mac_addr = %pM"
  892. " nawds_enabled = %d"
  893. " bss_peer = %d"
  894. " wapi = %d"
  895. " wds_enabled = %d"
  896. " delete in progress = %d",
  897. peer->mac_addr.raw,
  898. peer->nawds_enabled,
  899. peer->bss_peer,
  900. peer->wapi,
  901. peer->wds_enabled,
  902. peer->delete_in_progress);
  903. }
  904. }
  905. /*
  906. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  907. */
  908. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  909. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  910. {
  911. void *hal_soc = soc->hal_soc;
  912. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  913. /* TODO: See if we should get align size from hal */
  914. uint32_t ring_base_align = 8;
  915. struct hal_srng_params ring_params;
  916. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  917. /* TODO: Currently hal layer takes care of endianness related settings.
  918. * See if these settings need to passed from DP layer
  919. */
  920. ring_params.flags = 0;
  921. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  922. srng->hal_srng = NULL;
  923. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  924. srng->num_entries = num_entries;
  925. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  926. soc->osdev, soc->osdev->dev, srng->alloc_size,
  927. &(srng->base_paddr_unaligned));
  928. if (!srng->base_vaddr_unaligned) {
  929. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  930. FL("alloc failed - ring_type: %d, ring_num %d"),
  931. ring_type, ring_num);
  932. return QDF_STATUS_E_NOMEM;
  933. }
  934. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  935. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  936. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  937. ((unsigned long)(ring_params.ring_base_vaddr) -
  938. (unsigned long)srng->base_vaddr_unaligned);
  939. ring_params.num_entries = num_entries;
  940. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  941. FL("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u"),
  942. ring_type, ring_num, (void *)ring_params.ring_base_vaddr,
  943. (void *)ring_params.ring_base_paddr, ring_params.num_entries);
  944. if (soc->intr_mode == DP_INTR_MSI) {
  945. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  946. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  947. FL("Using MSI for ring_type: %d, ring_num %d"),
  948. ring_type, ring_num);
  949. } else {
  950. ring_params.msi_data = 0;
  951. ring_params.msi_addr = 0;
  952. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  953. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  954. ring_type, ring_num);
  955. }
  956. /*
  957. * Setup interrupt timer and batch counter thresholds for
  958. * interrupt mitigation based on ring type
  959. */
  960. if (ring_type == REO_DST) {
  961. ring_params.intr_timer_thres_us =
  962. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  963. ring_params.intr_batch_cntr_thres_entries =
  964. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  965. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  966. ring_params.intr_timer_thres_us =
  967. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  968. ring_params.intr_batch_cntr_thres_entries =
  969. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  970. } else {
  971. ring_params.intr_timer_thres_us =
  972. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  973. ring_params.intr_batch_cntr_thres_entries =
  974. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  975. }
  976. /* Enable low threshold interrupts for rx buffer rings (regular and
  977. * monitor buffer rings.
  978. * TODO: See if this is required for any other ring
  979. */
  980. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  981. (ring_type == RXDMA_MONITOR_STATUS)) {
  982. /* TODO: Setting low threshold to 1/8th of ring size
  983. * see if this needs to be configurable
  984. */
  985. ring_params.low_threshold = num_entries >> 3;
  986. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  987. ring_params.intr_timer_thres_us =
  988. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  989. ring_params.intr_batch_cntr_thres_entries = 0;
  990. }
  991. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  992. mac_id, &ring_params);
  993. if (!srng->hal_srng) {
  994. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  995. srng->alloc_size,
  996. srng->base_vaddr_unaligned,
  997. srng->base_paddr_unaligned, 0);
  998. }
  999. return 0;
  1000. }
  1001. /**
  1002. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  1003. * Any buffers allocated and attached to ring entries are expected to be freed
  1004. * before calling this function.
  1005. */
  1006. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  1007. int ring_type, int ring_num)
  1008. {
  1009. if (!srng->hal_srng) {
  1010. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1011. FL("Ring type: %d, num:%d not setup"),
  1012. ring_type, ring_num);
  1013. return;
  1014. }
  1015. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1016. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1017. srng->alloc_size,
  1018. srng->base_vaddr_unaligned,
  1019. srng->base_paddr_unaligned, 0);
  1020. srng->hal_srng = NULL;
  1021. }
  1022. /* TODO: Need this interface from HIF */
  1023. void *hif_get_hal_handle(void *hif_handle);
  1024. /*
  1025. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  1026. * @dp_ctx: DP SOC handle
  1027. * @budget: Number of frames/descriptors that can be processed in one shot
  1028. *
  1029. * Return: remaining budget/quota for the soc device
  1030. */
  1031. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  1032. {
  1033. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1034. struct dp_soc *soc = int_ctx->soc;
  1035. int ring = 0;
  1036. uint32_t work_done = 0;
  1037. int budget = dp_budget;
  1038. uint8_t tx_mask = int_ctx->tx_ring_mask;
  1039. uint8_t rx_mask = int_ctx->rx_ring_mask;
  1040. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  1041. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  1042. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  1043. uint32_t remaining_quota = dp_budget;
  1044. struct dp_pdev *pdev = NULL;
  1045. int mac_id;
  1046. /* Process Tx completion interrupts first to return back buffers */
  1047. while (tx_mask) {
  1048. if (tx_mask & 0x1) {
  1049. work_done = dp_tx_comp_handler(soc,
  1050. soc->tx_comp_ring[ring].hal_srng,
  1051. remaining_quota);
  1052. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1053. "tx mask 0x%x ring %d, budget %d, work_done %d",
  1054. tx_mask, ring, budget, work_done);
  1055. budget -= work_done;
  1056. if (budget <= 0)
  1057. goto budget_done;
  1058. remaining_quota = budget;
  1059. }
  1060. tx_mask = tx_mask >> 1;
  1061. ring++;
  1062. }
  1063. /* Process REO Exception ring interrupt */
  1064. if (rx_err_mask) {
  1065. work_done = dp_rx_err_process(soc,
  1066. soc->reo_exception_ring.hal_srng,
  1067. remaining_quota);
  1068. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1069. "REO Exception Ring: work_done %d budget %d",
  1070. work_done, budget);
  1071. budget -= work_done;
  1072. if (budget <= 0) {
  1073. goto budget_done;
  1074. }
  1075. remaining_quota = budget;
  1076. }
  1077. /* Process Rx WBM release ring interrupt */
  1078. if (rx_wbm_rel_mask) {
  1079. work_done = dp_rx_wbm_err_process(soc,
  1080. soc->rx_rel_ring.hal_srng, remaining_quota);
  1081. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1082. "WBM Release Ring: work_done %d budget %d",
  1083. work_done, budget);
  1084. budget -= work_done;
  1085. if (budget <= 0) {
  1086. goto budget_done;
  1087. }
  1088. remaining_quota = budget;
  1089. }
  1090. /* Process Rx interrupts */
  1091. if (rx_mask) {
  1092. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1093. if (rx_mask & (1 << ring)) {
  1094. work_done = dp_rx_process(int_ctx,
  1095. soc->reo_dest_ring[ring].hal_srng,
  1096. ring,
  1097. remaining_quota);
  1098. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1099. "rx mask 0x%x ring %d, work_done %d budget %d",
  1100. rx_mask, ring, work_done, budget);
  1101. budget -= work_done;
  1102. if (budget <= 0)
  1103. goto budget_done;
  1104. remaining_quota = budget;
  1105. }
  1106. }
  1107. }
  1108. if (reo_status_mask)
  1109. dp_reo_status_ring_handler(soc);
  1110. /* Process LMAC interrupts */
  1111. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1112. pdev = soc->pdev_list[ring];
  1113. if (pdev == NULL)
  1114. continue;
  1115. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1116. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1117. pdev->pdev_id);
  1118. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1119. work_done = dp_mon_process(soc, mac_for_pdev,
  1120. remaining_quota);
  1121. budget -= work_done;
  1122. if (budget <= 0)
  1123. goto budget_done;
  1124. remaining_quota = budget;
  1125. }
  1126. if (int_ctx->rxdma2host_ring_mask &
  1127. (1 << mac_for_pdev)) {
  1128. work_done = dp_rxdma_err_process(soc,
  1129. mac_for_pdev,
  1130. remaining_quota);
  1131. budget -= work_done;
  1132. if (budget <= 0)
  1133. goto budget_done;
  1134. remaining_quota = budget;
  1135. }
  1136. if (int_ctx->host2rxdma_ring_mask &
  1137. (1 << mac_for_pdev)) {
  1138. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1139. union dp_rx_desc_list_elem_t *tail = NULL;
  1140. struct dp_srng *rx_refill_buf_ring =
  1141. &pdev->rx_refill_buf_ring;
  1142. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1143. 1);
  1144. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1145. rx_refill_buf_ring,
  1146. &soc->rx_desc_buf[mac_for_pdev], 0,
  1147. &desc_list, &tail);
  1148. }
  1149. }
  1150. }
  1151. qdf_lro_flush(int_ctx->lro_ctx);
  1152. budget_done:
  1153. return dp_budget - budget;
  1154. }
  1155. /* dp_interrupt_timer()- timer poll for interrupts
  1156. *
  1157. * @arg: SoC Handle
  1158. *
  1159. * Return:
  1160. *
  1161. */
  1162. static void dp_interrupt_timer(void *arg)
  1163. {
  1164. struct dp_soc *soc = (struct dp_soc *) arg;
  1165. int i;
  1166. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1167. for (i = 0;
  1168. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1169. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1170. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1171. }
  1172. }
  1173. /*
  1174. * dp_soc_attach_poll() - Register handlers for DP interrupts
  1175. * @txrx_soc: DP SOC handle
  1176. *
  1177. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1178. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1179. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1180. *
  1181. * Return: 0 for success, nonzero for failure.
  1182. */
  1183. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1184. {
  1185. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1186. int i;
  1187. soc->intr_mode = DP_INTR_POLL;
  1188. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1189. soc->intr_ctx[i].dp_intr_id = i;
  1190. soc->intr_ctx[i].tx_ring_mask =
  1191. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1192. soc->intr_ctx[i].rx_ring_mask =
  1193. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1194. soc->intr_ctx[i].rx_mon_ring_mask =
  1195. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1196. soc->intr_ctx[i].rx_err_ring_mask =
  1197. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1198. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1199. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1200. soc->intr_ctx[i].reo_status_ring_mask =
  1201. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1202. soc->intr_ctx[i].rxdma2host_ring_mask =
  1203. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1204. soc->intr_ctx[i].soc = soc;
  1205. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1206. }
  1207. qdf_timer_init(soc->osdev, &soc->int_timer,
  1208. dp_interrupt_timer, (void *)soc,
  1209. QDF_TIMER_TYPE_WAKE_APPS);
  1210. return QDF_STATUS_SUCCESS;
  1211. }
  1212. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1213. #if defined(CONFIG_MCL)
  1214. /*
  1215. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1216. * @txrx_soc: DP SOC handle
  1217. *
  1218. * Call the appropriate attach function based on the mode of operation.
  1219. * This is a WAR for enabling monitor mode.
  1220. *
  1221. * Return: 0 for success. nonzero for failure.
  1222. */
  1223. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1224. {
  1225. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1226. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1227. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1228. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1229. "%s: Poll mode", __func__);
  1230. return dp_soc_attach_poll(txrx_soc);
  1231. } else {
  1232. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1233. "%s: Interrupt mode", __func__);
  1234. return dp_soc_interrupt_attach(txrx_soc);
  1235. }
  1236. }
  1237. #else
  1238. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1239. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1240. {
  1241. return dp_soc_attach_poll(txrx_soc);
  1242. }
  1243. #else
  1244. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1245. {
  1246. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1247. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1248. return dp_soc_attach_poll(txrx_soc);
  1249. else
  1250. return dp_soc_interrupt_attach(txrx_soc);
  1251. }
  1252. #endif
  1253. #endif
  1254. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1255. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1256. {
  1257. int j;
  1258. int num_irq = 0;
  1259. int tx_mask =
  1260. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1261. int rx_mask =
  1262. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1263. int rx_mon_mask =
  1264. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1265. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1266. soc->wlan_cfg_ctx, intr_ctx_num);
  1267. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1268. soc->wlan_cfg_ctx, intr_ctx_num);
  1269. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1270. soc->wlan_cfg_ctx, intr_ctx_num);
  1271. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1272. soc->wlan_cfg_ctx, intr_ctx_num);
  1273. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1274. soc->wlan_cfg_ctx, intr_ctx_num);
  1275. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1276. if (tx_mask & (1 << j)) {
  1277. irq_id_map[num_irq++] =
  1278. (wbm2host_tx_completions_ring1 - j);
  1279. }
  1280. if (rx_mask & (1 << j)) {
  1281. irq_id_map[num_irq++] =
  1282. (reo2host_destination_ring1 - j);
  1283. }
  1284. if (rxdma2host_ring_mask & (1 << j)) {
  1285. irq_id_map[num_irq++] =
  1286. rxdma2host_destination_ring_mac1 -
  1287. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1288. }
  1289. if (host2rxdma_ring_mask & (1 << j)) {
  1290. irq_id_map[num_irq++] =
  1291. host2rxdma_host_buf_ring_mac1 -
  1292. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1293. }
  1294. if (rx_mon_mask & (1 << j)) {
  1295. irq_id_map[num_irq++] =
  1296. ppdu_end_interrupts_mac1 -
  1297. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1298. irq_id_map[num_irq++] =
  1299. rxdma2host_monitor_status_ring_mac1 -
  1300. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1301. }
  1302. if (rx_wbm_rel_ring_mask & (1 << j))
  1303. irq_id_map[num_irq++] = wbm2host_rx_release;
  1304. if (rx_err_ring_mask & (1 << j))
  1305. irq_id_map[num_irq++] = reo2host_exception;
  1306. if (reo_status_ring_mask & (1 << j))
  1307. irq_id_map[num_irq++] = reo2host_status;
  1308. }
  1309. *num_irq_r = num_irq;
  1310. }
  1311. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1312. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1313. int msi_vector_count, int msi_vector_start)
  1314. {
  1315. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1316. soc->wlan_cfg_ctx, intr_ctx_num);
  1317. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1318. soc->wlan_cfg_ctx, intr_ctx_num);
  1319. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1320. soc->wlan_cfg_ctx, intr_ctx_num);
  1321. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1322. soc->wlan_cfg_ctx, intr_ctx_num);
  1323. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1324. soc->wlan_cfg_ctx, intr_ctx_num);
  1325. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1326. soc->wlan_cfg_ctx, intr_ctx_num);
  1327. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1328. soc->wlan_cfg_ctx, intr_ctx_num);
  1329. unsigned int vector =
  1330. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1331. int num_irq = 0;
  1332. soc->intr_mode = DP_INTR_MSI;
  1333. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1334. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1335. irq_id_map[num_irq++] =
  1336. pld_get_msi_irq(soc->osdev->dev, vector);
  1337. *num_irq_r = num_irq;
  1338. }
  1339. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1340. int *irq_id_map, int *num_irq)
  1341. {
  1342. int msi_vector_count, ret;
  1343. uint32_t msi_base_data, msi_vector_start;
  1344. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1345. &msi_vector_count,
  1346. &msi_base_data,
  1347. &msi_vector_start);
  1348. if (ret)
  1349. return dp_soc_interrupt_map_calculate_integrated(soc,
  1350. intr_ctx_num, irq_id_map, num_irq);
  1351. else
  1352. dp_soc_interrupt_map_calculate_msi(soc,
  1353. intr_ctx_num, irq_id_map, num_irq,
  1354. msi_vector_count, msi_vector_start);
  1355. }
  1356. /*
  1357. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1358. * @txrx_soc: DP SOC handle
  1359. *
  1360. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1361. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1362. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1363. *
  1364. * Return: 0 for success. nonzero for failure.
  1365. */
  1366. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1367. {
  1368. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1369. int i = 0;
  1370. int num_irq = 0;
  1371. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1372. int ret = 0;
  1373. /* Map of IRQ ids registered with one interrupt context */
  1374. int irq_id_map[HIF_MAX_GRP_IRQ];
  1375. int tx_mask =
  1376. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1377. int rx_mask =
  1378. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1379. int rx_mon_mask =
  1380. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1381. int rx_err_ring_mask =
  1382. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1383. int rx_wbm_rel_ring_mask =
  1384. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1385. int reo_status_ring_mask =
  1386. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1387. int rxdma2host_ring_mask =
  1388. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1389. int host2rxdma_ring_mask =
  1390. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1391. soc->intr_ctx[i].dp_intr_id = i;
  1392. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1393. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1394. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1395. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1396. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1397. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1398. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1399. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1400. soc->intr_ctx[i].soc = soc;
  1401. num_irq = 0;
  1402. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1403. &num_irq);
  1404. ret = hif_register_ext_group(soc->hif_handle,
  1405. num_irq, irq_id_map, dp_service_srngs,
  1406. &soc->intr_ctx[i], "dp_intr",
  1407. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1408. if (ret) {
  1409. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1410. FL("failed, ret = %d"), ret);
  1411. return QDF_STATUS_E_FAILURE;
  1412. }
  1413. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1414. }
  1415. hif_configure_ext_group_interrupts(soc->hif_handle);
  1416. return QDF_STATUS_SUCCESS;
  1417. }
  1418. /*
  1419. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1420. * @txrx_soc: DP SOC handle
  1421. *
  1422. * Return: void
  1423. */
  1424. static void dp_soc_interrupt_detach(void *txrx_soc)
  1425. {
  1426. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1427. int i;
  1428. if (soc->intr_mode == DP_INTR_POLL) {
  1429. qdf_timer_stop(&soc->int_timer);
  1430. qdf_timer_free(&soc->int_timer);
  1431. } else {
  1432. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1433. }
  1434. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1435. soc->intr_ctx[i].tx_ring_mask = 0;
  1436. soc->intr_ctx[i].rx_ring_mask = 0;
  1437. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1438. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1439. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1440. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1441. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1442. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1443. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1444. }
  1445. }
  1446. #define AVG_MAX_MPDUS_PER_TID 128
  1447. #define AVG_TIDS_PER_CLIENT 2
  1448. #define AVG_FLOWS_PER_TID 2
  1449. #define AVG_MSDUS_PER_FLOW 128
  1450. #define AVG_MSDUS_PER_MPDU 4
  1451. /*
  1452. * Allocate and setup link descriptor pool that will be used by HW for
  1453. * various link and queue descriptors and managed by WBM
  1454. */
  1455. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1456. {
  1457. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1458. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1459. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1460. uint32_t num_mpdus_per_link_desc =
  1461. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1462. uint32_t num_msdus_per_link_desc =
  1463. hal_num_msdus_per_link_desc(soc->hal_soc);
  1464. uint32_t num_mpdu_links_per_queue_desc =
  1465. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1466. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1467. uint32_t total_link_descs, total_mem_size;
  1468. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1469. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1470. uint32_t num_link_desc_banks;
  1471. uint32_t last_bank_size = 0;
  1472. uint32_t entry_size, num_entries;
  1473. int i;
  1474. uint32_t desc_id = 0;
  1475. /* Only Tx queue descriptors are allocated from common link descriptor
  1476. * pool Rx queue descriptors are not included in this because (REO queue
  1477. * extension descriptors) they are expected to be allocated contiguously
  1478. * with REO queue descriptors
  1479. */
  1480. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1481. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1482. num_mpdu_queue_descs = num_mpdu_link_descs /
  1483. num_mpdu_links_per_queue_desc;
  1484. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1485. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1486. num_msdus_per_link_desc;
  1487. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1488. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1489. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1490. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1491. /* Round up to power of 2 */
  1492. total_link_descs = 1;
  1493. while (total_link_descs < num_entries)
  1494. total_link_descs <<= 1;
  1495. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1496. FL("total_link_descs: %u, link_desc_size: %d"),
  1497. total_link_descs, link_desc_size);
  1498. total_mem_size = total_link_descs * link_desc_size;
  1499. total_mem_size += link_desc_align;
  1500. if (total_mem_size <= max_alloc_size) {
  1501. num_link_desc_banks = 0;
  1502. last_bank_size = total_mem_size;
  1503. } else {
  1504. num_link_desc_banks = (total_mem_size) /
  1505. (max_alloc_size - link_desc_align);
  1506. last_bank_size = total_mem_size %
  1507. (max_alloc_size - link_desc_align);
  1508. }
  1509. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1510. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1511. total_mem_size, num_link_desc_banks);
  1512. for (i = 0; i < num_link_desc_banks; i++) {
  1513. soc->link_desc_banks[i].base_vaddr_unaligned =
  1514. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1515. max_alloc_size,
  1516. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1517. soc->link_desc_banks[i].size = max_alloc_size;
  1518. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1519. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1520. ((unsigned long)(
  1521. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1522. link_desc_align));
  1523. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1524. soc->link_desc_banks[i].base_paddr_unaligned) +
  1525. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1526. (unsigned long)(
  1527. soc->link_desc_banks[i].base_vaddr_unaligned));
  1528. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1529. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1530. FL("Link descriptor memory alloc failed"));
  1531. goto fail;
  1532. }
  1533. }
  1534. if (last_bank_size) {
  1535. /* Allocate last bank in case total memory required is not exact
  1536. * multiple of max_alloc_size
  1537. */
  1538. soc->link_desc_banks[i].base_vaddr_unaligned =
  1539. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1540. last_bank_size,
  1541. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1542. soc->link_desc_banks[i].size = last_bank_size;
  1543. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1544. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1545. ((unsigned long)(
  1546. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1547. link_desc_align));
  1548. soc->link_desc_banks[i].base_paddr =
  1549. (unsigned long)(
  1550. soc->link_desc_banks[i].base_paddr_unaligned) +
  1551. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1552. (unsigned long)(
  1553. soc->link_desc_banks[i].base_vaddr_unaligned));
  1554. }
  1555. /* Allocate and setup link descriptor idle list for HW internal use */
  1556. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1557. total_mem_size = entry_size * total_link_descs;
  1558. if (total_mem_size <= max_alloc_size) {
  1559. void *desc;
  1560. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1561. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1562. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1563. FL("Link desc idle ring setup failed"));
  1564. goto fail;
  1565. }
  1566. hal_srng_access_start_unlocked(soc->hal_soc,
  1567. soc->wbm_idle_link_ring.hal_srng);
  1568. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1569. soc->link_desc_banks[i].base_paddr; i++) {
  1570. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1571. ((unsigned long)(
  1572. soc->link_desc_banks[i].base_vaddr) -
  1573. (unsigned long)(
  1574. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1575. / link_desc_size;
  1576. unsigned long paddr = (unsigned long)(
  1577. soc->link_desc_banks[i].base_paddr);
  1578. while (num_entries && (desc = hal_srng_src_get_next(
  1579. soc->hal_soc,
  1580. soc->wbm_idle_link_ring.hal_srng))) {
  1581. hal_set_link_desc_addr(desc,
  1582. LINK_DESC_COOKIE(desc_id, i), paddr);
  1583. num_entries--;
  1584. desc_id++;
  1585. paddr += link_desc_size;
  1586. }
  1587. }
  1588. hal_srng_access_end_unlocked(soc->hal_soc,
  1589. soc->wbm_idle_link_ring.hal_srng);
  1590. } else {
  1591. uint32_t num_scatter_bufs;
  1592. uint32_t num_entries_per_buf;
  1593. uint32_t rem_entries;
  1594. uint8_t *scatter_buf_ptr;
  1595. uint16_t scatter_buf_num;
  1596. soc->wbm_idle_scatter_buf_size =
  1597. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1598. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1599. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1600. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1601. soc->hal_soc, total_mem_size,
  1602. soc->wbm_idle_scatter_buf_size);
  1603. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1604. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1605. FL("scatter bufs size out of bounds"));
  1606. goto fail;
  1607. }
  1608. for (i = 0; i < num_scatter_bufs; i++) {
  1609. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1610. qdf_mem_alloc_consistent(soc->osdev,
  1611. soc->osdev->dev,
  1612. soc->wbm_idle_scatter_buf_size,
  1613. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1614. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1615. QDF_TRACE(QDF_MODULE_ID_DP,
  1616. QDF_TRACE_LEVEL_ERROR,
  1617. FL("Scatter list memory alloc failed"));
  1618. goto fail;
  1619. }
  1620. }
  1621. /* Populate idle list scatter buffers with link descriptor
  1622. * pointers
  1623. */
  1624. scatter_buf_num = 0;
  1625. scatter_buf_ptr = (uint8_t *)(
  1626. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1627. rem_entries = num_entries_per_buf;
  1628. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1629. soc->link_desc_banks[i].base_paddr; i++) {
  1630. uint32_t num_link_descs =
  1631. (soc->link_desc_banks[i].size -
  1632. ((unsigned long)(
  1633. soc->link_desc_banks[i].base_vaddr) -
  1634. (unsigned long)(
  1635. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1636. / link_desc_size;
  1637. unsigned long paddr = (unsigned long)(
  1638. soc->link_desc_banks[i].base_paddr);
  1639. while (num_link_descs) {
  1640. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1641. LINK_DESC_COOKIE(desc_id, i), paddr);
  1642. num_link_descs--;
  1643. desc_id++;
  1644. paddr += link_desc_size;
  1645. rem_entries--;
  1646. if (rem_entries) {
  1647. scatter_buf_ptr += entry_size;
  1648. } else {
  1649. rem_entries = num_entries_per_buf;
  1650. scatter_buf_num++;
  1651. if (scatter_buf_num >= num_scatter_bufs)
  1652. break;
  1653. scatter_buf_ptr = (uint8_t *)(
  1654. soc->wbm_idle_scatter_buf_base_vaddr[
  1655. scatter_buf_num]);
  1656. }
  1657. }
  1658. }
  1659. /* Setup link descriptor idle list in HW */
  1660. hal_setup_link_idle_list(soc->hal_soc,
  1661. soc->wbm_idle_scatter_buf_base_paddr,
  1662. soc->wbm_idle_scatter_buf_base_vaddr,
  1663. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1664. (uint32_t)(scatter_buf_ptr -
  1665. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1666. scatter_buf_num-1])), total_link_descs);
  1667. }
  1668. return 0;
  1669. fail:
  1670. if (soc->wbm_idle_link_ring.hal_srng) {
  1671. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1672. WBM_IDLE_LINK, 0);
  1673. }
  1674. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1675. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1676. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1677. soc->wbm_idle_scatter_buf_size,
  1678. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1679. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1680. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1681. }
  1682. }
  1683. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1684. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1685. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1686. soc->link_desc_banks[i].size,
  1687. soc->link_desc_banks[i].base_vaddr_unaligned,
  1688. soc->link_desc_banks[i].base_paddr_unaligned,
  1689. 0);
  1690. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1691. }
  1692. }
  1693. return QDF_STATUS_E_FAILURE;
  1694. }
  1695. /*
  1696. * Free link descriptor pool that was setup HW
  1697. */
  1698. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1699. {
  1700. int i;
  1701. if (soc->wbm_idle_link_ring.hal_srng) {
  1702. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1703. WBM_IDLE_LINK, 0);
  1704. }
  1705. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1706. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1707. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1708. soc->wbm_idle_scatter_buf_size,
  1709. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1710. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1711. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1712. }
  1713. }
  1714. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1715. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1716. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1717. soc->link_desc_banks[i].size,
  1718. soc->link_desc_banks[i].base_vaddr_unaligned,
  1719. soc->link_desc_banks[i].base_paddr_unaligned,
  1720. 0);
  1721. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1722. }
  1723. }
  1724. }
  1725. #ifdef IPA_OFFLOAD
  1726. #define REO_DST_RING_SIZE_QCA6290 1023
  1727. #ifndef QCA_WIFI_QCA8074_VP
  1728. #define REO_DST_RING_SIZE_QCA8074 1023
  1729. #else
  1730. #define REO_DST_RING_SIZE_QCA8074 8
  1731. #endif /* QCA_WIFI_QCA8074_VP */
  1732. #else
  1733. #define REO_DST_RING_SIZE_QCA6290 1024
  1734. #ifndef QCA_WIFI_QCA8074_VP
  1735. #define REO_DST_RING_SIZE_QCA8074 2048
  1736. #else
  1737. #define REO_DST_RING_SIZE_QCA8074 8
  1738. #endif /* QCA_WIFI_QCA8074_VP */
  1739. #endif /* IPA_OFFLOAD */
  1740. /*
  1741. * dp_wds_aging_timer_fn() - Timer callback function for WDS aging
  1742. * @soc: Datapath SOC handle
  1743. *
  1744. * This is a timer function used to age out stale AST nodes from
  1745. * AST table
  1746. */
  1747. #ifdef FEATURE_WDS
  1748. static void dp_wds_aging_timer_fn(void *soc_hdl)
  1749. {
  1750. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1751. struct dp_pdev *pdev;
  1752. struct dp_vdev *vdev;
  1753. struct dp_peer *peer;
  1754. struct dp_ast_entry *ase, *temp_ase;
  1755. int i;
  1756. qdf_spin_lock_bh(&soc->ast_lock);
  1757. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1758. pdev = soc->pdev_list[i];
  1759. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1760. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1761. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1762. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1763. /*
  1764. * Do not expire static ast entries
  1765. * and HM WDS entries
  1766. */
  1767. if (ase->type !=
  1768. CDP_TXRX_AST_TYPE_WDS &&
  1769. ase->type != CDP_TXRX_AST_TYPE_MEC)
  1770. continue;
  1771. if (ase->is_active) {
  1772. ase->is_active = FALSE;
  1773. continue;
  1774. }
  1775. DP_STATS_INC(soc, ast.aged_out, 1);
  1776. dp_peer_del_ast(soc, ase);
  1777. }
  1778. }
  1779. }
  1780. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1781. }
  1782. qdf_spin_unlock_bh(&soc->ast_lock);
  1783. if (qdf_atomic_read(&soc->cmn_init_done))
  1784. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1785. }
  1786. /*
  1787. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1788. * @soc: Datapath SOC handle
  1789. *
  1790. * Return: None
  1791. */
  1792. static void dp_soc_wds_attach(struct dp_soc *soc)
  1793. {
  1794. qdf_timer_init(soc->osdev, &soc->wds_aging_timer,
  1795. dp_wds_aging_timer_fn, (void *)soc,
  1796. QDF_TIMER_TYPE_WAKE_APPS);
  1797. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1798. }
  1799. /*
  1800. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1801. * @txrx_soc: DP SOC handle
  1802. *
  1803. * Return: None
  1804. */
  1805. static void dp_soc_wds_detach(struct dp_soc *soc)
  1806. {
  1807. qdf_timer_stop(&soc->wds_aging_timer);
  1808. qdf_timer_free(&soc->wds_aging_timer);
  1809. }
  1810. #else
  1811. static void dp_soc_wds_attach(struct dp_soc *soc)
  1812. {
  1813. }
  1814. static void dp_soc_wds_detach(struct dp_soc *soc)
  1815. {
  1816. }
  1817. #endif
  1818. /*
  1819. * dp_soc_reset_ring_map() - Reset cpu ring map
  1820. * @soc: Datapath soc handler
  1821. *
  1822. * This api resets the default cpu ring map
  1823. */
  1824. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1825. {
  1826. uint8_t i;
  1827. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1828. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1829. switch (nss_config) {
  1830. case dp_nss_cfg_first_radio:
  1831. /*
  1832. * Setting Tx ring map for one nss offloaded radio
  1833. */
  1834. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1835. break;
  1836. case dp_nss_cfg_second_radio:
  1837. /*
  1838. * Setting Tx ring for two nss offloaded radios
  1839. */
  1840. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1841. break;
  1842. case dp_nss_cfg_dbdc:
  1843. /*
  1844. * Setting Tx ring map for 2 nss offloaded radios
  1845. */
  1846. soc->tx_ring_map[i] =
  1847. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  1848. break;
  1849. case dp_nss_cfg_dbtc:
  1850. /*
  1851. * Setting Tx ring map for 3 nss offloaded radios
  1852. */
  1853. soc->tx_ring_map[i] =
  1854. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  1855. break;
  1856. default:
  1857. dp_err("tx_ring_map failed due to invalid nss cfg");
  1858. break;
  1859. }
  1860. }
  1861. }
  1862. /*
  1863. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1864. * @dp_soc - DP soc handle
  1865. * @ring_type - ring type
  1866. * @ring_num - ring_num
  1867. *
  1868. * return 0 or 1
  1869. */
  1870. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1871. {
  1872. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1873. uint8_t status = 0;
  1874. switch (ring_type) {
  1875. case WBM2SW_RELEASE:
  1876. case REO_DST:
  1877. case RXDMA_BUF:
  1878. status = ((nss_config) & (1 << ring_num));
  1879. break;
  1880. default:
  1881. break;
  1882. }
  1883. return status;
  1884. }
  1885. /*
  1886. * dp_soc_reset_intr_mask() - reset interrupt mask
  1887. * @dp_soc - DP Soc handle
  1888. *
  1889. * Return: Return void
  1890. */
  1891. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1892. {
  1893. uint8_t j;
  1894. int *grp_mask = NULL;
  1895. int group_number, mask, num_ring;
  1896. /* number of tx ring */
  1897. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1898. /*
  1899. * group mask for tx completion ring.
  1900. */
  1901. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1902. /* loop and reset the mask for only offloaded ring */
  1903. for (j = 0; j < num_ring; j++) {
  1904. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1905. continue;
  1906. }
  1907. /*
  1908. * Group number corresponding to tx offloaded ring.
  1909. */
  1910. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1911. if (group_number < 0) {
  1912. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1913. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1914. WBM2SW_RELEASE, j);
  1915. return;
  1916. }
  1917. /* reset the tx mask for offloaded ring */
  1918. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1919. mask &= (~(1 << j));
  1920. /*
  1921. * reset the interrupt mask for offloaded ring.
  1922. */
  1923. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1924. }
  1925. /* number of rx rings */
  1926. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1927. /*
  1928. * group mask for reo destination ring.
  1929. */
  1930. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1931. /* loop and reset the mask for only offloaded ring */
  1932. for (j = 0; j < num_ring; j++) {
  1933. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  1934. continue;
  1935. }
  1936. /*
  1937. * Group number corresponding to rx offloaded ring.
  1938. */
  1939. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1940. if (group_number < 0) {
  1941. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1942. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1943. REO_DST, j);
  1944. return;
  1945. }
  1946. /* set the interrupt mask for offloaded ring */
  1947. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1948. mask &= (~(1 << j));
  1949. /*
  1950. * set the interrupt mask to zero for rx offloaded radio.
  1951. */
  1952. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1953. }
  1954. /*
  1955. * group mask for Rx buffer refill ring
  1956. */
  1957. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1958. /* loop and reset the mask for only offloaded ring */
  1959. for (j = 0; j < MAX_PDEV_CNT; j++) {
  1960. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  1961. continue;
  1962. }
  1963. /*
  1964. * Group number corresponding to rx offloaded ring.
  1965. */
  1966. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1967. if (group_number < 0) {
  1968. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1969. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1970. REO_DST, j);
  1971. return;
  1972. }
  1973. /* set the interrupt mask for offloaded ring */
  1974. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1975. group_number);
  1976. mask &= (~(1 << j));
  1977. /*
  1978. * set the interrupt mask to zero for rx offloaded radio.
  1979. */
  1980. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1981. group_number, mask);
  1982. }
  1983. }
  1984. #ifdef IPA_OFFLOAD
  1985. /**
  1986. * dp_reo_remap_config() - configure reo remap register value based
  1987. * nss configuration.
  1988. * based on offload_radio value below remap configuration
  1989. * get applied.
  1990. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  1991. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  1992. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  1993. * 3 - both Radios handled by NSS (remap not required)
  1994. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  1995. *
  1996. * @remap1: output parameter indicates reo remap 1 register value
  1997. * @remap2: output parameter indicates reo remap 2 register value
  1998. * Return: bool type, true if remap is configured else false.
  1999. */
  2000. static bool dp_reo_remap_config(struct dp_soc *soc,
  2001. uint32_t *remap1,
  2002. uint32_t *remap2)
  2003. {
  2004. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  2005. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  2006. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  2007. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  2008. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  2009. return true;
  2010. }
  2011. #else
  2012. static bool dp_reo_remap_config(struct dp_soc *soc,
  2013. uint32_t *remap1,
  2014. uint32_t *remap2)
  2015. {
  2016. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2017. switch (offload_radio) {
  2018. case dp_nss_cfg_default:
  2019. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2020. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2021. (0x3 << 18) | (0x4 << 21)) << 8;
  2022. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2023. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2024. (0x3 << 18) | (0x4 << 21)) << 8;
  2025. break;
  2026. case dp_nss_cfg_first_radio:
  2027. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  2028. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  2029. (0x2 << 18) | (0x3 << 21)) << 8;
  2030. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  2031. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  2032. (0x4 << 18) | (0x2 << 21)) << 8;
  2033. break;
  2034. case dp_nss_cfg_second_radio:
  2035. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  2036. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  2037. (0x1 << 18) | (0x3 << 21)) << 8;
  2038. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  2039. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  2040. (0x4 << 18) | (0x1 << 21)) << 8;
  2041. break;
  2042. case dp_nss_cfg_dbdc:
  2043. case dp_nss_cfg_dbtc:
  2044. /* return false if both or all are offloaded to NSS */
  2045. return false;
  2046. }
  2047. dp_debug("remap1 %x remap2 %x offload_radio %u",
  2048. *remap1, *remap2, offload_radio);
  2049. return true;
  2050. }
  2051. #endif
  2052. /*
  2053. * dp_reo_frag_dst_set() - configure reo register to set the
  2054. * fragment destination ring
  2055. * @soc : Datapath soc
  2056. * @frag_dst_ring : output parameter to set fragment destination ring
  2057. *
  2058. * Based on offload_radio below fragment destination rings is selected
  2059. * 0 - TCL
  2060. * 1 - SW1
  2061. * 2 - SW2
  2062. * 3 - SW3
  2063. * 4 - SW4
  2064. * 5 - Release
  2065. * 6 - FW
  2066. * 7 - alternate select
  2067. *
  2068. * return: void
  2069. */
  2070. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  2071. {
  2072. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2073. switch (offload_radio) {
  2074. case dp_nss_cfg_default:
  2075. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  2076. break;
  2077. case dp_nss_cfg_dbdc:
  2078. case dp_nss_cfg_dbtc:
  2079. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  2080. break;
  2081. default:
  2082. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2083. FL("dp_reo_frag_dst_set invalid offload radio config"));
  2084. break;
  2085. }
  2086. }
  2087. /*
  2088. * dp_soc_cmn_setup() - Common SoC level initializion
  2089. * @soc: Datapath SOC handle
  2090. *
  2091. * This is an internal function used to setup common SOC data structures,
  2092. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2093. */
  2094. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2095. {
  2096. int i;
  2097. struct hal_reo_params reo_params;
  2098. int tx_ring_size;
  2099. int tx_comp_ring_size;
  2100. int reo_dst_ring_size;
  2101. uint32_t entries;
  2102. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2103. if (qdf_atomic_read(&soc->cmn_init_done))
  2104. return 0;
  2105. if (dp_hw_link_desc_pool_setup(soc))
  2106. goto fail1;
  2107. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2108. /* Setup SRNG rings */
  2109. /* Common rings */
  2110. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2111. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  2112. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2113. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2114. goto fail1;
  2115. }
  2116. soc->num_tcl_data_rings = 0;
  2117. /* Tx data rings */
  2118. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2119. soc->num_tcl_data_rings =
  2120. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2121. tx_comp_ring_size =
  2122. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2123. tx_ring_size =
  2124. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2125. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2126. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2127. TCL_DATA, i, 0, tx_ring_size)) {
  2128. QDF_TRACE(QDF_MODULE_ID_DP,
  2129. QDF_TRACE_LEVEL_ERROR,
  2130. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2131. goto fail1;
  2132. }
  2133. /*
  2134. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2135. * count
  2136. */
  2137. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2138. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2139. QDF_TRACE(QDF_MODULE_ID_DP,
  2140. QDF_TRACE_LEVEL_ERROR,
  2141. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2142. goto fail1;
  2143. }
  2144. }
  2145. } else {
  2146. /* This will be incremented during per pdev ring setup */
  2147. soc->num_tcl_data_rings = 0;
  2148. }
  2149. if (dp_tx_soc_attach(soc)) {
  2150. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2151. FL("dp_tx_soc_attach failed"));
  2152. goto fail1;
  2153. }
  2154. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2155. /* TCL command and status rings */
  2156. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2157. entries)) {
  2158. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2159. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2160. goto fail1;
  2161. }
  2162. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2163. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2164. entries)) {
  2165. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2166. FL("dp_srng_setup failed for tcl_status_ring"));
  2167. goto fail1;
  2168. }
  2169. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2170. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2171. * descriptors
  2172. */
  2173. /* Rx data rings */
  2174. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2175. soc->num_reo_dest_rings =
  2176. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2177. QDF_TRACE(QDF_MODULE_ID_DP,
  2178. QDF_TRACE_LEVEL_INFO,
  2179. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2180. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2181. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2182. i, 0, reo_dst_ring_size)) {
  2183. QDF_TRACE(QDF_MODULE_ID_DP,
  2184. QDF_TRACE_LEVEL_ERROR,
  2185. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2186. goto fail1;
  2187. }
  2188. }
  2189. } else {
  2190. /* This will be incremented during per pdev ring setup */
  2191. soc->num_reo_dest_rings = 0;
  2192. }
  2193. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2194. /* LMAC RxDMA to SW Rings configuration */
  2195. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2196. /* Only valid for MCL */
  2197. struct dp_pdev *pdev = soc->pdev_list[0];
  2198. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2199. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2200. RXDMA_DST, 0, i,
  2201. entries)) {
  2202. QDF_TRACE(QDF_MODULE_ID_DP,
  2203. QDF_TRACE_LEVEL_ERROR,
  2204. FL(RNG_ERR "rxdma_err_dst_ring"));
  2205. goto fail1;
  2206. }
  2207. }
  2208. }
  2209. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2210. /* REO reinjection ring */
  2211. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2212. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2213. entries)) {
  2214. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2215. FL("dp_srng_setup failed for reo_reinject_ring"));
  2216. goto fail1;
  2217. }
  2218. /* Rx release ring */
  2219. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2220. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2221. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2222. FL("dp_srng_setup failed for rx_rel_ring"));
  2223. goto fail1;
  2224. }
  2225. /* Rx exception ring */
  2226. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2227. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2228. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2229. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2230. FL("dp_srng_setup failed for reo_exception_ring"));
  2231. goto fail1;
  2232. }
  2233. /* REO command and status rings */
  2234. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2235. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2236. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2237. FL("dp_srng_setup failed for reo_cmd_ring"));
  2238. goto fail1;
  2239. }
  2240. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2241. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2242. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2243. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2244. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2245. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2246. FL("dp_srng_setup failed for reo_status_ring"));
  2247. goto fail1;
  2248. }
  2249. qdf_spinlock_create(&soc->ast_lock);
  2250. dp_soc_wds_attach(soc);
  2251. /* Reset the cpu ring map if radio is NSS offloaded */
  2252. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2253. dp_soc_reset_cpu_ring_map(soc);
  2254. dp_soc_reset_intr_mask(soc);
  2255. }
  2256. /* Setup HW REO */
  2257. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2258. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2259. /*
  2260. * Reo ring remap is not required if both radios
  2261. * are offloaded to NSS
  2262. */
  2263. if (!dp_reo_remap_config(soc,
  2264. &reo_params.remap1,
  2265. &reo_params.remap2))
  2266. goto out;
  2267. reo_params.rx_hash_enabled = true;
  2268. }
  2269. /* setup the global rx defrag waitlist */
  2270. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2271. soc->rx.defrag.timeout_ms =
  2272. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2273. soc->rx.flags.defrag_timeout_check =
  2274. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2275. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2276. out:
  2277. /*
  2278. * set the fragment destination ring
  2279. */
  2280. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2281. hal_reo_setup(soc->hal_soc, &reo_params);
  2282. qdf_atomic_set(&soc->cmn_init_done, 1);
  2283. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2284. return 0;
  2285. fail1:
  2286. /*
  2287. * Cleanup will be done as part of soc_detach, which will
  2288. * be called on pdev attach failure
  2289. */
  2290. return QDF_STATUS_E_FAILURE;
  2291. }
  2292. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2293. static void dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2294. {
  2295. struct cdp_lro_hash_config lro_hash;
  2296. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2297. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2298. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2299. FL("LRO disabled RX hash disabled"));
  2300. return;
  2301. }
  2302. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2303. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  2304. lro_hash.lro_enable = 1;
  2305. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2306. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2307. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2308. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2309. }
  2310. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  2311. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2312. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2313. LRO_IPV4_SEED_ARR_SZ));
  2314. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2315. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2316. LRO_IPV6_SEED_ARR_SZ));
  2317. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2318. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2319. lro_hash.lro_enable, lro_hash.tcp_flag,
  2320. lro_hash.tcp_flag_mask);
  2321. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2322. QDF_TRACE_LEVEL_ERROR,
  2323. (void *)lro_hash.toeplitz_hash_ipv4,
  2324. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2325. LRO_IPV4_SEED_ARR_SZ));
  2326. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2327. QDF_TRACE_LEVEL_ERROR,
  2328. (void *)lro_hash.toeplitz_hash_ipv6,
  2329. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2330. LRO_IPV6_SEED_ARR_SZ));
  2331. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2332. if (soc->cdp_soc.ol_ops->lro_hash_config)
  2333. (void)soc->cdp_soc.ol_ops->lro_hash_config
  2334. (pdev->ctrl_pdev, &lro_hash);
  2335. }
  2336. /*
  2337. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2338. * @soc: data path SoC handle
  2339. * @pdev: Physical device handle
  2340. *
  2341. * Return: 0 - success, > 0 - failure
  2342. */
  2343. #ifdef QCA_HOST2FW_RXBUF_RING
  2344. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2345. struct dp_pdev *pdev)
  2346. {
  2347. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2348. int max_mac_rings;
  2349. int i;
  2350. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2351. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2352. for (i = 0; i < max_mac_rings; i++) {
  2353. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2354. "%s: pdev_id %d mac_id %d",
  2355. __func__, pdev->pdev_id, i);
  2356. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2357. RXDMA_BUF, 1, i,
  2358. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2359. QDF_TRACE(QDF_MODULE_ID_DP,
  2360. QDF_TRACE_LEVEL_ERROR,
  2361. FL("failed rx mac ring setup"));
  2362. return QDF_STATUS_E_FAILURE;
  2363. }
  2364. }
  2365. return QDF_STATUS_SUCCESS;
  2366. }
  2367. #else
  2368. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2369. struct dp_pdev *pdev)
  2370. {
  2371. return QDF_STATUS_SUCCESS;
  2372. }
  2373. #endif
  2374. /**
  2375. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2376. * @pdev - DP_PDEV handle
  2377. *
  2378. * Return: void
  2379. */
  2380. static inline void
  2381. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2382. {
  2383. uint8_t map_id;
  2384. struct dp_soc *soc = pdev->soc;
  2385. if (!soc)
  2386. return;
  2387. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2388. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2389. default_dscp_tid_map,
  2390. sizeof(default_dscp_tid_map));
  2391. }
  2392. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2393. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2394. default_dscp_tid_map,
  2395. map_id);
  2396. }
  2397. }
  2398. #ifdef IPA_OFFLOAD
  2399. /**
  2400. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2401. * @soc: data path instance
  2402. * @pdev: core txrx pdev context
  2403. *
  2404. * Return: QDF_STATUS_SUCCESS: success
  2405. * QDF_STATUS_E_RESOURCES: Error return
  2406. */
  2407. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2408. struct dp_pdev *pdev)
  2409. {
  2410. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2411. int entries;
  2412. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2413. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2414. /* Setup second Rx refill buffer ring */
  2415. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2416. IPA_RX_REFILL_BUF_RING_IDX,
  2417. pdev->pdev_id,
  2418. entries)) {
  2419. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2420. FL("dp_srng_setup failed second rx refill ring"));
  2421. return QDF_STATUS_E_FAILURE;
  2422. }
  2423. return QDF_STATUS_SUCCESS;
  2424. }
  2425. /**
  2426. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2427. * @soc: data path instance
  2428. * @pdev: core txrx pdev context
  2429. *
  2430. * Return: void
  2431. */
  2432. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2433. struct dp_pdev *pdev)
  2434. {
  2435. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2436. IPA_RX_REFILL_BUF_RING_IDX);
  2437. }
  2438. #else
  2439. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2440. struct dp_pdev *pdev)
  2441. {
  2442. return QDF_STATUS_SUCCESS;
  2443. }
  2444. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2445. struct dp_pdev *pdev)
  2446. {
  2447. }
  2448. #endif
  2449. #if !defined(DISABLE_MON_CONFIG)
  2450. /**
  2451. * dp_mon_rings_setup() - Initialize Monitor rings based on target
  2452. * @soc: soc handle
  2453. * @pdev: physical device handle
  2454. *
  2455. * Return: nonzero on failure and zero on success
  2456. */
  2457. static
  2458. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2459. {
  2460. int mac_id = 0;
  2461. int pdev_id = pdev->pdev_id;
  2462. int entries;
  2463. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2464. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2465. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2466. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2467. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2468. entries =
  2469. wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2470. if (dp_srng_setup(soc,
  2471. &pdev->rxdma_mon_buf_ring[mac_id],
  2472. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2473. entries)) {
  2474. QDF_TRACE(QDF_MODULE_ID_DP,
  2475. QDF_TRACE_LEVEL_ERROR,
  2476. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2477. return QDF_STATUS_E_NOMEM;
  2478. }
  2479. entries =
  2480. wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2481. if (dp_srng_setup(soc,
  2482. &pdev->rxdma_mon_dst_ring[mac_id],
  2483. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2484. entries)) {
  2485. QDF_TRACE(QDF_MODULE_ID_DP,
  2486. QDF_TRACE_LEVEL_ERROR,
  2487. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2488. return QDF_STATUS_E_NOMEM;
  2489. }
  2490. entries =
  2491. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2492. if (dp_srng_setup(soc,
  2493. &pdev->rxdma_mon_status_ring[mac_id],
  2494. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2495. entries)) {
  2496. QDF_TRACE(QDF_MODULE_ID_DP,
  2497. QDF_TRACE_LEVEL_ERROR,
  2498. FL(RNG_ERR "rxdma_mon_status_ring"));
  2499. return QDF_STATUS_E_NOMEM;
  2500. }
  2501. entries =
  2502. wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2503. if (dp_srng_setup(soc,
  2504. &pdev->rxdma_mon_desc_ring[mac_id],
  2505. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2506. entries)) {
  2507. QDF_TRACE(QDF_MODULE_ID_DP,
  2508. QDF_TRACE_LEVEL_ERROR,
  2509. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2510. return QDF_STATUS_E_NOMEM;
  2511. }
  2512. } else {
  2513. entries =
  2514. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2515. if (dp_srng_setup(soc,
  2516. &pdev->rxdma_mon_status_ring[mac_id],
  2517. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2518. entries)) {
  2519. QDF_TRACE(QDF_MODULE_ID_DP,
  2520. QDF_TRACE_LEVEL_ERROR,
  2521. FL(RNG_ERR "rxdma_mon_status_ring"));
  2522. return QDF_STATUS_E_NOMEM;
  2523. }
  2524. }
  2525. }
  2526. return QDF_STATUS_SUCCESS;
  2527. }
  2528. #else
  2529. static
  2530. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2531. {
  2532. return QDF_STATUS_SUCCESS;
  2533. }
  2534. #endif
  2535. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2536. * @pdev_hdl: pdev handle
  2537. */
  2538. #ifdef ATH_SUPPORT_EXT_STAT
  2539. void dp_iterate_update_peer_list(void *pdev_hdl)
  2540. {
  2541. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2542. struct dp_vdev *vdev = NULL;
  2543. struct dp_peer *peer = NULL;
  2544. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2545. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2546. dp_cal_client_update_peer_stats(&peer->stats);
  2547. }
  2548. }
  2549. }
  2550. #else
  2551. void dp_iterate_update_peer_list(void *pdev_hdl)
  2552. {
  2553. }
  2554. #endif
  2555. /*
  2556. * dp_pdev_attach_wifi3() - attach txrx pdev
  2557. * @ctrl_pdev: Opaque PDEV object
  2558. * @txrx_soc: Datapath SOC handle
  2559. * @htc_handle: HTC handle for host-target interface
  2560. * @qdf_osdev: QDF OS device
  2561. * @pdev_id: PDEV ID
  2562. *
  2563. * Return: DP PDEV handle on success, NULL on failure
  2564. */
  2565. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2566. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2567. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2568. {
  2569. int tx_ring_size;
  2570. int tx_comp_ring_size;
  2571. int reo_dst_ring_size;
  2572. int entries;
  2573. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2574. int nss_cfg;
  2575. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2576. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  2577. if (!pdev) {
  2578. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2579. FL("DP PDEV memory allocation failed"));
  2580. goto fail0;
  2581. }
  2582. pdev->invalid_peer = qdf_mem_malloc(sizeof(struct dp_peer));
  2583. if (!pdev->invalid_peer) {
  2584. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2585. FL("Invalid peer memory allocation failed"));
  2586. qdf_mem_free(pdev);
  2587. goto fail0;
  2588. }
  2589. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2590. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2591. if (!pdev->wlan_cfg_ctx) {
  2592. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2593. FL("pdev cfg_attach failed"));
  2594. qdf_mem_free(pdev->invalid_peer);
  2595. qdf_mem_free(pdev);
  2596. goto fail0;
  2597. }
  2598. /*
  2599. * set nss pdev config based on soc config
  2600. */
  2601. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2602. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2603. (nss_cfg & (1 << pdev_id)));
  2604. pdev->soc = soc;
  2605. pdev->ctrl_pdev = ctrl_pdev;
  2606. pdev->pdev_id = pdev_id;
  2607. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  2608. soc->pdev_list[pdev_id] = pdev;
  2609. soc->pdev_count++;
  2610. TAILQ_INIT(&pdev->vdev_list);
  2611. qdf_spinlock_create(&pdev->vdev_list_lock);
  2612. pdev->vdev_count = 0;
  2613. qdf_spinlock_create(&pdev->tx_mutex);
  2614. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2615. TAILQ_INIT(&pdev->neighbour_peers_list);
  2616. pdev->neighbour_peers_added = false;
  2617. if (dp_soc_cmn_setup(soc)) {
  2618. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2619. FL("dp_soc_cmn_setup failed"));
  2620. goto fail1;
  2621. }
  2622. /* Setup per PDEV TCL rings if configured */
  2623. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2624. tx_ring_size =
  2625. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2626. tx_comp_ring_size =
  2627. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2628. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2629. pdev_id, pdev_id, tx_ring_size)) {
  2630. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2631. FL("dp_srng_setup failed for tcl_data_ring"));
  2632. goto fail1;
  2633. }
  2634. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2635. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2636. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2637. FL("dp_srng_setup failed for tx_comp_ring"));
  2638. goto fail1;
  2639. }
  2640. soc->num_tcl_data_rings++;
  2641. }
  2642. /* Tx specific init */
  2643. if (dp_tx_pdev_attach(pdev)) {
  2644. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2645. FL("dp_tx_pdev_attach failed"));
  2646. goto fail1;
  2647. }
  2648. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2649. /* Setup per PDEV REO rings if configured */
  2650. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2651. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2652. pdev_id, pdev_id, reo_dst_ring_size)) {
  2653. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2654. FL("dp_srng_setup failed for reo_dest_ringn"));
  2655. goto fail1;
  2656. }
  2657. soc->num_reo_dest_rings++;
  2658. }
  2659. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2660. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2661. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2662. FL("dp_srng_setup failed rx refill ring"));
  2663. goto fail1;
  2664. }
  2665. if (dp_rxdma_ring_setup(soc, pdev)) {
  2666. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2667. FL("RXDMA ring config failed"));
  2668. goto fail1;
  2669. }
  2670. if (dp_mon_rings_setup(soc, pdev)) {
  2671. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2672. FL("MONITOR rings setup failed"));
  2673. goto fail1;
  2674. }
  2675. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2676. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2677. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2678. 0, pdev_id,
  2679. entries)) {
  2680. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2681. FL(RNG_ERR "rxdma_err_dst_ring"));
  2682. goto fail1;
  2683. }
  2684. }
  2685. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2686. goto fail1;
  2687. if (dp_ipa_ring_resource_setup(soc, pdev))
  2688. goto fail1;
  2689. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2690. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2691. FL("dp_ipa_uc_attach failed"));
  2692. goto fail1;
  2693. }
  2694. /* Rx specific init */
  2695. if (dp_rx_pdev_attach(pdev)) {
  2696. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2697. FL("dp_rx_pdev_attach failed"));
  2698. goto fail1;
  2699. }
  2700. DP_STATS_INIT(pdev);
  2701. /* Monitor filter init */
  2702. pdev->mon_filter_mode = MON_FILTER_ALL;
  2703. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2704. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2705. pdev->fp_data_filter = FILTER_DATA_ALL;
  2706. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2707. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2708. pdev->mo_data_filter = FILTER_DATA_ALL;
  2709. dp_local_peer_id_pool_init(pdev);
  2710. dp_dscp_tid_map_setup(pdev);
  2711. /* Rx monitor mode specific init */
  2712. if (dp_rx_pdev_mon_attach(pdev)) {
  2713. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2714. "dp_rx_pdev_mon_attach failed");
  2715. goto fail1;
  2716. }
  2717. if (dp_wdi_event_attach(pdev)) {
  2718. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2719. "dp_wdi_evet_attach failed");
  2720. goto fail1;
  2721. }
  2722. /* set the reo destination during initialization */
  2723. pdev->reo_dest = pdev->pdev_id + 1;
  2724. /*
  2725. * initialize ppdu tlv list
  2726. */
  2727. TAILQ_INIT(&pdev->ppdu_info_list);
  2728. pdev->tlv_count = 0;
  2729. pdev->list_depth = 0;
  2730. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  2731. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  2732. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  2733. TRUE);
  2734. /* initlialize cal client timer */
  2735. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  2736. &dp_iterate_update_peer_list);
  2737. return (struct cdp_pdev *)pdev;
  2738. fail1:
  2739. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  2740. fail0:
  2741. return NULL;
  2742. }
  2743. /*
  2744. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2745. * @soc: data path SoC handle
  2746. * @pdev: Physical device handle
  2747. *
  2748. * Return: void
  2749. */
  2750. #ifdef QCA_HOST2FW_RXBUF_RING
  2751. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2752. struct dp_pdev *pdev)
  2753. {
  2754. int max_mac_rings =
  2755. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2756. int i;
  2757. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2758. max_mac_rings : MAX_RX_MAC_RINGS;
  2759. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2760. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2761. RXDMA_BUF, 1);
  2762. qdf_timer_free(&soc->mon_reap_timer);
  2763. }
  2764. #else
  2765. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2766. struct dp_pdev *pdev)
  2767. {
  2768. }
  2769. #endif
  2770. /*
  2771. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2772. * @pdev: device object
  2773. *
  2774. * Return: void
  2775. */
  2776. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2777. {
  2778. struct dp_neighbour_peer *peer = NULL;
  2779. struct dp_neighbour_peer *temp_peer = NULL;
  2780. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2781. neighbour_peer_list_elem, temp_peer) {
  2782. /* delete this peer from the list */
  2783. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2784. peer, neighbour_peer_list_elem);
  2785. qdf_mem_free(peer);
  2786. }
  2787. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2788. }
  2789. /**
  2790. * dp_htt_ppdu_stats_detach() - detach stats resources
  2791. * @pdev: Datapath PDEV handle
  2792. *
  2793. * Return: void
  2794. */
  2795. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  2796. {
  2797. struct ppdu_info *ppdu_info, *ppdu_info_next;
  2798. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  2799. ppdu_info_list_elem, ppdu_info_next) {
  2800. if (!ppdu_info)
  2801. break;
  2802. qdf_assert_always(ppdu_info->nbuf);
  2803. qdf_nbuf_free(ppdu_info->nbuf);
  2804. qdf_mem_free(ppdu_info);
  2805. }
  2806. }
  2807. #if !defined(DISABLE_MON_CONFIG)
  2808. /**
  2809. * dp_mon_ring_deinit() - Cleanup Monitor rings
  2810. *
  2811. * @soc: soc handle
  2812. * @pdev: datapath physical dev handle
  2813. * @mac_id: mac number
  2814. *
  2815. * Return: None
  2816. */
  2817. static
  2818. void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2819. int mac_id)
  2820. {
  2821. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2822. dp_srng_cleanup(soc,
  2823. &pdev->rxdma_mon_buf_ring[mac_id],
  2824. RXDMA_MONITOR_BUF, 0);
  2825. dp_srng_cleanup(soc,
  2826. &pdev->rxdma_mon_dst_ring[mac_id],
  2827. RXDMA_MONITOR_DST, 0);
  2828. dp_srng_cleanup(soc,
  2829. &pdev->rxdma_mon_status_ring[mac_id],
  2830. RXDMA_MONITOR_STATUS, 0);
  2831. dp_srng_cleanup(soc,
  2832. &pdev->rxdma_mon_desc_ring[mac_id],
  2833. RXDMA_MONITOR_DESC, 0);
  2834. dp_srng_cleanup(soc,
  2835. &pdev->rxdma_err_dst_ring[mac_id],
  2836. RXDMA_DST, 0);
  2837. } else {
  2838. dp_srng_cleanup(soc,
  2839. &pdev->rxdma_mon_status_ring[mac_id],
  2840. RXDMA_MONITOR_STATUS, 0);
  2841. dp_srng_cleanup(soc,
  2842. &pdev->rxdma_err_dst_ring[mac_id],
  2843. RXDMA_DST, 0);
  2844. }
  2845. }
  2846. #else
  2847. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2848. int mac_id)
  2849. {
  2850. }
  2851. #endif
  2852. /*
  2853. * dp_pdev_detach_wifi3() - detach txrx pdev
  2854. * @txrx_pdev: Datapath PDEV handle
  2855. * @force: Force detach
  2856. *
  2857. */
  2858. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  2859. {
  2860. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2861. struct dp_soc *soc = pdev->soc;
  2862. qdf_nbuf_t curr_nbuf, next_nbuf;
  2863. int mac_id;
  2864. dp_wdi_event_detach(pdev);
  2865. dp_tx_pdev_detach(pdev);
  2866. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2867. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2868. TCL_DATA, pdev->pdev_id);
  2869. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2870. WBM2SW_RELEASE, pdev->pdev_id);
  2871. }
  2872. dp_pktlogmod_exit(pdev);
  2873. dp_rx_pdev_detach(pdev);
  2874. dp_rx_pdev_mon_detach(pdev);
  2875. dp_neighbour_peers_detach(pdev);
  2876. qdf_spinlock_destroy(&pdev->tx_mutex);
  2877. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  2878. dp_ipa_uc_detach(soc, pdev);
  2879. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  2880. /* Cleanup per PDEV REO rings if configured */
  2881. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2882. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2883. REO_DST, pdev->pdev_id);
  2884. }
  2885. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2886. dp_rxdma_ring_cleanup(soc, pdev);
  2887. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2888. dp_mon_ring_deinit(soc, pdev, mac_id);
  2889. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2890. RXDMA_DST, 0);
  2891. }
  2892. curr_nbuf = pdev->invalid_peer_head_msdu;
  2893. while (curr_nbuf) {
  2894. next_nbuf = qdf_nbuf_next(curr_nbuf);
  2895. qdf_nbuf_free(curr_nbuf);
  2896. curr_nbuf = next_nbuf;
  2897. }
  2898. dp_htt_ppdu_stats_detach(pdev);
  2899. qdf_nbuf_free(pdev->sojourn_buf);
  2900. dp_cal_client_detach(&pdev->cal_client_ctx);
  2901. soc->pdev_list[pdev->pdev_id] = NULL;
  2902. soc->pdev_count--;
  2903. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2904. qdf_mem_free(pdev->invalid_peer);
  2905. qdf_mem_free(pdev->dp_txrx_handle);
  2906. qdf_mem_free(pdev);
  2907. }
  2908. /*
  2909. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2910. * @soc: DP SOC handle
  2911. */
  2912. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2913. {
  2914. struct reo_desc_list_node *desc;
  2915. struct dp_rx_tid *rx_tid;
  2916. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2917. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2918. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2919. rx_tid = &desc->rx_tid;
  2920. qdf_mem_unmap_nbytes_single(soc->osdev,
  2921. rx_tid->hw_qdesc_paddr,
  2922. QDF_DMA_BIDIRECTIONAL,
  2923. rx_tid->hw_qdesc_alloc_size);
  2924. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2925. qdf_mem_free(desc);
  2926. }
  2927. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2928. qdf_list_destroy(&soc->reo_desc_freelist);
  2929. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2930. }
  2931. /*
  2932. * dp_soc_detach_wifi3() - Detach txrx SOC
  2933. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2934. */
  2935. static void dp_soc_detach_wifi3(void *txrx_soc)
  2936. {
  2937. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2938. int i;
  2939. qdf_atomic_set(&soc->cmn_init_done, 0);
  2940. qdf_flush_work(&soc->htt_stats.work);
  2941. qdf_disable_work(&soc->htt_stats.work);
  2942. /* Free pending htt stats messages */
  2943. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  2944. dp_reo_cmdlist_destroy(soc);
  2945. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2946. if (soc->pdev_list[i])
  2947. dp_pdev_detach_wifi3(
  2948. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2949. }
  2950. dp_peer_find_detach(soc);
  2951. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2952. * SW descriptors
  2953. */
  2954. /* Free the ring memories */
  2955. /* Common rings */
  2956. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2957. dp_tx_soc_detach(soc);
  2958. /* Tx data rings */
  2959. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2960. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2961. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  2962. TCL_DATA, i);
  2963. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  2964. WBM2SW_RELEASE, i);
  2965. }
  2966. }
  2967. /* TCL command and status rings */
  2968. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  2969. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  2970. /* Rx data rings */
  2971. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2972. soc->num_reo_dest_rings =
  2973. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2974. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2975. /* TODO: Get number of rings and ring sizes
  2976. * from wlan_cfg
  2977. */
  2978. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  2979. REO_DST, i);
  2980. }
  2981. }
  2982. /* REO reinjection ring */
  2983. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  2984. /* Rx release ring */
  2985. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  2986. /* Rx exception ring */
  2987. /* TODO: Better to store ring_type and ring_num in
  2988. * dp_srng during setup
  2989. */
  2990. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  2991. /* REO command and status rings */
  2992. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  2993. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  2994. dp_hw_link_desc_pool_cleanup(soc);
  2995. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  2996. qdf_spinlock_destroy(&soc->htt_stats.lock);
  2997. htt_soc_detach(soc->htt_handle);
  2998. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  2999. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  3000. dp_reo_desc_freelist_destroy(soc);
  3001. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  3002. dp_soc_wds_detach(soc);
  3003. qdf_spinlock_destroy(&soc->ast_lock);
  3004. qdf_mem_free(soc);
  3005. }
  3006. #if !defined(DISABLE_MON_CONFIG)
  3007. /**
  3008. * dp_mon_htt_srng_setup() - Prepare HTT messages for Monitor rings
  3009. * @soc: soc handle
  3010. * @pdev: physical device handle
  3011. * @mac_id: ring number
  3012. * @mac_for_pdev: mac_id
  3013. *
  3014. * Return: non-zero for failure, zero for success
  3015. */
  3016. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3017. struct dp_pdev *pdev,
  3018. int mac_id,
  3019. int mac_for_pdev)
  3020. {
  3021. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3022. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3023. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3024. pdev->rxdma_mon_buf_ring[mac_id]
  3025. .hal_srng,
  3026. RXDMA_MONITOR_BUF);
  3027. if (status != QDF_STATUS_SUCCESS) {
  3028. dp_err("Failed to send htt srng setup message for Rxdma mon buf ring");
  3029. return status;
  3030. }
  3031. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3032. pdev->rxdma_mon_dst_ring[mac_id]
  3033. .hal_srng,
  3034. RXDMA_MONITOR_DST);
  3035. if (status != QDF_STATUS_SUCCESS) {
  3036. dp_err("Failed to send htt srng setup message for Rxdma mon dst ring");
  3037. return status;
  3038. }
  3039. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3040. pdev->rxdma_mon_status_ring[mac_id]
  3041. .hal_srng,
  3042. RXDMA_MONITOR_STATUS);
  3043. if (status != QDF_STATUS_SUCCESS) {
  3044. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3045. return status;
  3046. }
  3047. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3048. pdev->rxdma_mon_desc_ring[mac_id]
  3049. .hal_srng,
  3050. RXDMA_MONITOR_DESC);
  3051. if (status != QDF_STATUS_SUCCESS) {
  3052. dp_err("Failed to send htt srng message for Rxdma mon desc ring");
  3053. return status;
  3054. }
  3055. } else {
  3056. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3057. pdev->rxdma_mon_status_ring[mac_id]
  3058. .hal_srng,
  3059. RXDMA_MONITOR_STATUS);
  3060. if (status != QDF_STATUS_SUCCESS) {
  3061. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3062. return status;
  3063. }
  3064. }
  3065. return status;
  3066. }
  3067. #else
  3068. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3069. struct dp_pdev *pdev,
  3070. int mac_id,
  3071. int mac_for_pdev)
  3072. {
  3073. return QDF_STATUS_SUCCESS;
  3074. }
  3075. #endif
  3076. /*
  3077. * dp_rxdma_ring_config() - configure the RX DMA rings
  3078. *
  3079. * This function is used to configure the MAC rings.
  3080. * On MCL host provides buffers in Host2FW ring
  3081. * FW refills (copies) buffers to the ring and updates
  3082. * ring_idx in register
  3083. *
  3084. * @soc: data path SoC handle
  3085. *
  3086. * Return: zero on success, non-zero on failure
  3087. */
  3088. #ifdef QCA_HOST2FW_RXBUF_RING
  3089. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3090. {
  3091. int i;
  3092. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3093. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3094. struct dp_pdev *pdev = soc->pdev_list[i];
  3095. if (pdev) {
  3096. int mac_id;
  3097. bool dbs_enable = 0;
  3098. int max_mac_rings =
  3099. wlan_cfg_get_num_mac_rings
  3100. (pdev->wlan_cfg_ctx);
  3101. htt_srng_setup(soc->htt_handle, 0,
  3102. pdev->rx_refill_buf_ring.hal_srng,
  3103. RXDMA_BUF);
  3104. if (pdev->rx_refill_buf_ring2.hal_srng)
  3105. htt_srng_setup(soc->htt_handle, 0,
  3106. pdev->rx_refill_buf_ring2.hal_srng,
  3107. RXDMA_BUF);
  3108. if (soc->cdp_soc.ol_ops->
  3109. is_hw_dbs_2x2_capable) {
  3110. dbs_enable = soc->cdp_soc.ol_ops->
  3111. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  3112. }
  3113. if (dbs_enable) {
  3114. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3115. QDF_TRACE_LEVEL_ERROR,
  3116. FL("DBS enabled max_mac_rings %d"),
  3117. max_mac_rings);
  3118. } else {
  3119. max_mac_rings = 1;
  3120. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3121. QDF_TRACE_LEVEL_ERROR,
  3122. FL("DBS disabled, max_mac_rings %d"),
  3123. max_mac_rings);
  3124. }
  3125. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3126. FL("pdev_id %d max_mac_rings %d"),
  3127. pdev->pdev_id, max_mac_rings);
  3128. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3129. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3130. mac_id, pdev->pdev_id);
  3131. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3132. QDF_TRACE_LEVEL_ERROR,
  3133. FL("mac_id %d"), mac_for_pdev);
  3134. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3135. pdev->rx_mac_buf_ring[mac_id]
  3136. .hal_srng,
  3137. RXDMA_BUF);
  3138. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3139. pdev->rxdma_err_dst_ring[mac_id]
  3140. .hal_srng,
  3141. RXDMA_DST);
  3142. /* Configure monitor mode rings */
  3143. status = dp_mon_htt_srng_setup(soc, pdev,
  3144. mac_id,
  3145. mac_for_pdev);
  3146. if (status != QDF_STATUS_SUCCESS) {
  3147. dp_err("Failed to send htt monitor messages to target");
  3148. return status;
  3149. }
  3150. }
  3151. }
  3152. }
  3153. /*
  3154. * Timer to reap rxdma status rings.
  3155. * Needed until we enable ppdu end interrupts
  3156. */
  3157. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3158. dp_service_mon_rings, (void *)soc,
  3159. QDF_TIMER_TYPE_WAKE_APPS);
  3160. soc->reap_timer_init = 1;
  3161. return status;
  3162. }
  3163. #else
  3164. /* This is only for WIN */
  3165. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3166. {
  3167. int i;
  3168. int mac_id;
  3169. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3170. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3171. struct dp_pdev *pdev = soc->pdev_list[i];
  3172. if (pdev == NULL)
  3173. continue;
  3174. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3175. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3176. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3177. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3178. #ifndef DISABLE_MON_CONFIG
  3179. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3180. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3181. RXDMA_MONITOR_BUF);
  3182. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3183. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3184. RXDMA_MONITOR_DST);
  3185. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3186. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3187. RXDMA_MONITOR_STATUS);
  3188. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3189. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3190. RXDMA_MONITOR_DESC);
  3191. #endif
  3192. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3193. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3194. RXDMA_DST);
  3195. }
  3196. }
  3197. return status;
  3198. }
  3199. #endif
  3200. /*
  3201. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3202. * @cdp_soc: Opaque Datapath SOC handle
  3203. *
  3204. * Return: zero on success, non-zero on failure
  3205. */
  3206. static QDF_STATUS
  3207. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3208. {
  3209. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3210. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3211. htt_soc_attach_target(soc->htt_handle);
  3212. status = dp_rxdma_ring_config(soc);
  3213. if (status != QDF_STATUS_SUCCESS) {
  3214. dp_err("Failed to send htt srng setup messages to target");
  3215. return status;
  3216. }
  3217. DP_STATS_INIT(soc);
  3218. /* initialize work queue for stats processing */
  3219. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3220. return QDF_STATUS_SUCCESS;
  3221. }
  3222. /*
  3223. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3224. * @txrx_soc: Datapath SOC handle
  3225. */
  3226. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3227. {
  3228. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3229. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3230. }
  3231. /*
  3232. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3233. * @txrx_soc: Datapath SOC handle
  3234. * @nss_cfg: nss config
  3235. */
  3236. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3237. {
  3238. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3239. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3240. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3241. /*
  3242. * TODO: masked out based on the per offloaded radio
  3243. */
  3244. switch (config) {
  3245. case dp_nss_cfg_default:
  3246. break;
  3247. case dp_nss_cfg_dbdc:
  3248. case dp_nss_cfg_dbtc:
  3249. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3250. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3251. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3252. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3253. break;
  3254. default:
  3255. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3256. "Invalid offload config %d", config);
  3257. }
  3258. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3259. FL("nss-wifi<0> nss config is enabled"));
  3260. }
  3261. /*
  3262. * dp_vdev_attach_wifi3() - attach txrx vdev
  3263. * @txrx_pdev: Datapath PDEV handle
  3264. * @vdev_mac_addr: MAC address of the virtual interface
  3265. * @vdev_id: VDEV Id
  3266. * @wlan_op_mode: VDEV operating mode
  3267. *
  3268. * Return: DP VDEV handle on success, NULL on failure
  3269. */
  3270. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3271. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3272. {
  3273. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3274. struct dp_soc *soc = pdev->soc;
  3275. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3276. if (!vdev) {
  3277. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3278. FL("DP VDEV memory allocation failed"));
  3279. goto fail0;
  3280. }
  3281. vdev->pdev = pdev;
  3282. vdev->vdev_id = vdev_id;
  3283. vdev->opmode = op_mode;
  3284. vdev->osdev = soc->osdev;
  3285. vdev->osif_rx = NULL;
  3286. vdev->osif_rsim_rx_decap = NULL;
  3287. vdev->osif_get_key = NULL;
  3288. vdev->osif_rx_mon = NULL;
  3289. vdev->osif_tx_free_ext = NULL;
  3290. vdev->osif_vdev = NULL;
  3291. vdev->delete.pending = 0;
  3292. vdev->safemode = 0;
  3293. vdev->drop_unenc = 1;
  3294. vdev->sec_type = cdp_sec_type_none;
  3295. #ifdef notyet
  3296. vdev->filters_num = 0;
  3297. #endif
  3298. qdf_mem_copy(
  3299. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3300. /* TODO: Initialize default HTT meta data that will be used in
  3301. * TCL descriptors for packets transmitted from this VDEV
  3302. */
  3303. TAILQ_INIT(&vdev->peer_list);
  3304. if (wlan_op_mode_monitor == vdev->opmode) {
  3305. pdev->monitor_vdev = vdev;
  3306. return (struct cdp_vdev *)vdev;
  3307. }
  3308. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3309. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3310. vdev->dscp_tid_map_id = 0;
  3311. vdev->mcast_enhancement_en = 0;
  3312. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3313. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3314. /* add this vdev into the pdev's list */
  3315. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3316. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3317. pdev->vdev_count++;
  3318. dp_tx_vdev_attach(vdev);
  3319. if ((soc->intr_mode == DP_INTR_POLL) &&
  3320. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3321. if (pdev->vdev_count == 1)
  3322. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3323. }
  3324. if (pdev->vdev_count == 1)
  3325. dp_lro_hash_setup(soc, pdev);
  3326. /* LRO */
  3327. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  3328. wlan_op_mode_sta == vdev->opmode)
  3329. vdev->lro_enable = true;
  3330. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3331. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  3332. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3333. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3334. DP_STATS_INIT(vdev);
  3335. if (wlan_op_mode_sta == vdev->opmode)
  3336. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3337. vdev->mac_addr.raw,
  3338. NULL);
  3339. return (struct cdp_vdev *)vdev;
  3340. fail0:
  3341. return NULL;
  3342. }
  3343. /**
  3344. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3345. * @vdev: Datapath VDEV handle
  3346. * @osif_vdev: OSIF vdev handle
  3347. * @ctrl_vdev: UMAC vdev handle
  3348. * @txrx_ops: Tx and Rx operations
  3349. *
  3350. * Return: DP VDEV handle on success, NULL on failure
  3351. */
  3352. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3353. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3354. struct ol_txrx_ops *txrx_ops)
  3355. {
  3356. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3357. vdev->osif_vdev = osif_vdev;
  3358. vdev->ctrl_vdev = ctrl_vdev;
  3359. vdev->osif_rx = txrx_ops->rx.rx;
  3360. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3361. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3362. vdev->osif_get_key = txrx_ops->get_key;
  3363. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3364. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3365. #ifdef notyet
  3366. #if ATH_SUPPORT_WAPI
  3367. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3368. #endif
  3369. #endif
  3370. #ifdef UMAC_SUPPORT_PROXY_ARP
  3371. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3372. #endif
  3373. vdev->me_convert = txrx_ops->me_convert;
  3374. /* TODO: Enable the following once Tx code is integrated */
  3375. if (vdev->mesh_vdev)
  3376. txrx_ops->tx.tx = dp_tx_send_mesh;
  3377. else
  3378. txrx_ops->tx.tx = dp_tx_send;
  3379. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3380. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3381. "DP Vdev Register success");
  3382. }
  3383. /**
  3384. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3385. * @vdev: Datapath VDEV handle
  3386. *
  3387. * Return: void
  3388. */
  3389. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  3390. {
  3391. struct dp_pdev *pdev = vdev->pdev;
  3392. struct dp_soc *soc = pdev->soc;
  3393. struct dp_peer *peer;
  3394. uint16_t *peer_ids;
  3395. uint8_t i = 0, j = 0;
  3396. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3397. if (!peer_ids) {
  3398. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3399. "DP alloc failure - unable to flush peers");
  3400. return;
  3401. }
  3402. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3403. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3404. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3405. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  3406. if (j < soc->max_peers)
  3407. peer_ids[j++] = peer->peer_ids[i];
  3408. }
  3409. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3410. for (i = 0; i < j ; i++)
  3411. dp_rx_peer_unmap_handler(soc, peer_ids[i], vdev->vdev_id,
  3412. NULL, 0);
  3413. qdf_mem_free(peer_ids);
  3414. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3415. FL("Flushed peers for vdev object %pK "), vdev);
  3416. }
  3417. /*
  3418. * dp_vdev_detach_wifi3() - Detach txrx vdev
  3419. * @txrx_vdev: Datapath VDEV handle
  3420. * @callback: Callback OL_IF on completion of detach
  3421. * @cb_context: Callback context
  3422. *
  3423. */
  3424. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  3425. ol_txrx_vdev_delete_cb callback, void *cb_context)
  3426. {
  3427. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3428. struct dp_pdev *pdev = vdev->pdev;
  3429. struct dp_soc *soc = pdev->soc;
  3430. struct dp_neighbour_peer *peer = NULL;
  3431. /* preconditions */
  3432. qdf_assert(vdev);
  3433. if (wlan_op_mode_monitor == vdev->opmode)
  3434. goto free_vdev;
  3435. if (wlan_op_mode_sta == vdev->opmode)
  3436. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3437. /*
  3438. * If Target is hung, flush all peers before detaching vdev
  3439. * this will free all references held due to missing
  3440. * unmap commands from Target
  3441. */
  3442. if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  3443. dp_vdev_flush_peers(vdev);
  3444. /*
  3445. * Use peer_ref_mutex while accessing peer_list, in case
  3446. * a peer is in the process of being removed from the list.
  3447. */
  3448. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3449. /* check that the vdev has no peers allocated */
  3450. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3451. /* debug print - will be removed later */
  3452. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3453. FL("not deleting vdev object %pK (%pM)"
  3454. "until deletion finishes for all its peers"),
  3455. vdev, vdev->mac_addr.raw);
  3456. /* indicate that the vdev needs to be deleted */
  3457. vdev->delete.pending = 1;
  3458. vdev->delete.callback = callback;
  3459. vdev->delete.context = cb_context;
  3460. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3461. return;
  3462. }
  3463. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3464. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3465. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3466. neighbour_peer_list_elem) {
  3467. QDF_ASSERT(peer->vdev != vdev);
  3468. }
  3469. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3470. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3471. dp_tx_vdev_detach(vdev);
  3472. /* remove the vdev from its parent pdev's list */
  3473. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3474. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3475. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3476. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3477. free_vdev:
  3478. qdf_mem_free(vdev);
  3479. if (callback)
  3480. callback(cb_context);
  3481. }
  3482. /*
  3483. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3484. * @soc - datapath soc handle
  3485. * @peer - datapath peer handle
  3486. *
  3487. * Delete the AST entries belonging to a peer
  3488. */
  3489. #ifdef FEATURE_AST
  3490. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3491. struct dp_peer *peer)
  3492. {
  3493. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3494. qdf_spin_lock_bh(&soc->ast_lock);
  3495. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3496. dp_peer_del_ast(soc, ast_entry);
  3497. peer->self_ast_entry = NULL;
  3498. TAILQ_INIT(&peer->ast_entry_list);
  3499. qdf_spin_unlock_bh(&soc->ast_lock);
  3500. }
  3501. #else
  3502. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3503. struct dp_peer *peer)
  3504. {
  3505. }
  3506. #endif
  3507. #if ATH_SUPPORT_WRAP
  3508. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3509. uint8_t *peer_mac_addr)
  3510. {
  3511. struct dp_peer *peer;
  3512. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3513. 0, vdev->vdev_id);
  3514. if (!peer)
  3515. return NULL;
  3516. if (peer->bss_peer)
  3517. return peer;
  3518. dp_peer_unref_delete(peer);
  3519. return NULL;
  3520. }
  3521. #else
  3522. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3523. uint8_t *peer_mac_addr)
  3524. {
  3525. struct dp_peer *peer;
  3526. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3527. 0, vdev->vdev_id);
  3528. if (!peer)
  3529. return NULL;
  3530. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  3531. return peer;
  3532. dp_peer_unref_delete(peer);
  3533. return NULL;
  3534. }
  3535. #endif
  3536. #if defined(FEATURE_AST)
  3537. #if !defined(AST_HKV1_WORKAROUND)
  3538. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3539. uint8_t *peer_mac_addr)
  3540. {
  3541. struct dp_ast_entry *ast_entry;
  3542. qdf_spin_lock_bh(&soc->ast_lock);
  3543. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  3544. if (ast_entry && ast_entry->next_hop)
  3545. dp_peer_del_ast(soc, ast_entry);
  3546. qdf_spin_unlock_bh(&soc->ast_lock);
  3547. }
  3548. #else
  3549. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3550. uint8_t *peer_mac_addr)
  3551. {
  3552. struct dp_ast_entry *ast_entry;
  3553. if (soc->ast_override_support) {
  3554. qdf_spin_lock_bh(&soc->ast_lock);
  3555. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  3556. if (ast_entry && ast_entry->next_hop)
  3557. dp_peer_del_ast(soc, ast_entry);
  3558. qdf_spin_unlock_bh(&soc->ast_lock);
  3559. }
  3560. }
  3561. #endif
  3562. #else
  3563. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3564. uint8_t *peer_mac_addr)
  3565. {
  3566. }
  3567. #endif
  3568. /*
  3569. * dp_peer_create_wifi3() - attach txrx peer
  3570. * @txrx_vdev: Datapath VDEV handle
  3571. * @peer_mac_addr: Peer MAC address
  3572. *
  3573. * Return: DP peeer handle on success, NULL on failure
  3574. */
  3575. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  3576. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  3577. {
  3578. struct dp_peer *peer;
  3579. int i;
  3580. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3581. struct dp_pdev *pdev;
  3582. struct dp_soc *soc;
  3583. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  3584. /* preconditions */
  3585. qdf_assert(vdev);
  3586. qdf_assert(peer_mac_addr);
  3587. pdev = vdev->pdev;
  3588. soc = pdev->soc;
  3589. /*
  3590. * If a peer entry with given MAC address already exists,
  3591. * reuse the peer and reset the state of peer.
  3592. */
  3593. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  3594. if (peer) {
  3595. qdf_atomic_init(&peer->is_default_route_set);
  3596. dp_peer_cleanup(vdev, peer);
  3597. peer->delete_in_progress = false;
  3598. dp_peer_delete_ast_entries(soc, peer);
  3599. if ((vdev->opmode == wlan_op_mode_sta) &&
  3600. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3601. DP_MAC_ADDR_LEN)) {
  3602. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3603. }
  3604. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3605. /*
  3606. * Control path maintains a node count which is incremented
  3607. * for every new peer create command. Since new peer is not being
  3608. * created and earlier reference is reused here,
  3609. * peer_unref_delete event is sent to control path to
  3610. * increment the count back.
  3611. */
  3612. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3613. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3614. vdev->vdev_id, peer->mac_addr.raw);
  3615. }
  3616. peer->ctrl_peer = ctrl_peer;
  3617. dp_local_peer_id_alloc(pdev, peer);
  3618. DP_STATS_INIT(peer);
  3619. return (void *)peer;
  3620. } else {
  3621. /*
  3622. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  3623. * need to remove the AST entry which was earlier added as a WDS
  3624. * entry.
  3625. * If an AST entry exists, but no peer entry exists with a given
  3626. * MAC addresses, we could deduce it as a WDS entry
  3627. */
  3628. dp_peer_ast_handle_roam_del(soc, peer_mac_addr);
  3629. }
  3630. #ifdef notyet
  3631. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  3632. soc->mempool_ol_ath_peer);
  3633. #else
  3634. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  3635. #endif
  3636. if (!peer)
  3637. return NULL; /* failure */
  3638. qdf_mem_zero(peer, sizeof(struct dp_peer));
  3639. TAILQ_INIT(&peer->ast_entry_list);
  3640. /* store provided params */
  3641. peer->vdev = vdev;
  3642. peer->ctrl_peer = ctrl_peer;
  3643. if ((vdev->opmode == wlan_op_mode_sta) &&
  3644. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3645. DP_MAC_ADDR_LEN)) {
  3646. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3647. }
  3648. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3649. qdf_spinlock_create(&peer->peer_info_lock);
  3650. qdf_mem_copy(
  3651. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3652. /* TODO: See of rx_opt_proc is really required */
  3653. peer->rx_opt_proc = soc->rx_opt_proc;
  3654. /* initialize the peer_id */
  3655. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3656. peer->peer_ids[i] = HTT_INVALID_PEER;
  3657. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3658. qdf_atomic_init(&peer->ref_cnt);
  3659. /* keep one reference for attach */
  3660. qdf_atomic_inc(&peer->ref_cnt);
  3661. /* add this peer into the vdev's list */
  3662. if (wlan_op_mode_sta == vdev->opmode)
  3663. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  3664. else
  3665. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  3666. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3667. /* TODO: See if hash based search is required */
  3668. dp_peer_find_hash_add(soc, peer);
  3669. /* Initialize the peer state */
  3670. peer->state = OL_TXRX_PEER_STATE_DISC;
  3671. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3672. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  3673. vdev, peer, peer->mac_addr.raw,
  3674. qdf_atomic_read(&peer->ref_cnt));
  3675. /*
  3676. * For every peer MAp message search and set if bss_peer
  3677. */
  3678. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  3679. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3680. "vdev bss_peer!!!!");
  3681. peer->bss_peer = 1;
  3682. vdev->vap_bss_peer = peer;
  3683. }
  3684. for (i = 0; i < DP_MAX_TIDS; i++)
  3685. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  3686. dp_local_peer_id_alloc(pdev, peer);
  3687. DP_STATS_INIT(peer);
  3688. return (void *)peer;
  3689. }
  3690. /*
  3691. * dp_vdev_get_default_reo_hash() - get reo dest ring and hash values for a vdev
  3692. * @vdev: Datapath VDEV handle
  3693. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  3694. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  3695. *
  3696. * Return: None
  3697. */
  3698. static
  3699. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  3700. enum cdp_host_reo_dest_ring *reo_dest,
  3701. bool *hash_based)
  3702. {
  3703. struct dp_soc *soc;
  3704. struct dp_pdev *pdev;
  3705. pdev = vdev->pdev;
  3706. soc = pdev->soc;
  3707. /*
  3708. * hash based steering is disabled for Radios which are offloaded
  3709. * to NSS
  3710. */
  3711. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  3712. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  3713. /*
  3714. * Below line of code will ensure the proper reo_dest ring is chosen
  3715. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  3716. */
  3717. *reo_dest = pdev->reo_dest;
  3718. }
  3719. #ifdef IPA_OFFLOAD
  3720. /*
  3721. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  3722. * @vdev: Datapath VDEV handle
  3723. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  3724. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  3725. *
  3726. * If IPA is enabled in ini, for SAP mode, disable hash based
  3727. * steering, use default reo_dst ring for RX. Use config values for other modes.
  3728. * Return: None
  3729. */
  3730. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  3731. enum cdp_host_reo_dest_ring *reo_dest,
  3732. bool *hash_based)
  3733. {
  3734. struct dp_soc *soc;
  3735. struct dp_pdev *pdev;
  3736. pdev = vdev->pdev;
  3737. soc = pdev->soc;
  3738. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  3739. /*
  3740. * If IPA is enabled, disable hash-based flow steering and set
  3741. * reo_dest_ring_4 as the REO ring to receive packets on.
  3742. * IPA is configured to reap reo_dest_ring_4.
  3743. *
  3744. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  3745. * value enum value is from 1 - 4.
  3746. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  3747. */
  3748. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  3749. if (vdev->opmode == wlan_op_mode_ap) {
  3750. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  3751. *hash_based = 0;
  3752. }
  3753. }
  3754. }
  3755. #else
  3756. /*
  3757. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  3758. * @vdev: Datapath VDEV handle
  3759. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  3760. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  3761. *
  3762. * Use system config values for hash based steering.
  3763. * Return: None
  3764. */
  3765. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  3766. enum cdp_host_reo_dest_ring *reo_dest,
  3767. bool *hash_based)
  3768. {
  3769. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  3770. }
  3771. #endif /* IPA_OFFLOAD */
  3772. /*
  3773. * dp_peer_setup_wifi3() - initialize the peer
  3774. * @vdev_hdl: virtual device object
  3775. * @peer: Peer object
  3776. *
  3777. * Return: void
  3778. */
  3779. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  3780. {
  3781. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  3782. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3783. struct dp_pdev *pdev;
  3784. struct dp_soc *soc;
  3785. bool hash_based = 0;
  3786. enum cdp_host_reo_dest_ring reo_dest;
  3787. /* preconditions */
  3788. qdf_assert(vdev);
  3789. qdf_assert(peer);
  3790. pdev = vdev->pdev;
  3791. soc = pdev->soc;
  3792. peer->last_assoc_rcvd = 0;
  3793. peer->last_disassoc_rcvd = 0;
  3794. peer->last_deauth_rcvd = 0;
  3795. dp_peer_setup_get_reo_hash(vdev, &reo_dest, &hash_based);
  3796. dp_info("pdev: %d vdev :%d opmode:%u hash-based-steering:%d default-reo_dest:%u",
  3797. pdev->pdev_id, vdev->vdev_id,
  3798. vdev->opmode, hash_based, reo_dest);
  3799. /*
  3800. * There are corner cases where the AD1 = AD2 = "VAPs address"
  3801. * i.e both the devices have same MAC address. In these
  3802. * cases we want such pkts to be processed in NULL Q handler
  3803. * which is REO2TCL ring. for this reason we should
  3804. * not setup reo_queues and default route for bss_peer.
  3805. */
  3806. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap)
  3807. return;
  3808. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  3809. /* TODO: Check the destination ring number to be passed to FW */
  3810. soc->cdp_soc.ol_ops->peer_set_default_routing(
  3811. pdev->ctrl_pdev, peer->mac_addr.raw,
  3812. peer->vdev->vdev_id, hash_based, reo_dest);
  3813. }
  3814. qdf_atomic_set(&peer->is_default_route_set, 1);
  3815. dp_peer_rx_init(pdev, peer);
  3816. return;
  3817. }
  3818. /*
  3819. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  3820. * @vdev_handle: virtual device object
  3821. * @htt_pkt_type: type of pkt
  3822. *
  3823. * Return: void
  3824. */
  3825. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  3826. enum htt_cmn_pkt_type val)
  3827. {
  3828. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3829. vdev->tx_encap_type = val;
  3830. }
  3831. /*
  3832. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  3833. * @vdev_handle: virtual device object
  3834. * @htt_pkt_type: type of pkt
  3835. *
  3836. * Return: void
  3837. */
  3838. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  3839. enum htt_cmn_pkt_type val)
  3840. {
  3841. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3842. vdev->rx_decap_type = val;
  3843. }
  3844. /*
  3845. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  3846. * @txrx_soc: cdp soc handle
  3847. * @ac: Access category
  3848. * @value: timeout value in millisec
  3849. *
  3850. * Return: void
  3851. */
  3852. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  3853. uint8_t ac, uint32_t value)
  3854. {
  3855. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3856. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  3857. }
  3858. /*
  3859. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  3860. * @txrx_soc: cdp soc handle
  3861. * @ac: access category
  3862. * @value: timeout value in millisec
  3863. *
  3864. * Return: void
  3865. */
  3866. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  3867. uint8_t ac, uint32_t *value)
  3868. {
  3869. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3870. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  3871. }
  3872. /*
  3873. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  3874. * @pdev_handle: physical device object
  3875. * @val: reo destination ring index (1 - 4)
  3876. *
  3877. * Return: void
  3878. */
  3879. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  3880. enum cdp_host_reo_dest_ring val)
  3881. {
  3882. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3883. if (pdev)
  3884. pdev->reo_dest = val;
  3885. }
  3886. /*
  3887. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  3888. * @pdev_handle: physical device object
  3889. *
  3890. * Return: reo destination ring index
  3891. */
  3892. static enum cdp_host_reo_dest_ring
  3893. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  3894. {
  3895. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3896. if (pdev)
  3897. return pdev->reo_dest;
  3898. else
  3899. return cdp_host_reo_dest_ring_unknown;
  3900. }
  3901. /*
  3902. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  3903. * @pdev_handle: device object
  3904. * @val: value to be set
  3905. *
  3906. * Return: void
  3907. */
  3908. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3909. uint32_t val)
  3910. {
  3911. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3912. /* Enable/Disable smart mesh filtering. This flag will be checked
  3913. * during rx processing to check if packets are from NAC clients.
  3914. */
  3915. pdev->filter_neighbour_peers = val;
  3916. return 0;
  3917. }
  3918. /*
  3919. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  3920. * address for smart mesh filtering
  3921. * @vdev_handle: virtual device object
  3922. * @cmd: Add/Del command
  3923. * @macaddr: nac client mac address
  3924. *
  3925. * Return: void
  3926. */
  3927. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  3928. uint32_t cmd, uint8_t *macaddr)
  3929. {
  3930. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3931. struct dp_pdev *pdev = vdev->pdev;
  3932. struct dp_neighbour_peer *peer = NULL;
  3933. if (!macaddr)
  3934. goto fail0;
  3935. /* Store address of NAC (neighbour peer) which will be checked
  3936. * against TA of received packets.
  3937. */
  3938. if (cmd == DP_NAC_PARAM_ADD) {
  3939. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  3940. sizeof(*peer));
  3941. if (!peer) {
  3942. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3943. FL("DP neighbour peer node memory allocation failed"));
  3944. goto fail0;
  3945. }
  3946. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  3947. macaddr, DP_MAC_ADDR_LEN);
  3948. peer->vdev = vdev;
  3949. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3950. /* add this neighbour peer into the list */
  3951. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  3952. neighbour_peer_list_elem);
  3953. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3954. /* first neighbour */
  3955. if (!pdev->neighbour_peers_added) {
  3956. pdev->neighbour_peers_added = true;
  3957. dp_ppdu_ring_cfg(pdev);
  3958. }
  3959. return 1;
  3960. } else if (cmd == DP_NAC_PARAM_DEL) {
  3961. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3962. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3963. neighbour_peer_list_elem) {
  3964. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  3965. macaddr, DP_MAC_ADDR_LEN)) {
  3966. /* delete this peer from the list */
  3967. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3968. peer, neighbour_peer_list_elem);
  3969. qdf_mem_free(peer);
  3970. break;
  3971. }
  3972. }
  3973. /* last neighbour deleted */
  3974. if (TAILQ_EMPTY(&pdev->neighbour_peers_list))
  3975. pdev->neighbour_peers_added = false;
  3976. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3977. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  3978. !pdev->enhanced_stats_en)
  3979. dp_ppdu_ring_reset(pdev);
  3980. return 1;
  3981. }
  3982. fail0:
  3983. return 0;
  3984. }
  3985. /*
  3986. * dp_get_sec_type() - Get the security type
  3987. * @peer: Datapath peer handle
  3988. * @sec_idx: Security id (mcast, ucast)
  3989. *
  3990. * return sec_type: Security type
  3991. */
  3992. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  3993. {
  3994. struct dp_peer *dpeer = (struct dp_peer *)peer;
  3995. return dpeer->security[sec_idx].sec_type;
  3996. }
  3997. /*
  3998. * dp_peer_authorize() - authorize txrx peer
  3999. * @peer_handle: Datapath peer handle
  4000. * @authorize
  4001. *
  4002. */
  4003. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  4004. {
  4005. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4006. struct dp_soc *soc;
  4007. if (peer != NULL) {
  4008. soc = peer->vdev->pdev->soc;
  4009. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4010. peer->authorize = authorize ? 1 : 0;
  4011. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4012. }
  4013. }
  4014. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  4015. struct dp_pdev *pdev,
  4016. struct dp_peer *peer,
  4017. uint32_t vdev_id)
  4018. {
  4019. struct dp_vdev *vdev = NULL;
  4020. struct dp_peer *bss_peer = NULL;
  4021. uint8_t *m_addr = NULL;
  4022. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4023. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4024. if (vdev->vdev_id == vdev_id)
  4025. break;
  4026. }
  4027. if (!vdev) {
  4028. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4029. "vdev is NULL");
  4030. } else {
  4031. if (vdev->vap_bss_peer == peer)
  4032. vdev->vap_bss_peer = NULL;
  4033. m_addr = peer->mac_addr.raw;
  4034. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  4035. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4036. vdev_id, m_addr);
  4037. if (vdev && vdev->vap_bss_peer) {
  4038. bss_peer = vdev->vap_bss_peer;
  4039. DP_UPDATE_STATS(vdev, peer);
  4040. }
  4041. }
  4042. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4043. qdf_mem_free(peer);
  4044. }
  4045. /**
  4046. * dp_delete_pending_vdev() - check and process vdev delete
  4047. * @pdev: DP specific pdev pointer
  4048. * @vdev: DP specific vdev pointer
  4049. * @vdev_id: vdev id corresponding to vdev
  4050. *
  4051. * This API does following:
  4052. * 1) It releases tx flow pools buffers as vdev is
  4053. * going down and no peers are associated.
  4054. * 2) It also detaches vdev before cleaning vdev (struct dp_vdev) memory
  4055. */
  4056. static void dp_delete_pending_vdev(struct dp_pdev *pdev, struct dp_vdev *vdev,
  4057. uint8_t vdev_id)
  4058. {
  4059. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  4060. void *vdev_delete_context = NULL;
  4061. vdev_delete_cb = vdev->delete.callback;
  4062. vdev_delete_context = vdev->delete.context;
  4063. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4064. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  4065. vdev, vdev->mac_addr.raw);
  4066. /* all peers are gone, go ahead and delete it */
  4067. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4068. FLOW_TYPE_VDEV, vdev_id);
  4069. dp_tx_vdev_detach(vdev);
  4070. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4071. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4072. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4073. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4074. FL("deleting vdev object %pK (%pM)"),
  4075. vdev, vdev->mac_addr.raw);
  4076. qdf_mem_free(vdev);
  4077. vdev = NULL;
  4078. if (vdev_delete_cb)
  4079. vdev_delete_cb(vdev_delete_context);
  4080. }
  4081. /*
  4082. * dp_peer_unref_delete() - unref and delete peer
  4083. * @peer_handle: Datapath peer handle
  4084. *
  4085. */
  4086. void dp_peer_unref_delete(void *peer_handle)
  4087. {
  4088. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4089. struct dp_vdev *vdev = peer->vdev;
  4090. struct dp_pdev *pdev = vdev->pdev;
  4091. struct dp_soc *soc = pdev->soc;
  4092. struct dp_peer *tmppeer;
  4093. int found = 0;
  4094. uint16_t peer_id;
  4095. uint16_t vdev_id;
  4096. bool delete_vdev;
  4097. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4098. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  4099. peer, qdf_atomic_read(&peer->ref_cnt));
  4100. /*
  4101. * Hold the lock all the way from checking if the peer ref count
  4102. * is zero until the peer references are removed from the hash
  4103. * table and vdev list (if the peer ref count is zero).
  4104. * This protects against a new HL tx operation starting to use the
  4105. * peer object just after this function concludes it's done being used.
  4106. * Furthermore, the lock needs to be held while checking whether the
  4107. * vdev's list of peers is empty, to make sure that list is not modified
  4108. * concurrently with the empty check.
  4109. */
  4110. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4111. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  4112. peer_id = peer->peer_ids[0];
  4113. vdev_id = vdev->vdev_id;
  4114. /*
  4115. * Make sure that the reference to the peer in
  4116. * peer object map is removed
  4117. */
  4118. if (peer_id != HTT_INVALID_PEER)
  4119. soc->peer_id_to_obj_map[peer_id] = NULL;
  4120. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4121. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  4122. /* remove the reference to the peer from the hash table */
  4123. dp_peer_find_hash_remove(soc, peer);
  4124. qdf_spin_lock_bh(&soc->ast_lock);
  4125. if (peer->self_ast_entry) {
  4126. dp_peer_del_ast(soc, peer->self_ast_entry);
  4127. peer->self_ast_entry = NULL;
  4128. }
  4129. qdf_spin_unlock_bh(&soc->ast_lock);
  4130. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  4131. if (tmppeer == peer) {
  4132. found = 1;
  4133. break;
  4134. }
  4135. }
  4136. if (found) {
  4137. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  4138. peer_list_elem);
  4139. } else {
  4140. /*Ignoring the remove operation as peer not found*/
  4141. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4142. "peer:%pK not found in vdev:%pK peerlist:%pK",
  4143. peer, vdev, &peer->vdev->peer_list);
  4144. }
  4145. /* cleanup the peer data */
  4146. dp_peer_cleanup(vdev, peer);
  4147. /* check whether the parent vdev has no peers left */
  4148. if (TAILQ_EMPTY(&vdev->peer_list)) {
  4149. /*
  4150. * capture vdev delete pending flag's status
  4151. * while holding peer_ref_mutex lock
  4152. */
  4153. delete_vdev = vdev->delete.pending;
  4154. /*
  4155. * Now that there are no references to the peer, we can
  4156. * release the peer reference lock.
  4157. */
  4158. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4159. /*
  4160. * Check if the parent vdev was waiting for its peers
  4161. * to be deleted, in order for it to be deleted too.
  4162. */
  4163. if (delete_vdev)
  4164. dp_delete_pending_vdev(pdev, vdev, vdev_id);
  4165. } else {
  4166. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4167. }
  4168. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev_id);
  4169. } else {
  4170. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4171. }
  4172. }
  4173. /*
  4174. * dp_peer_detach_wifi3() – Detach txrx peer
  4175. * @peer_handle: Datapath peer handle
  4176. * @bitmap: bitmap indicating special handling of request.
  4177. *
  4178. */
  4179. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4180. {
  4181. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4182. /* redirect the peer's rx delivery function to point to a
  4183. * discard func
  4184. */
  4185. peer->rx_opt_proc = dp_rx_discard;
  4186. peer->ctrl_peer = NULL;
  4187. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4188. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4189. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4190. qdf_spinlock_destroy(&peer->peer_info_lock);
  4191. /*
  4192. * Remove the reference added during peer_attach.
  4193. * The peer will still be left allocated until the
  4194. * PEER_UNMAP message arrives to remove the other
  4195. * reference, added by the PEER_MAP message.
  4196. */
  4197. dp_peer_unref_delete(peer_handle);
  4198. }
  4199. /*
  4200. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4201. * @peer_handle: Datapath peer handle
  4202. *
  4203. */
  4204. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4205. {
  4206. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4207. return vdev->mac_addr.raw;
  4208. }
  4209. /*
  4210. * dp_vdev_set_wds() - Enable per packet stats
  4211. * @vdev_handle: DP VDEV handle
  4212. * @val: value
  4213. *
  4214. * Return: none
  4215. */
  4216. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4217. {
  4218. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4219. vdev->wds_enabled = val;
  4220. return 0;
  4221. }
  4222. /*
  4223. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4224. * @peer_handle: Datapath peer handle
  4225. *
  4226. */
  4227. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4228. uint8_t vdev_id)
  4229. {
  4230. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4231. struct dp_vdev *vdev = NULL;
  4232. if (qdf_unlikely(!pdev))
  4233. return NULL;
  4234. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4235. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4236. if (vdev->vdev_id == vdev_id)
  4237. break;
  4238. }
  4239. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4240. return (struct cdp_vdev *)vdev;
  4241. }
  4242. /*
  4243. * dp_get_mon_vdev_from_pdev_wifi3() - Get vdev handle of monitor mode
  4244. * @dev: PDEV handle
  4245. *
  4246. * Return: VDEV handle of monitor mode
  4247. */
  4248. static struct cdp_vdev *dp_get_mon_vdev_from_pdev_wifi3(struct cdp_pdev *dev)
  4249. {
  4250. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4251. if (qdf_unlikely(!pdev))
  4252. return NULL;
  4253. return (struct cdp_vdev *)pdev->monitor_vdev;
  4254. }
  4255. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4256. {
  4257. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4258. return vdev->opmode;
  4259. }
  4260. static
  4261. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  4262. ol_txrx_rx_fp *stack_fn_p,
  4263. ol_osif_vdev_handle *osif_vdev_p)
  4264. {
  4265. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  4266. qdf_assert(vdev);
  4267. *stack_fn_p = vdev->osif_rx_stack;
  4268. *osif_vdev_p = vdev->osif_vdev;
  4269. }
  4270. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4271. {
  4272. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4273. struct dp_pdev *pdev = vdev->pdev;
  4274. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4275. }
  4276. /**
  4277. * dp_monitor_mode_ring_config() - Send the tlv config to fw for monitor buffer
  4278. * ring based on target
  4279. * @soc: soc handle
  4280. * @mac_for_pdev: pdev_id
  4281. * @pdev: physical device handle
  4282. * @ring_num: mac id
  4283. * @htt_tlv_filter: tlv filter
  4284. *
  4285. * Return: zero on success, non-zero on failure
  4286. */
  4287. static inline
  4288. QDF_STATUS dp_monitor_mode_ring_config(struct dp_soc *soc, uint8_t mac_for_pdev,
  4289. struct dp_pdev *pdev, uint8_t ring_num,
  4290. struct htt_rx_ring_tlv_filter htt_tlv_filter)
  4291. {
  4292. QDF_STATUS status;
  4293. if (soc->wlan_cfg_ctx->rxdma1_enable)
  4294. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4295. pdev->rxdma_mon_buf_ring[ring_num]
  4296. .hal_srng,
  4297. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE,
  4298. &htt_tlv_filter);
  4299. else
  4300. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4301. pdev->rx_mac_buf_ring[ring_num]
  4302. .hal_srng,
  4303. RXDMA_BUF, RX_BUFFER_SIZE,
  4304. &htt_tlv_filter);
  4305. return status;
  4306. }
  4307. /**
  4308. * dp_reset_monitor_mode() - Disable monitor mode
  4309. * @pdev_handle: Datapath PDEV handle
  4310. *
  4311. * Return: 0 on success, not 0 on failure
  4312. */
  4313. static QDF_STATUS dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  4314. {
  4315. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4316. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4317. struct dp_soc *soc = pdev->soc;
  4318. uint8_t pdev_id;
  4319. int mac_id;
  4320. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4321. pdev_id = pdev->pdev_id;
  4322. soc = pdev->soc;
  4323. qdf_spin_lock_bh(&pdev->mon_lock);
  4324. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4325. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4326. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4327. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4328. pdev, mac_id,
  4329. htt_tlv_filter);
  4330. if (status != QDF_STATUS_SUCCESS) {
  4331. dp_err("Failed to send tlv filter for monitor mode rings");
  4332. return status;
  4333. }
  4334. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4335. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4336. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  4337. &htt_tlv_filter);
  4338. }
  4339. pdev->monitor_vdev = NULL;
  4340. qdf_spin_unlock_bh(&pdev->mon_lock);
  4341. return QDF_STATUS_SUCCESS;
  4342. }
  4343. /**
  4344. * dp_set_nac() - set peer_nac
  4345. * @peer_handle: Datapath PEER handle
  4346. *
  4347. * Return: void
  4348. */
  4349. static void dp_set_nac(struct cdp_peer *peer_handle)
  4350. {
  4351. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4352. peer->nac = 1;
  4353. }
  4354. /**
  4355. * dp_get_tx_pending() - read pending tx
  4356. * @pdev_handle: Datapath PDEV handle
  4357. *
  4358. * Return: outstanding tx
  4359. */
  4360. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  4361. {
  4362. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4363. return qdf_atomic_read(&pdev->num_tx_outstanding);
  4364. }
  4365. /**
  4366. * dp_get_peer_mac_from_peer_id() - get peer mac
  4367. * @pdev_handle: Datapath PDEV handle
  4368. * @peer_id: Peer ID
  4369. * @peer_mac: MAC addr of PEER
  4370. *
  4371. * Return: void
  4372. */
  4373. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  4374. uint32_t peer_id, uint8_t *peer_mac)
  4375. {
  4376. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4377. struct dp_peer *peer;
  4378. if (pdev && peer_mac) {
  4379. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  4380. if (peer) {
  4381. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  4382. DP_MAC_ADDR_LEN);
  4383. dp_peer_unref_del_find_by_id(peer);
  4384. }
  4385. }
  4386. }
  4387. /**
  4388. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  4389. * @vdev_handle: Datapath VDEV handle
  4390. * @smart_monitor: Flag to denote if its smart monitor mode
  4391. *
  4392. * Return: 0 on success, not 0 on failure
  4393. */
  4394. static QDF_STATUS dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  4395. uint8_t smart_monitor)
  4396. {
  4397. /* Many monitor VAPs can exists in a system but only one can be up at
  4398. * anytime
  4399. */
  4400. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4401. struct dp_pdev *pdev;
  4402. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4403. struct dp_soc *soc;
  4404. uint8_t pdev_id;
  4405. int mac_id;
  4406. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4407. qdf_assert(vdev);
  4408. pdev = vdev->pdev;
  4409. pdev_id = pdev->pdev_id;
  4410. soc = pdev->soc;
  4411. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4412. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4413. pdev, pdev_id, soc, vdev);
  4414. /*Check if current pdev's monitor_vdev exists */
  4415. if (pdev->monitor_vdev) {
  4416. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4417. "vdev=%pK", vdev);
  4418. qdf_assert(vdev);
  4419. }
  4420. pdev->monitor_vdev = vdev;
  4421. /* If smart monitor mode, do not configure monitor ring */
  4422. if (smart_monitor)
  4423. return QDF_STATUS_SUCCESS;
  4424. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4425. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4426. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4427. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4428. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4429. pdev->mo_data_filter);
  4430. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4431. htt_tlv_filter.mpdu_start = 1;
  4432. htt_tlv_filter.msdu_start = 1;
  4433. htt_tlv_filter.packet = 1;
  4434. htt_tlv_filter.msdu_end = 1;
  4435. htt_tlv_filter.mpdu_end = 1;
  4436. htt_tlv_filter.packet_header = 1;
  4437. htt_tlv_filter.attention = 1;
  4438. htt_tlv_filter.ppdu_start = 0;
  4439. htt_tlv_filter.ppdu_end = 0;
  4440. htt_tlv_filter.ppdu_end_user_stats = 0;
  4441. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4442. htt_tlv_filter.ppdu_end_status_done = 0;
  4443. htt_tlv_filter.header_per_msdu = 1;
  4444. htt_tlv_filter.enable_fp =
  4445. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4446. htt_tlv_filter.enable_md = 0;
  4447. htt_tlv_filter.enable_mo =
  4448. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4449. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4450. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4451. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4452. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4453. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4454. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4455. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4456. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4457. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4458. pdev, mac_id,
  4459. htt_tlv_filter);
  4460. if (status != QDF_STATUS_SUCCESS) {
  4461. dp_err("Failed to send tlv filter for monitor mode rings");
  4462. return status;
  4463. }
  4464. }
  4465. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4466. htt_tlv_filter.mpdu_start = 1;
  4467. htt_tlv_filter.msdu_start = 0;
  4468. htt_tlv_filter.packet = 0;
  4469. htt_tlv_filter.msdu_end = 0;
  4470. htt_tlv_filter.mpdu_end = 0;
  4471. htt_tlv_filter.attention = 0;
  4472. htt_tlv_filter.ppdu_start = 1;
  4473. htt_tlv_filter.ppdu_end = 1;
  4474. htt_tlv_filter.ppdu_end_user_stats = 1;
  4475. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4476. htt_tlv_filter.ppdu_end_status_done = 1;
  4477. htt_tlv_filter.enable_fp = 1;
  4478. htt_tlv_filter.enable_md = 0;
  4479. htt_tlv_filter.enable_mo = 1;
  4480. if (pdev->mcopy_mode) {
  4481. htt_tlv_filter.packet_header = 1;
  4482. }
  4483. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4484. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4485. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4486. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4487. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4488. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4489. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4490. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4491. pdev->pdev_id);
  4492. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4493. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4494. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4495. }
  4496. return QDF_STATUS_SUCCESS;
  4497. }
  4498. /**
  4499. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  4500. * @pdev_handle: Datapath PDEV handle
  4501. * @filter_val: Flag to select Filter for monitor mode
  4502. * Return: 0 on success, not 0 on failure
  4503. */
  4504. static QDF_STATUS
  4505. dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  4506. struct cdp_monitor_filter *filter_val)
  4507. {
  4508. /* Many monitor VAPs can exists in a system but only one can be up at
  4509. * anytime
  4510. */
  4511. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4512. struct dp_vdev *vdev = pdev->monitor_vdev;
  4513. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4514. struct dp_soc *soc;
  4515. uint8_t pdev_id;
  4516. int mac_id;
  4517. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4518. pdev_id = pdev->pdev_id;
  4519. soc = pdev->soc;
  4520. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4521. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4522. pdev, pdev_id, soc, vdev);
  4523. /*Check if current pdev's monitor_vdev exists */
  4524. if (!pdev->monitor_vdev) {
  4525. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4526. "vdev=%pK", vdev);
  4527. qdf_assert(vdev);
  4528. }
  4529. /* update filter mode, type in pdev structure */
  4530. pdev->mon_filter_mode = filter_val->mode;
  4531. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  4532. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  4533. pdev->fp_data_filter = filter_val->fp_data;
  4534. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  4535. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  4536. pdev->mo_data_filter = filter_val->mo_data;
  4537. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4538. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4539. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4540. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4541. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4542. pdev->mo_data_filter);
  4543. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4544. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4545. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4546. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4547. pdev, mac_id,
  4548. htt_tlv_filter);
  4549. if (status != QDF_STATUS_SUCCESS) {
  4550. dp_err("Failed to send tlv filter for monitor mode rings");
  4551. return status;
  4552. }
  4553. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4554. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4555. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4556. }
  4557. htt_tlv_filter.mpdu_start = 1;
  4558. htt_tlv_filter.msdu_start = 1;
  4559. htt_tlv_filter.packet = 1;
  4560. htt_tlv_filter.msdu_end = 1;
  4561. htt_tlv_filter.mpdu_end = 1;
  4562. htt_tlv_filter.packet_header = 1;
  4563. htt_tlv_filter.attention = 1;
  4564. htt_tlv_filter.ppdu_start = 0;
  4565. htt_tlv_filter.ppdu_end = 0;
  4566. htt_tlv_filter.ppdu_end_user_stats = 0;
  4567. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4568. htt_tlv_filter.ppdu_end_status_done = 0;
  4569. htt_tlv_filter.header_per_msdu = 1;
  4570. htt_tlv_filter.enable_fp =
  4571. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4572. htt_tlv_filter.enable_md = 0;
  4573. htt_tlv_filter.enable_mo =
  4574. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4575. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4576. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4577. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4578. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4579. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4580. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4581. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4582. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4583. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4584. pdev, mac_id,
  4585. htt_tlv_filter);
  4586. if (status != QDF_STATUS_SUCCESS) {
  4587. dp_err("Failed to send tlv filter for monitor mode rings");
  4588. return status;
  4589. }
  4590. }
  4591. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4592. htt_tlv_filter.mpdu_start = 1;
  4593. htt_tlv_filter.msdu_start = 0;
  4594. htt_tlv_filter.packet = 0;
  4595. htt_tlv_filter.msdu_end = 0;
  4596. htt_tlv_filter.mpdu_end = 0;
  4597. htt_tlv_filter.attention = 0;
  4598. htt_tlv_filter.ppdu_start = 1;
  4599. htt_tlv_filter.ppdu_end = 1;
  4600. htt_tlv_filter.ppdu_end_user_stats = 1;
  4601. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4602. htt_tlv_filter.ppdu_end_status_done = 1;
  4603. htt_tlv_filter.enable_fp = 1;
  4604. htt_tlv_filter.enable_md = 0;
  4605. htt_tlv_filter.enable_mo = 1;
  4606. if (pdev->mcopy_mode) {
  4607. htt_tlv_filter.packet_header = 1;
  4608. }
  4609. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4610. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4611. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4612. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4613. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4614. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4615. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4616. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4617. pdev->pdev_id);
  4618. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4619. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4620. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4621. }
  4622. return QDF_STATUS_SUCCESS;
  4623. }
  4624. /**
  4625. * dp_get_pdev_id_frm_pdev() - get pdev_id
  4626. * @pdev_handle: Datapath PDEV handle
  4627. *
  4628. * Return: pdev_id
  4629. */
  4630. static
  4631. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  4632. {
  4633. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4634. return pdev->pdev_id;
  4635. }
  4636. /**
  4637. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  4638. * @pdev_handle: Datapath PDEV handle
  4639. * @chan_noise_floor: Channel Noise Floor
  4640. *
  4641. * Return: void
  4642. */
  4643. static
  4644. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  4645. int16_t chan_noise_floor)
  4646. {
  4647. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4648. pdev->chan_noise_floor = chan_noise_floor;
  4649. }
  4650. /**
  4651. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  4652. * @vdev_handle: Datapath VDEV handle
  4653. * Return: true on ucast filter flag set
  4654. */
  4655. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  4656. {
  4657. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4658. struct dp_pdev *pdev;
  4659. pdev = vdev->pdev;
  4660. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  4661. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  4662. return true;
  4663. return false;
  4664. }
  4665. /**
  4666. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  4667. * @vdev_handle: Datapath VDEV handle
  4668. * Return: true on mcast filter flag set
  4669. */
  4670. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  4671. {
  4672. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4673. struct dp_pdev *pdev;
  4674. pdev = vdev->pdev;
  4675. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  4676. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  4677. return true;
  4678. return false;
  4679. }
  4680. /**
  4681. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  4682. * @vdev_handle: Datapath VDEV handle
  4683. * Return: true on non data filter flag set
  4684. */
  4685. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  4686. {
  4687. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4688. struct dp_pdev *pdev;
  4689. pdev = vdev->pdev;
  4690. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  4691. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  4692. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  4693. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  4694. return true;
  4695. }
  4696. }
  4697. return false;
  4698. }
  4699. #ifdef MESH_MODE_SUPPORT
  4700. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  4701. {
  4702. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4703. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4704. FL("val %d"), val);
  4705. vdev->mesh_vdev = val;
  4706. }
  4707. /*
  4708. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  4709. * @vdev_hdl: virtual device object
  4710. * @val: value to be set
  4711. *
  4712. * Return: void
  4713. */
  4714. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  4715. {
  4716. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4717. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4718. FL("val %d"), val);
  4719. vdev->mesh_rx_filter = val;
  4720. }
  4721. #endif
  4722. /*
  4723. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  4724. * Current scope is bar received count
  4725. *
  4726. * @pdev_handle: DP_PDEV handle
  4727. *
  4728. * Return: void
  4729. */
  4730. #define STATS_PROC_TIMEOUT (HZ/1000)
  4731. static void
  4732. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  4733. {
  4734. struct dp_vdev *vdev;
  4735. struct dp_peer *peer;
  4736. uint32_t waitcnt;
  4737. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4738. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4739. if (!peer) {
  4740. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4741. FL("DP Invalid Peer refernce"));
  4742. return;
  4743. }
  4744. if (peer->delete_in_progress) {
  4745. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4746. FL("DP Peer deletion in progress"));
  4747. continue;
  4748. }
  4749. qdf_atomic_inc(&peer->ref_cnt);
  4750. waitcnt = 0;
  4751. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  4752. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  4753. && waitcnt < 10) {
  4754. schedule_timeout_interruptible(
  4755. STATS_PROC_TIMEOUT);
  4756. waitcnt++;
  4757. }
  4758. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  4759. dp_peer_unref_delete(peer);
  4760. }
  4761. }
  4762. }
  4763. /**
  4764. * dp_rx_bar_stats_cb(): BAR received stats callback
  4765. * @soc: SOC handle
  4766. * @cb_ctxt: Call back context
  4767. * @reo_status: Reo status
  4768. *
  4769. * return: void
  4770. */
  4771. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  4772. union hal_reo_status *reo_status)
  4773. {
  4774. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  4775. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  4776. if (!qdf_atomic_read(&soc->cmn_init_done))
  4777. return;
  4778. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  4779. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  4780. queue_status->header.status);
  4781. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4782. return;
  4783. }
  4784. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  4785. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4786. }
  4787. /**
  4788. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  4789. * @vdev: DP VDEV handle
  4790. *
  4791. * return: void
  4792. */
  4793. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  4794. struct cdp_vdev_stats *vdev_stats)
  4795. {
  4796. struct dp_peer *peer = NULL;
  4797. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  4798. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  4799. dp_update_vdev_stats(vdev_stats, peer);
  4800. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  4801. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  4802. vdev_stats, vdev->vdev_id,
  4803. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  4804. #endif
  4805. }
  4806. /**
  4807. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  4808. * @pdev: DP PDEV handle
  4809. *
  4810. * return: void
  4811. */
  4812. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  4813. {
  4814. struct dp_vdev *vdev = NULL;
  4815. struct cdp_vdev_stats *vdev_stats =
  4816. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4817. if (!vdev_stats) {
  4818. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4819. "DP alloc failure - unable to get alloc vdev stats");
  4820. return;
  4821. }
  4822. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  4823. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  4824. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  4825. if (pdev->mcopy_mode)
  4826. DP_UPDATE_STATS(pdev, pdev->invalid_peer);
  4827. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4828. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4829. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4830. dp_update_pdev_stats(pdev, vdev_stats);
  4831. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  4832. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  4833. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  4834. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  4835. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  4836. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  4837. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  4838. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  4839. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host.num);
  4840. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  4841. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host.num);
  4842. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  4843. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  4844. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  4845. DP_STATS_AGGR(pdev, vdev,
  4846. tx_i.mcast_en.dropped_map_error);
  4847. DP_STATS_AGGR(pdev, vdev,
  4848. tx_i.mcast_en.dropped_self_mac);
  4849. DP_STATS_AGGR(pdev, vdev,
  4850. tx_i.mcast_en.dropped_send_fail);
  4851. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  4852. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  4853. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  4854. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  4855. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na.num);
  4856. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  4857. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.headroom_insufficient);
  4858. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  4859. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  4860. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.exception_fw);
  4861. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.completion_fw);
  4862. pdev->stats.tx_i.dropped.dropped_pkt.num =
  4863. pdev->stats.tx_i.dropped.dma_error +
  4864. pdev->stats.tx_i.dropped.ring_full +
  4865. pdev->stats.tx_i.dropped.enqueue_fail +
  4866. pdev->stats.tx_i.dropped.desc_na.num +
  4867. pdev->stats.tx_i.dropped.res_full;
  4868. pdev->stats.tx.last_ack_rssi =
  4869. vdev->stats.tx.last_ack_rssi;
  4870. pdev->stats.tx_i.tso.num_seg =
  4871. vdev->stats.tx_i.tso.num_seg;
  4872. }
  4873. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4874. qdf_mem_free(vdev_stats);
  4875. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  4876. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  4877. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  4878. #endif
  4879. }
  4880. /**
  4881. * dp_vdev_getstats() - get vdev packet level stats
  4882. * @vdev_handle: Datapath VDEV handle
  4883. * @stats: cdp network device stats structure
  4884. *
  4885. * Return: void
  4886. */
  4887. static void dp_vdev_getstats(void *vdev_handle,
  4888. struct cdp_dev_stats *stats)
  4889. {
  4890. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4891. struct cdp_vdev_stats *vdev_stats =
  4892. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4893. if (!vdev_stats) {
  4894. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4895. "DP alloc failure - unable to get alloc vdev stats");
  4896. return;
  4897. }
  4898. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4899. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  4900. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  4901. stats->tx_errors = vdev_stats->tx.tx_failed +
  4902. vdev_stats->tx_i.dropped.dropped_pkt.num;
  4903. stats->tx_dropped = stats->tx_errors;
  4904. stats->rx_packets = vdev_stats->rx.unicast.num +
  4905. vdev_stats->rx.multicast.num +
  4906. vdev_stats->rx.bcast.num;
  4907. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  4908. vdev_stats->rx.multicast.bytes +
  4909. vdev_stats->rx.bcast.bytes;
  4910. }
  4911. /**
  4912. * dp_pdev_getstats() - get pdev packet level stats
  4913. * @pdev_handle: Datapath PDEV handle
  4914. * @stats: cdp network device stats structure
  4915. *
  4916. * Return: void
  4917. */
  4918. static void dp_pdev_getstats(void *pdev_handle,
  4919. struct cdp_dev_stats *stats)
  4920. {
  4921. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4922. dp_aggregate_pdev_stats(pdev);
  4923. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  4924. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  4925. stats->tx_errors = pdev->stats.tx.tx_failed +
  4926. pdev->stats.tx_i.dropped.dropped_pkt.num;
  4927. stats->tx_dropped = stats->tx_errors;
  4928. stats->rx_packets = pdev->stats.rx.unicast.num +
  4929. pdev->stats.rx.multicast.num +
  4930. pdev->stats.rx.bcast.num;
  4931. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  4932. pdev->stats.rx.multicast.bytes +
  4933. pdev->stats.rx.bcast.bytes;
  4934. }
  4935. /**
  4936. * dp_get_device_stats() - get interface level packet stats
  4937. * @handle: device handle
  4938. * @stats: cdp network device stats structure
  4939. * @type: device type pdev/vdev
  4940. *
  4941. * Return: void
  4942. */
  4943. static void dp_get_device_stats(void *handle,
  4944. struct cdp_dev_stats *stats, uint8_t type)
  4945. {
  4946. switch (type) {
  4947. case UPDATE_VDEV_STATS:
  4948. dp_vdev_getstats(handle, stats);
  4949. break;
  4950. case UPDATE_PDEV_STATS:
  4951. dp_pdev_getstats(handle, stats);
  4952. break;
  4953. default:
  4954. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4955. "apstats cannot be updated for this input "
  4956. "type %d", type);
  4957. break;
  4958. }
  4959. }
  4960. /**
  4961. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  4962. * @pdev: DP_PDEV Handle
  4963. *
  4964. * Return:void
  4965. */
  4966. static inline void
  4967. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  4968. {
  4969. uint8_t index = 0;
  4970. DP_PRINT_STATS("PDEV Tx Stats:\n");
  4971. DP_PRINT_STATS("Received From Stack:");
  4972. DP_PRINT_STATS(" Packets = %d",
  4973. pdev->stats.tx_i.rcvd.num);
  4974. DP_PRINT_STATS(" Bytes = %llu",
  4975. pdev->stats.tx_i.rcvd.bytes);
  4976. DP_PRINT_STATS("Processed:");
  4977. DP_PRINT_STATS(" Packets = %d",
  4978. pdev->stats.tx_i.processed.num);
  4979. DP_PRINT_STATS(" Bytes = %llu",
  4980. pdev->stats.tx_i.processed.bytes);
  4981. DP_PRINT_STATS("Total Completions:");
  4982. DP_PRINT_STATS(" Packets = %u",
  4983. pdev->stats.tx.comp_pkt.num);
  4984. DP_PRINT_STATS(" Bytes = %llu",
  4985. pdev->stats.tx.comp_pkt.bytes);
  4986. DP_PRINT_STATS("Successful Completions:");
  4987. DP_PRINT_STATS(" Packets = %u",
  4988. pdev->stats.tx.tx_success.num);
  4989. DP_PRINT_STATS(" Bytes = %llu",
  4990. pdev->stats.tx.tx_success.bytes);
  4991. DP_PRINT_STATS("Dropped:");
  4992. DP_PRINT_STATS(" Total = %d",
  4993. pdev->stats.tx_i.dropped.dropped_pkt.num);
  4994. DP_PRINT_STATS(" Dma_map_error = %d",
  4995. pdev->stats.tx_i.dropped.dma_error);
  4996. DP_PRINT_STATS(" Ring Full = %d",
  4997. pdev->stats.tx_i.dropped.ring_full);
  4998. DP_PRINT_STATS(" Descriptor Not available = %d",
  4999. pdev->stats.tx_i.dropped.desc_na.num);
  5000. DP_PRINT_STATS(" HW enqueue failed= %d",
  5001. pdev->stats.tx_i.dropped.enqueue_fail);
  5002. DP_PRINT_STATS(" Resources Full = %d",
  5003. pdev->stats.tx_i.dropped.res_full);
  5004. DP_PRINT_STATS(" FW removed Pkts = %u",
  5005. pdev->stats.tx.dropped.fw_rem.num);
  5006. DP_PRINT_STATS(" FW removed bytes= %llu",
  5007. pdev->stats.tx.dropped.fw_rem.bytes);
  5008. DP_PRINT_STATS(" FW removed transmitted = %d",
  5009. pdev->stats.tx.dropped.fw_rem_tx);
  5010. DP_PRINT_STATS(" FW removed untransmitted = %d",
  5011. pdev->stats.tx.dropped.fw_rem_notx);
  5012. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  5013. pdev->stats.tx.dropped.fw_reason1);
  5014. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  5015. pdev->stats.tx.dropped.fw_reason2);
  5016. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  5017. pdev->stats.tx.dropped.fw_reason3);
  5018. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  5019. pdev->stats.tx.dropped.age_out);
  5020. DP_PRINT_STATS(" headroom insufficient = %d",
  5021. pdev->stats.tx_i.dropped.headroom_insufficient);
  5022. DP_PRINT_STATS(" Multicast:");
  5023. DP_PRINT_STATS(" Packets: %u",
  5024. pdev->stats.tx.mcast.num);
  5025. DP_PRINT_STATS(" Bytes: %llu",
  5026. pdev->stats.tx.mcast.bytes);
  5027. DP_PRINT_STATS("Scatter Gather:");
  5028. DP_PRINT_STATS(" Packets = %d",
  5029. pdev->stats.tx_i.sg.sg_pkt.num);
  5030. DP_PRINT_STATS(" Bytes = %llu",
  5031. pdev->stats.tx_i.sg.sg_pkt.bytes);
  5032. DP_PRINT_STATS(" Dropped By Host = %d",
  5033. pdev->stats.tx_i.sg.dropped_host.num);
  5034. DP_PRINT_STATS(" Dropped By Target = %d",
  5035. pdev->stats.tx_i.sg.dropped_target);
  5036. DP_PRINT_STATS("TSO:");
  5037. DP_PRINT_STATS(" Number of Segments = %d",
  5038. pdev->stats.tx_i.tso.num_seg);
  5039. DP_PRINT_STATS(" Packets = %d",
  5040. pdev->stats.tx_i.tso.tso_pkt.num);
  5041. DP_PRINT_STATS(" Bytes = %llu",
  5042. pdev->stats.tx_i.tso.tso_pkt.bytes);
  5043. DP_PRINT_STATS(" Dropped By Host = %d",
  5044. pdev->stats.tx_i.tso.dropped_host.num);
  5045. DP_PRINT_STATS("Mcast Enhancement:");
  5046. DP_PRINT_STATS(" Packets = %d",
  5047. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  5048. DP_PRINT_STATS(" Bytes = %llu",
  5049. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  5050. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  5051. pdev->stats.tx_i.mcast_en.dropped_map_error);
  5052. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  5053. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  5054. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  5055. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  5056. DP_PRINT_STATS(" Unicast sent = %d",
  5057. pdev->stats.tx_i.mcast_en.ucast);
  5058. DP_PRINT_STATS("Raw:");
  5059. DP_PRINT_STATS(" Packets = %d",
  5060. pdev->stats.tx_i.raw.raw_pkt.num);
  5061. DP_PRINT_STATS(" Bytes = %llu",
  5062. pdev->stats.tx_i.raw.raw_pkt.bytes);
  5063. DP_PRINT_STATS(" DMA map error = %d",
  5064. pdev->stats.tx_i.raw.dma_map_error);
  5065. DP_PRINT_STATS("Reinjected:");
  5066. DP_PRINT_STATS(" Packets = %d",
  5067. pdev->stats.tx_i.reinject_pkts.num);
  5068. DP_PRINT_STATS(" Bytes = %llu\n",
  5069. pdev->stats.tx_i.reinject_pkts.bytes);
  5070. DP_PRINT_STATS("Inspected:");
  5071. DP_PRINT_STATS(" Packets = %d",
  5072. pdev->stats.tx_i.inspect_pkts.num);
  5073. DP_PRINT_STATS(" Bytes = %llu",
  5074. pdev->stats.tx_i.inspect_pkts.bytes);
  5075. DP_PRINT_STATS("Nawds Multicast:");
  5076. DP_PRINT_STATS(" Packets = %d",
  5077. pdev->stats.tx_i.nawds_mcast.num);
  5078. DP_PRINT_STATS(" Bytes = %llu",
  5079. pdev->stats.tx_i.nawds_mcast.bytes);
  5080. DP_PRINT_STATS("CCE Classified:");
  5081. DP_PRINT_STATS(" CCE Classified Packets: %u",
  5082. pdev->stats.tx_i.cce_classified);
  5083. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  5084. pdev->stats.tx_i.cce_classified_raw);
  5085. DP_PRINT_STATS("Mesh stats:");
  5086. DP_PRINT_STATS(" frames to firmware: %u",
  5087. pdev->stats.tx_i.mesh.exception_fw);
  5088. DP_PRINT_STATS(" completions from fw: %u",
  5089. pdev->stats.tx_i.mesh.completion_fw);
  5090. DP_PRINT_STATS("PPDU stats counter");
  5091. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  5092. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  5093. pdev->stats.ppdu_stats_counter[index]);
  5094. }
  5095. }
  5096. /**
  5097. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  5098. * @pdev: DP_PDEV Handle
  5099. *
  5100. * Return: void
  5101. */
  5102. static inline void
  5103. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  5104. {
  5105. DP_PRINT_STATS("PDEV Rx Stats:\n");
  5106. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  5107. DP_PRINT_STATS(" Packets = %d %d %d %d",
  5108. pdev->stats.rx.rcvd_reo[0].num,
  5109. pdev->stats.rx.rcvd_reo[1].num,
  5110. pdev->stats.rx.rcvd_reo[2].num,
  5111. pdev->stats.rx.rcvd_reo[3].num);
  5112. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  5113. pdev->stats.rx.rcvd_reo[0].bytes,
  5114. pdev->stats.rx.rcvd_reo[1].bytes,
  5115. pdev->stats.rx.rcvd_reo[2].bytes,
  5116. pdev->stats.rx.rcvd_reo[3].bytes);
  5117. DP_PRINT_STATS("Replenished:");
  5118. DP_PRINT_STATS(" Packets = %d",
  5119. pdev->stats.replenish.pkts.num);
  5120. DP_PRINT_STATS(" Bytes = %llu",
  5121. pdev->stats.replenish.pkts.bytes);
  5122. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  5123. pdev->stats.buf_freelist);
  5124. DP_PRINT_STATS(" Low threshold intr = %d",
  5125. pdev->stats.replenish.low_thresh_intrs);
  5126. DP_PRINT_STATS("Dropped:");
  5127. DP_PRINT_STATS(" msdu_not_done = %d",
  5128. pdev->stats.dropped.msdu_not_done);
  5129. DP_PRINT_STATS(" mon_rx_drop = %d",
  5130. pdev->stats.dropped.mon_rx_drop);
  5131. DP_PRINT_STATS(" mec_drop = %d",
  5132. pdev->stats.rx.mec_drop.num);
  5133. DP_PRINT_STATS(" Bytes = %llu",
  5134. pdev->stats.rx.mec_drop.bytes);
  5135. DP_PRINT_STATS("Sent To Stack:");
  5136. DP_PRINT_STATS(" Packets = %d",
  5137. pdev->stats.rx.to_stack.num);
  5138. DP_PRINT_STATS(" Bytes = %llu",
  5139. pdev->stats.rx.to_stack.bytes);
  5140. DP_PRINT_STATS("Multicast/Broadcast:");
  5141. DP_PRINT_STATS(" Packets = %d",
  5142. pdev->stats.rx.multicast.num);
  5143. DP_PRINT_STATS(" Bytes = %llu",
  5144. pdev->stats.rx.multicast.bytes);
  5145. DP_PRINT_STATS("Errors:");
  5146. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  5147. pdev->stats.replenish.rxdma_err);
  5148. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  5149. pdev->stats.err.desc_alloc_fail);
  5150. DP_PRINT_STATS(" IP checksum error = %d",
  5151. pdev->stats.err.ip_csum_err);
  5152. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  5153. pdev->stats.err.tcp_udp_csum_err);
  5154. /* Get bar_recv_cnt */
  5155. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  5156. DP_PRINT_STATS("BAR Received Count: = %d",
  5157. pdev->stats.rx.bar_recv_cnt);
  5158. }
  5159. /**
  5160. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  5161. * @pdev: DP_PDEV Handle
  5162. *
  5163. * Return: void
  5164. */
  5165. static inline void
  5166. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  5167. {
  5168. struct cdp_pdev_mon_stats *rx_mon_stats;
  5169. rx_mon_stats = &pdev->rx_mon_stats;
  5170. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  5171. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  5172. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  5173. rx_mon_stats->status_ppdu_done);
  5174. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  5175. rx_mon_stats->dest_ppdu_done);
  5176. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  5177. rx_mon_stats->dest_mpdu_done);
  5178. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  5179. rx_mon_stats->dest_mpdu_drop);
  5180. DP_PRINT_STATS("dup_mon_linkdesc_cnt = %d",
  5181. rx_mon_stats->dup_mon_linkdesc_cnt);
  5182. DP_PRINT_STATS("dup_mon_buf_cnt = %d",
  5183. rx_mon_stats->dup_mon_buf_cnt);
  5184. }
  5185. /**
  5186. * dp_print_soc_tx_stats(): Print SOC level stats
  5187. * @soc DP_SOC Handle
  5188. *
  5189. * Return: void
  5190. */
  5191. static inline void
  5192. dp_print_soc_tx_stats(struct dp_soc *soc)
  5193. {
  5194. uint8_t desc_pool_id;
  5195. soc->stats.tx.desc_in_use = 0;
  5196. DP_PRINT_STATS("SOC Tx Stats:\n");
  5197. for (desc_pool_id = 0;
  5198. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5199. desc_pool_id++)
  5200. soc->stats.tx.desc_in_use +=
  5201. soc->tx_desc[desc_pool_id].num_allocated;
  5202. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  5203. soc->stats.tx.desc_in_use);
  5204. DP_PRINT_STATS("Invalid peer:");
  5205. DP_PRINT_STATS(" Packets = %d",
  5206. soc->stats.tx.tx_invalid_peer.num);
  5207. DP_PRINT_STATS(" Bytes = %llu",
  5208. soc->stats.tx.tx_invalid_peer.bytes);
  5209. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  5210. soc->stats.tx.tcl_ring_full[0],
  5211. soc->stats.tx.tcl_ring_full[1],
  5212. soc->stats.tx.tcl_ring_full[2]);
  5213. }
  5214. /**
  5215. * dp_print_soc_rx_stats: Print SOC level Rx stats
  5216. * @soc: DP_SOC Handle
  5217. *
  5218. * Return:void
  5219. */
  5220. static inline void
  5221. dp_print_soc_rx_stats(struct dp_soc *soc)
  5222. {
  5223. uint32_t i;
  5224. char reo_error[DP_REO_ERR_LENGTH];
  5225. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  5226. uint8_t index = 0;
  5227. DP_PRINT_STATS("SOC Rx Stats:\n");
  5228. DP_PRINT_STATS("Fragmented packets: %u",
  5229. soc->stats.rx.rx_frags);
  5230. DP_PRINT_STATS("Reo reinjected packets: %u",
  5231. soc->stats.rx.reo_reinject);
  5232. DP_PRINT_STATS("Errors:\n");
  5233. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  5234. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  5235. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  5236. DP_PRINT_STATS("Invalid RBM = %d",
  5237. soc->stats.rx.err.invalid_rbm);
  5238. DP_PRINT_STATS("Invalid Vdev = %d",
  5239. soc->stats.rx.err.invalid_vdev);
  5240. DP_PRINT_STATS("Invalid Pdev = %d",
  5241. soc->stats.rx.err.invalid_pdev);
  5242. DP_PRINT_STATS("Invalid Peer = %d",
  5243. soc->stats.rx.err.rx_invalid_peer.num);
  5244. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  5245. soc->stats.rx.err.hal_ring_access_fail);
  5246. DP_PRINT_STATS("RX frags: %d", soc->stats.rx.rx_frags);
  5247. DP_PRINT_STATS("RX HP out_of_sync: %d", soc->stats.rx.hp_oos);
  5248. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  5249. index += qdf_snprint(&rxdma_error[index],
  5250. DP_RXDMA_ERR_LENGTH - index,
  5251. " %d", soc->stats.rx.err.rxdma_error[i]);
  5252. }
  5253. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  5254. rxdma_error);
  5255. index = 0;
  5256. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  5257. index += qdf_snprint(&reo_error[index],
  5258. DP_REO_ERR_LENGTH - index,
  5259. " %d", soc->stats.rx.err.reo_error[i]);
  5260. }
  5261. DP_PRINT_STATS("REO Error(0-14):%s",
  5262. reo_error);
  5263. }
  5264. /**
  5265. * dp_srng_get_str_from_ring_type() - Return string name for a ring
  5266. * @ring_type: Ring
  5267. *
  5268. * Return: char const pointer
  5269. */
  5270. static inline const
  5271. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  5272. {
  5273. switch (ring_type) {
  5274. case REO_DST:
  5275. return "Reo_dst";
  5276. case REO_EXCEPTION:
  5277. return "Reo_exception";
  5278. case REO_CMD:
  5279. return "Reo_cmd";
  5280. case REO_REINJECT:
  5281. return "Reo_reinject";
  5282. case REO_STATUS:
  5283. return "Reo_status";
  5284. case WBM2SW_RELEASE:
  5285. return "wbm2sw_release";
  5286. case TCL_DATA:
  5287. return "tcl_data";
  5288. case TCL_CMD:
  5289. return "tcl_cmd";
  5290. case TCL_STATUS:
  5291. return "tcl_status";
  5292. case SW2WBM_RELEASE:
  5293. return "sw2wbm_release";
  5294. case RXDMA_BUF:
  5295. return "Rxdma_buf";
  5296. case RXDMA_DST:
  5297. return "Rxdma_dst";
  5298. case RXDMA_MONITOR_BUF:
  5299. return "Rxdma_monitor_buf";
  5300. case RXDMA_MONITOR_DESC:
  5301. return "Rxdma_monitor_desc";
  5302. case RXDMA_MONITOR_STATUS:
  5303. return "Rxdma_monitor_status";
  5304. default:
  5305. dp_err("Invalid ring type");
  5306. break;
  5307. }
  5308. return "Invalid";
  5309. }
  5310. /**
  5311. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  5312. * @soc: DP_SOC handle
  5313. * @srng: DP_SRNG handle
  5314. * @ring_name: SRNG name
  5315. * @ring_type: srng src/dst ring
  5316. *
  5317. * Return: void
  5318. */
  5319. static void
  5320. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  5321. enum hal_ring_type ring_type)
  5322. {
  5323. uint32_t tailp;
  5324. uint32_t headp;
  5325. int32_t hw_headp = -1;
  5326. int32_t hw_tailp = -1;
  5327. const char *ring_name;
  5328. struct hal_soc *hal_soc = (struct hal_soc *)soc->hal_soc;
  5329. if (soc && srng && srng->hal_srng) {
  5330. ring_name = dp_srng_get_str_from_hal_ring_type(ring_type);
  5331. hal_get_sw_hptp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  5332. DP_PRINT_STATS("%s:SW:Head pointer = %d Tail Pointer = %d\n",
  5333. ring_name, headp, tailp);
  5334. hal_get_hw_hptp(hal_soc, srng->hal_srng, &hw_headp,
  5335. &hw_tailp, ring_type);
  5336. DP_PRINT_STATS("%s:HW:Head pointer = %d Tail Pointer = %d\n",
  5337. ring_name, hw_headp, hw_tailp);
  5338. }
  5339. }
  5340. /**
  5341. * dp_print_mon_ring_stats_from_hal() - Print stat for monitor rings based
  5342. * on target
  5343. * @pdev: physical device handle
  5344. * @mac_id: mac id
  5345. *
  5346. * Return: void
  5347. */
  5348. static inline
  5349. void dp_print_mon_ring_stat_from_hal(struct dp_pdev *pdev, uint8_t mac_id)
  5350. {
  5351. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable) {
  5352. dp_print_ring_stat_from_hal(pdev->soc,
  5353. &pdev->rxdma_mon_buf_ring[mac_id],
  5354. RXDMA_MONITOR_BUF);
  5355. dp_print_ring_stat_from_hal(pdev->soc,
  5356. &pdev->rxdma_mon_dst_ring[mac_id],
  5357. RXDMA_MONITOR_DST);
  5358. dp_print_ring_stat_from_hal(pdev->soc,
  5359. &pdev->rxdma_mon_desc_ring[mac_id],
  5360. RXDMA_MONITOR_DESC);
  5361. }
  5362. dp_print_ring_stat_from_hal(pdev->soc,
  5363. &pdev->rxdma_mon_status_ring[mac_id],
  5364. RXDMA_MONITOR_STATUS);
  5365. }
  5366. /**
  5367. * dp_print_ring_stats(): Print tail and head pointer
  5368. * @pdev: DP_PDEV handle
  5369. *
  5370. * Return:void
  5371. */
  5372. static inline void
  5373. dp_print_ring_stats(struct dp_pdev *pdev)
  5374. {
  5375. uint32_t i;
  5376. int mac_id;
  5377. dp_print_ring_stat_from_hal(pdev->soc,
  5378. &pdev->soc->reo_exception_ring,
  5379. REO_EXCEPTION);
  5380. dp_print_ring_stat_from_hal(pdev->soc,
  5381. &pdev->soc->reo_reinject_ring,
  5382. REO_REINJECT);
  5383. dp_print_ring_stat_from_hal(pdev->soc,
  5384. &pdev->soc->reo_cmd_ring,
  5385. REO_CMD);
  5386. dp_print_ring_stat_from_hal(pdev->soc,
  5387. &pdev->soc->reo_status_ring,
  5388. REO_STATUS);
  5389. dp_print_ring_stat_from_hal(pdev->soc,
  5390. &pdev->soc->rx_rel_ring,
  5391. WBM2SW_RELEASE);
  5392. dp_print_ring_stat_from_hal(pdev->soc,
  5393. &pdev->soc->tcl_cmd_ring,
  5394. TCL_CMD);
  5395. dp_print_ring_stat_from_hal(pdev->soc,
  5396. &pdev->soc->tcl_status_ring,
  5397. TCL_STATUS);
  5398. dp_print_ring_stat_from_hal(pdev->soc,
  5399. &pdev->soc->wbm_desc_rel_ring,
  5400. SW2WBM_RELEASE);
  5401. for (i = 0; i < MAX_REO_DEST_RINGS; i++)
  5402. dp_print_ring_stat_from_hal(pdev->soc,
  5403. &pdev->soc->reo_dest_ring[i],
  5404. REO_DST);
  5405. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++)
  5406. dp_print_ring_stat_from_hal(pdev->soc,
  5407. &pdev->soc->tcl_data_ring[i],
  5408. TCL_DATA);
  5409. for (i = 0; i < MAX_TCL_DATA_RINGS; i++)
  5410. dp_print_ring_stat_from_hal(pdev->soc,
  5411. &pdev->soc->tx_comp_ring[i],
  5412. WBM2SW_RELEASE);
  5413. dp_print_ring_stat_from_hal(pdev->soc,
  5414. &pdev->rx_refill_buf_ring,
  5415. RXDMA_BUF);
  5416. dp_print_ring_stat_from_hal(pdev->soc,
  5417. &pdev->rx_refill_buf_ring2,
  5418. RXDMA_BUF);
  5419. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  5420. dp_print_ring_stat_from_hal(pdev->soc,
  5421. &pdev->rx_mac_buf_ring[i],
  5422. RXDMA_BUF);
  5423. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++)
  5424. dp_print_mon_ring_stat_from_hal(pdev, mac_id);
  5425. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++)
  5426. dp_print_ring_stat_from_hal(pdev->soc,
  5427. &pdev->rxdma_err_dst_ring[i],
  5428. RXDMA_DST);
  5429. }
  5430. /**
  5431. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  5432. * @vdev: DP_VDEV handle
  5433. *
  5434. * Return:void
  5435. */
  5436. static inline void
  5437. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  5438. {
  5439. struct dp_peer *peer = NULL;
  5440. DP_STATS_CLR(vdev->pdev);
  5441. DP_STATS_CLR(vdev->pdev->soc);
  5442. DP_STATS_CLR(vdev);
  5443. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5444. if (!peer)
  5445. return;
  5446. DP_STATS_CLR(peer);
  5447. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5448. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5449. &peer->stats, peer->peer_ids[0],
  5450. UPDATE_PEER_STATS, vdev->pdev->pdev_id);
  5451. #endif
  5452. }
  5453. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5454. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5455. &vdev->stats, vdev->vdev_id,
  5456. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5457. #endif
  5458. }
  5459. /**
  5460. * dp_print_common_rates_info(): Print common rate for tx or rx
  5461. * @pkt_type_array: rate type array contains rate info
  5462. *
  5463. * Return:void
  5464. */
  5465. static inline void
  5466. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  5467. {
  5468. uint8_t mcs, pkt_type;
  5469. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5470. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5471. if (!dp_rate_string[pkt_type][mcs].valid)
  5472. continue;
  5473. DP_PRINT_STATS(" %s = %d",
  5474. dp_rate_string[pkt_type][mcs].mcs_type,
  5475. pkt_type_array[pkt_type].mcs_count[mcs]);
  5476. }
  5477. DP_PRINT_STATS("\n");
  5478. }
  5479. }
  5480. /**
  5481. * dp_print_rx_rates(): Print Rx rate stats
  5482. * @vdev: DP_VDEV handle
  5483. *
  5484. * Return:void
  5485. */
  5486. static inline void
  5487. dp_print_rx_rates(struct dp_vdev *vdev)
  5488. {
  5489. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5490. uint8_t i;
  5491. uint8_t index = 0;
  5492. char nss[DP_NSS_LENGTH];
  5493. DP_PRINT_STATS("Rx Rate Info:\n");
  5494. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  5495. index = 0;
  5496. for (i = 0; i < SS_COUNT; i++) {
  5497. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5498. " %d", pdev->stats.rx.nss[i]);
  5499. }
  5500. DP_PRINT_STATS("NSS(1-8) = %s",
  5501. nss);
  5502. DP_PRINT_STATS("SGI ="
  5503. " 0.8us %d,"
  5504. " 0.4us %d,"
  5505. " 1.6us %d,"
  5506. " 3.2us %d,",
  5507. pdev->stats.rx.sgi_count[0],
  5508. pdev->stats.rx.sgi_count[1],
  5509. pdev->stats.rx.sgi_count[2],
  5510. pdev->stats.rx.sgi_count[3]);
  5511. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5512. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  5513. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  5514. DP_PRINT_STATS("Reception Type ="
  5515. " SU: %d,"
  5516. " MU_MIMO:%d,"
  5517. " MU_OFDMA:%d,"
  5518. " MU_OFDMA_MIMO:%d\n",
  5519. pdev->stats.rx.reception_type[0],
  5520. pdev->stats.rx.reception_type[1],
  5521. pdev->stats.rx.reception_type[2],
  5522. pdev->stats.rx.reception_type[3]);
  5523. DP_PRINT_STATS("Aggregation:\n");
  5524. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  5525. pdev->stats.rx.ampdu_cnt);
  5526. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  5527. pdev->stats.rx.non_ampdu_cnt);
  5528. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  5529. pdev->stats.rx.amsdu_cnt);
  5530. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  5531. pdev->stats.rx.non_amsdu_cnt);
  5532. }
  5533. /**
  5534. * dp_print_tx_rates(): Print tx rates
  5535. * @vdev: DP_VDEV handle
  5536. *
  5537. * Return:void
  5538. */
  5539. static inline void
  5540. dp_print_tx_rates(struct dp_vdev *vdev)
  5541. {
  5542. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5543. uint8_t index;
  5544. char nss[DP_NSS_LENGTH];
  5545. int nss_index;
  5546. DP_PRINT_STATS("Tx Rate Info:\n");
  5547. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  5548. DP_PRINT_STATS("SGI ="
  5549. " 0.8us %d"
  5550. " 0.4us %d"
  5551. " 1.6us %d"
  5552. " 3.2us %d",
  5553. pdev->stats.tx.sgi_count[0],
  5554. pdev->stats.tx.sgi_count[1],
  5555. pdev->stats.tx.sgi_count[2],
  5556. pdev->stats.tx.sgi_count[3]);
  5557. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5558. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  5559. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  5560. index = 0;
  5561. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  5562. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5563. " %d", pdev->stats.tx.nss[nss_index]);
  5564. }
  5565. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  5566. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  5567. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  5568. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  5569. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  5570. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  5571. DP_PRINT_STATS("Aggregation:\n");
  5572. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  5573. pdev->stats.tx.amsdu_cnt);
  5574. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  5575. pdev->stats.tx.non_amsdu_cnt);
  5576. }
  5577. /**
  5578. * dp_print_peer_stats():print peer stats
  5579. * @peer: DP_PEER handle
  5580. *
  5581. * return void
  5582. */
  5583. static inline void dp_print_peer_stats(struct dp_peer *peer)
  5584. {
  5585. uint8_t i;
  5586. uint32_t index;
  5587. char nss[DP_NSS_LENGTH];
  5588. DP_PRINT_STATS("Node Tx Stats:\n");
  5589. DP_PRINT_STATS("Total Packet Completions = %d",
  5590. peer->stats.tx.comp_pkt.num);
  5591. DP_PRINT_STATS("Total Bytes Completions = %llu",
  5592. peer->stats.tx.comp_pkt.bytes);
  5593. DP_PRINT_STATS("Success Packets = %d",
  5594. peer->stats.tx.tx_success.num);
  5595. DP_PRINT_STATS("Success Bytes = %llu",
  5596. peer->stats.tx.tx_success.bytes);
  5597. DP_PRINT_STATS("Unicast Success Packets = %d",
  5598. peer->stats.tx.ucast.num);
  5599. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  5600. peer->stats.tx.ucast.bytes);
  5601. DP_PRINT_STATS("Multicast Success Packets = %d",
  5602. peer->stats.tx.mcast.num);
  5603. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  5604. peer->stats.tx.mcast.bytes);
  5605. DP_PRINT_STATS("Broadcast Success Packets = %d",
  5606. peer->stats.tx.bcast.num);
  5607. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  5608. peer->stats.tx.bcast.bytes);
  5609. DP_PRINT_STATS("Packets Failed = %d",
  5610. peer->stats.tx.tx_failed);
  5611. DP_PRINT_STATS("Packets In OFDMA = %d",
  5612. peer->stats.tx.ofdma);
  5613. DP_PRINT_STATS("Packets In STBC = %d",
  5614. peer->stats.tx.stbc);
  5615. DP_PRINT_STATS("Packets In LDPC = %d",
  5616. peer->stats.tx.ldpc);
  5617. DP_PRINT_STATS("Packet Retries = %d",
  5618. peer->stats.tx.retries);
  5619. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  5620. peer->stats.tx.amsdu_cnt);
  5621. DP_PRINT_STATS("Last Packet RSSI = %d",
  5622. peer->stats.tx.last_ack_rssi);
  5623. DP_PRINT_STATS("Dropped At FW: Removed Pkts = %u",
  5624. peer->stats.tx.dropped.fw_rem.num);
  5625. DP_PRINT_STATS("Dropped At FW: Removed bytes = %llu",
  5626. peer->stats.tx.dropped.fw_rem.bytes);
  5627. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  5628. peer->stats.tx.dropped.fw_rem_tx);
  5629. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  5630. peer->stats.tx.dropped.fw_rem_notx);
  5631. DP_PRINT_STATS("Dropped : Age Out = %d",
  5632. peer->stats.tx.dropped.age_out);
  5633. DP_PRINT_STATS("NAWDS : ");
  5634. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  5635. peer->stats.tx.nawds_mcast_drop);
  5636. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  5637. peer->stats.tx.nawds_mcast.num);
  5638. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  5639. peer->stats.tx.nawds_mcast.bytes);
  5640. DP_PRINT_STATS("Rate Info:");
  5641. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  5642. DP_PRINT_STATS("SGI = "
  5643. " 0.8us %d"
  5644. " 0.4us %d"
  5645. " 1.6us %d"
  5646. " 3.2us %d",
  5647. peer->stats.tx.sgi_count[0],
  5648. peer->stats.tx.sgi_count[1],
  5649. peer->stats.tx.sgi_count[2],
  5650. peer->stats.tx.sgi_count[3]);
  5651. DP_PRINT_STATS("Excess Retries per AC ");
  5652. DP_PRINT_STATS(" Best effort = %d",
  5653. peer->stats.tx.excess_retries_per_ac[0]);
  5654. DP_PRINT_STATS(" Background= %d",
  5655. peer->stats.tx.excess_retries_per_ac[1]);
  5656. DP_PRINT_STATS(" Video = %d",
  5657. peer->stats.tx.excess_retries_per_ac[2]);
  5658. DP_PRINT_STATS(" Voice = %d",
  5659. peer->stats.tx.excess_retries_per_ac[3]);
  5660. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  5661. peer->stats.tx.bw[2], peer->stats.tx.bw[3],
  5662. peer->stats.tx.bw[4], peer->stats.tx.bw[5]);
  5663. index = 0;
  5664. for (i = 0; i < SS_COUNT; i++) {
  5665. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5666. " %d", peer->stats.tx.nss[i]);
  5667. }
  5668. DP_PRINT_STATS("NSS(1-8) = %s",
  5669. nss);
  5670. DP_PRINT_STATS("Aggregation:");
  5671. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  5672. peer->stats.tx.amsdu_cnt);
  5673. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  5674. peer->stats.tx.non_amsdu_cnt);
  5675. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  5676. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  5677. peer->stats.tx.tx_byte_rate);
  5678. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  5679. peer->stats.tx.tx_data_rate);
  5680. DP_PRINT_STATS("Node Rx Stats:");
  5681. DP_PRINT_STATS("Packets Sent To Stack = %d",
  5682. peer->stats.rx.to_stack.num);
  5683. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  5684. peer->stats.rx.to_stack.bytes);
  5685. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  5686. DP_PRINT_STATS("Ring Id = %d", i);
  5687. DP_PRINT_STATS(" Packets Received = %d",
  5688. peer->stats.rx.rcvd_reo[i].num);
  5689. DP_PRINT_STATS(" Bytes Received = %llu",
  5690. peer->stats.rx.rcvd_reo[i].bytes);
  5691. }
  5692. DP_PRINT_STATS("Multicast Packets Received = %d",
  5693. peer->stats.rx.multicast.num);
  5694. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  5695. peer->stats.rx.multicast.bytes);
  5696. DP_PRINT_STATS("Broadcast Packets Received = %d",
  5697. peer->stats.rx.bcast.num);
  5698. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  5699. peer->stats.rx.bcast.bytes);
  5700. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  5701. peer->stats.rx.intra_bss.pkts.num);
  5702. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  5703. peer->stats.rx.intra_bss.pkts.bytes);
  5704. DP_PRINT_STATS("Raw Packets Received = %d",
  5705. peer->stats.rx.raw.num);
  5706. DP_PRINT_STATS("Raw Bytes Received = %llu",
  5707. peer->stats.rx.raw.bytes);
  5708. DP_PRINT_STATS("Errors: MIC Errors = %d",
  5709. peer->stats.rx.err.mic_err);
  5710. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  5711. peer->stats.rx.err.decrypt_err);
  5712. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  5713. peer->stats.rx.non_ampdu_cnt);
  5714. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  5715. peer->stats.rx.ampdu_cnt);
  5716. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  5717. peer->stats.rx.non_amsdu_cnt);
  5718. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  5719. peer->stats.rx.amsdu_cnt);
  5720. DP_PRINT_STATS("NAWDS : ");
  5721. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  5722. peer->stats.rx.nawds_mcast_drop);
  5723. DP_PRINT_STATS("SGI ="
  5724. " 0.8us %d"
  5725. " 0.4us %d"
  5726. " 1.6us %d"
  5727. " 3.2us %d",
  5728. peer->stats.rx.sgi_count[0],
  5729. peer->stats.rx.sgi_count[1],
  5730. peer->stats.rx.sgi_count[2],
  5731. peer->stats.rx.sgi_count[3]);
  5732. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  5733. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  5734. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  5735. DP_PRINT_STATS("Reception Type ="
  5736. " SU %d,"
  5737. " MU_MIMO %d,"
  5738. " MU_OFDMA %d,"
  5739. " MU_OFDMA_MIMO %d",
  5740. peer->stats.rx.reception_type[0],
  5741. peer->stats.rx.reception_type[1],
  5742. peer->stats.rx.reception_type[2],
  5743. peer->stats.rx.reception_type[3]);
  5744. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  5745. index = 0;
  5746. for (i = 0; i < SS_COUNT; i++) {
  5747. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5748. " %d", peer->stats.rx.nss[i]);
  5749. }
  5750. DP_PRINT_STATS("NSS(1-8) = %s",
  5751. nss);
  5752. DP_PRINT_STATS("Aggregation:");
  5753. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  5754. peer->stats.rx.ampdu_cnt);
  5755. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  5756. peer->stats.rx.non_ampdu_cnt);
  5757. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  5758. peer->stats.rx.amsdu_cnt);
  5759. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  5760. peer->stats.rx.non_amsdu_cnt);
  5761. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  5762. DP_PRINT_STATS(" Bytes received in last sec: %d",
  5763. peer->stats.rx.rx_byte_rate);
  5764. DP_PRINT_STATS(" Data received in last sec: %d",
  5765. peer->stats.rx.rx_data_rate);
  5766. }
  5767. /*
  5768. * dp_get_host_peer_stats()- function to print peer stats
  5769. * @pdev_handle: DP_PDEV handle
  5770. * @mac_addr: mac address of the peer
  5771. *
  5772. * Return: void
  5773. */
  5774. static void
  5775. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  5776. {
  5777. struct dp_peer *peer;
  5778. uint8_t local_id;
  5779. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  5780. &local_id);
  5781. if (!peer) {
  5782. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5783. "%s: Invalid peer\n", __func__);
  5784. return;
  5785. }
  5786. dp_print_peer_stats(peer);
  5787. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  5788. }
  5789. /**
  5790. * dp_print_soc_cfg_params()- Dump soc wlan config parameters
  5791. * @soc_handle: Soc handle
  5792. *
  5793. * Return: void
  5794. */
  5795. static void
  5796. dp_print_soc_cfg_params(struct dp_soc *soc)
  5797. {
  5798. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  5799. uint8_t index = 0, i = 0;
  5800. char ring_mask[DP_MAX_INT_CONTEXTS_STRING_LENGTH];
  5801. int num_of_int_contexts;
  5802. if (!soc) {
  5803. dp_err("Context is null");
  5804. return;
  5805. }
  5806. soc_cfg_ctx = soc->wlan_cfg_ctx;
  5807. if (!soc_cfg_ctx) {
  5808. dp_err("Context is null");
  5809. return;
  5810. }
  5811. num_of_int_contexts =
  5812. wlan_cfg_get_num_contexts(soc_cfg_ctx);
  5813. DP_TRACE_STATS(DEBUG, "No. of interrupt contexts: %u",
  5814. soc_cfg_ctx->num_int_ctxts);
  5815. DP_TRACE_STATS(DEBUG, "Max clients: %u",
  5816. soc_cfg_ctx->max_clients);
  5817. DP_TRACE_STATS(DEBUG, "Max alloc size: %u ",
  5818. soc_cfg_ctx->max_alloc_size);
  5819. DP_TRACE_STATS(DEBUG, "Per pdev tx ring: %u ",
  5820. soc_cfg_ctx->per_pdev_tx_ring);
  5821. DP_TRACE_STATS(DEBUG, "Num tcl data rings: %u ",
  5822. soc_cfg_ctx->num_tcl_data_rings);
  5823. DP_TRACE_STATS(DEBUG, "Per pdev rx ring: %u ",
  5824. soc_cfg_ctx->per_pdev_rx_ring);
  5825. DP_TRACE_STATS(DEBUG, "Per pdev lmac ring: %u ",
  5826. soc_cfg_ctx->per_pdev_lmac_ring);
  5827. DP_TRACE_STATS(DEBUG, "Num of reo dest rings: %u ",
  5828. soc_cfg_ctx->num_reo_dest_rings);
  5829. DP_TRACE_STATS(DEBUG, "Num tx desc pool: %u ",
  5830. soc_cfg_ctx->num_tx_desc_pool);
  5831. DP_TRACE_STATS(DEBUG, "Num tx ext desc pool: %u ",
  5832. soc_cfg_ctx->num_tx_ext_desc_pool);
  5833. DP_TRACE_STATS(DEBUG, "Num tx desc: %u ",
  5834. soc_cfg_ctx->num_tx_desc);
  5835. DP_TRACE_STATS(DEBUG, "Num tx ext desc: %u ",
  5836. soc_cfg_ctx->num_tx_ext_desc);
  5837. DP_TRACE_STATS(DEBUG, "Htt packet type: %u ",
  5838. soc_cfg_ctx->htt_packet_type);
  5839. DP_TRACE_STATS(DEBUG, "Max peer_ids: %u ",
  5840. soc_cfg_ctx->max_peer_id);
  5841. DP_TRACE_STATS(DEBUG, "Tx ring size: %u ",
  5842. soc_cfg_ctx->tx_ring_size);
  5843. DP_TRACE_STATS(DEBUG, "Tx comp ring size: %u ",
  5844. soc_cfg_ctx->tx_comp_ring_size);
  5845. DP_TRACE_STATS(DEBUG, "Tx comp ring size nss: %u ",
  5846. soc_cfg_ctx->tx_comp_ring_size_nss);
  5847. DP_TRACE_STATS(DEBUG, "Int batch threshold tx: %u ",
  5848. soc_cfg_ctx->int_batch_threshold_tx);
  5849. DP_TRACE_STATS(DEBUG, "Int timer threshold tx: %u ",
  5850. soc_cfg_ctx->int_timer_threshold_tx);
  5851. DP_TRACE_STATS(DEBUG, "Int batch threshold rx: %u ",
  5852. soc_cfg_ctx->int_batch_threshold_rx);
  5853. DP_TRACE_STATS(DEBUG, "Int timer threshold rx: %u ",
  5854. soc_cfg_ctx->int_timer_threshold_rx);
  5855. DP_TRACE_STATS(DEBUG, "Int batch threshold other: %u ",
  5856. soc_cfg_ctx->int_batch_threshold_other);
  5857. DP_TRACE_STATS(DEBUG, "Int timer threshold other: %u ",
  5858. soc_cfg_ctx->int_timer_threshold_other);
  5859. for (i = 0; i < num_of_int_contexts; i++) {
  5860. index += qdf_snprint(&ring_mask[index],
  5861. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5862. " %d",
  5863. soc_cfg_ctx->int_tx_ring_mask[i]);
  5864. }
  5865. DP_TRACE_STATS(DEBUG, "Tx ring mask (0-%d):%s",
  5866. num_of_int_contexts, ring_mask);
  5867. index = 0;
  5868. for (i = 0; i < num_of_int_contexts; i++) {
  5869. index += qdf_snprint(&ring_mask[index],
  5870. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5871. " %d",
  5872. soc_cfg_ctx->int_rx_ring_mask[i]);
  5873. }
  5874. DP_TRACE_STATS(DEBUG, "Rx ring mask (0-%d):%s",
  5875. num_of_int_contexts, ring_mask);
  5876. index = 0;
  5877. for (i = 0; i < num_of_int_contexts; i++) {
  5878. index += qdf_snprint(&ring_mask[index],
  5879. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5880. " %d",
  5881. soc_cfg_ctx->int_rx_mon_ring_mask[i]);
  5882. }
  5883. DP_TRACE_STATS(DEBUG, "Rx mon ring mask (0-%d):%s",
  5884. num_of_int_contexts, ring_mask);
  5885. index = 0;
  5886. for (i = 0; i < num_of_int_contexts; i++) {
  5887. index += qdf_snprint(&ring_mask[index],
  5888. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5889. " %d",
  5890. soc_cfg_ctx->int_rx_err_ring_mask[i]);
  5891. }
  5892. DP_TRACE_STATS(DEBUG, "Rx err ring mask (0-%d):%s",
  5893. num_of_int_contexts, ring_mask);
  5894. index = 0;
  5895. for (i = 0; i < num_of_int_contexts; i++) {
  5896. index += qdf_snprint(&ring_mask[index],
  5897. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5898. " %d",
  5899. soc_cfg_ctx->int_rx_wbm_rel_ring_mask[i]);
  5900. }
  5901. DP_TRACE_STATS(DEBUG, "Rx wbm rel ring mask (0-%d):%s",
  5902. num_of_int_contexts, ring_mask);
  5903. index = 0;
  5904. for (i = 0; i < num_of_int_contexts; i++) {
  5905. index += qdf_snprint(&ring_mask[index],
  5906. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5907. " %d",
  5908. soc_cfg_ctx->int_reo_status_ring_mask[i]);
  5909. }
  5910. DP_TRACE_STATS(DEBUG, "Reo ring mask (0-%d):%s",
  5911. num_of_int_contexts, ring_mask);
  5912. index = 0;
  5913. for (i = 0; i < num_of_int_contexts; i++) {
  5914. index += qdf_snprint(&ring_mask[index],
  5915. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5916. " %d",
  5917. soc_cfg_ctx->int_rxdma2host_ring_mask[i]);
  5918. }
  5919. DP_TRACE_STATS(DEBUG, "Rxdma2host ring mask (0-%d):%s",
  5920. num_of_int_contexts, ring_mask);
  5921. index = 0;
  5922. for (i = 0; i < num_of_int_contexts; i++) {
  5923. index += qdf_snprint(&ring_mask[index],
  5924. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5925. " %d",
  5926. soc_cfg_ctx->int_host2rxdma_ring_mask[i]);
  5927. }
  5928. DP_TRACE_STATS(DEBUG, "Host2rxdma ring mask (0-%d):%s",
  5929. num_of_int_contexts, ring_mask);
  5930. DP_TRACE_STATS(DEBUG, "Rx hash: %u ",
  5931. soc_cfg_ctx->rx_hash);
  5932. DP_TRACE_STATS(DEBUG, "Tso enabled: %u ",
  5933. soc_cfg_ctx->tso_enabled);
  5934. DP_TRACE_STATS(DEBUG, "Lro enabled: %u ",
  5935. soc_cfg_ctx->lro_enabled);
  5936. DP_TRACE_STATS(DEBUG, "Sg enabled: %u ",
  5937. soc_cfg_ctx->sg_enabled);
  5938. DP_TRACE_STATS(DEBUG, "Gro enabled: %u ",
  5939. soc_cfg_ctx->gro_enabled);
  5940. DP_TRACE_STATS(DEBUG, "rawmode enabled: %u ",
  5941. soc_cfg_ctx->rawmode_enabled);
  5942. DP_TRACE_STATS(DEBUG, "peer flow ctrl enabled: %u ",
  5943. soc_cfg_ctx->peer_flow_ctrl_enabled);
  5944. DP_TRACE_STATS(DEBUG, "napi enabled: %u ",
  5945. soc_cfg_ctx->napi_enabled);
  5946. DP_TRACE_STATS(DEBUG, "Tcp Udp checksum offload: %u ",
  5947. soc_cfg_ctx->tcp_udp_checksumoffload);
  5948. DP_TRACE_STATS(DEBUG, "Defrag timeout check: %u ",
  5949. soc_cfg_ctx->defrag_timeout_check);
  5950. DP_TRACE_STATS(DEBUG, "Rx defrag min timeout: %u ",
  5951. soc_cfg_ctx->rx_defrag_min_timeout);
  5952. DP_TRACE_STATS(DEBUG, "WBM release ring: %u ",
  5953. soc_cfg_ctx->wbm_release_ring);
  5954. DP_TRACE_STATS(DEBUG, "TCL CMD ring: %u ",
  5955. soc_cfg_ctx->tcl_cmd_ring);
  5956. DP_TRACE_STATS(DEBUG, "TCL Status ring: %u ",
  5957. soc_cfg_ctx->tcl_status_ring);
  5958. DP_TRACE_STATS(DEBUG, "REO Reinject ring: %u ",
  5959. soc_cfg_ctx->reo_reinject_ring);
  5960. DP_TRACE_STATS(DEBUG, "RX release ring: %u ",
  5961. soc_cfg_ctx->rx_release_ring);
  5962. DP_TRACE_STATS(DEBUG, "REO Exception ring: %u ",
  5963. soc_cfg_ctx->reo_exception_ring);
  5964. DP_TRACE_STATS(DEBUG, "REO CMD ring: %u ",
  5965. soc_cfg_ctx->reo_cmd_ring);
  5966. DP_TRACE_STATS(DEBUG, "REO STATUS ring: %u ",
  5967. soc_cfg_ctx->reo_status_ring);
  5968. DP_TRACE_STATS(DEBUG, "RXDMA refill ring: %u ",
  5969. soc_cfg_ctx->rxdma_refill_ring);
  5970. DP_TRACE_STATS(DEBUG, "RXDMA err dst ring: %u ",
  5971. soc_cfg_ctx->rxdma_err_dst_ring);
  5972. }
  5973. /**
  5974. * dp_print_vdev_cfg_params() - Print the pdev cfg parameters
  5975. * @pdev_handle: DP pdev handle
  5976. *
  5977. * Return - void
  5978. */
  5979. static void
  5980. dp_print_pdev_cfg_params(struct dp_pdev *pdev)
  5981. {
  5982. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  5983. if (!pdev) {
  5984. dp_err("Context is null");
  5985. return;
  5986. }
  5987. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  5988. if (!pdev_cfg_ctx) {
  5989. dp_err("Context is null");
  5990. return;
  5991. }
  5992. DP_TRACE_STATS(DEBUG, "Rx dma buf ring size: %d ",
  5993. pdev_cfg_ctx->rx_dma_buf_ring_size);
  5994. DP_TRACE_STATS(DEBUG, "DMA Mon buf ring size: %d ",
  5995. pdev_cfg_ctx->dma_mon_buf_ring_size);
  5996. DP_TRACE_STATS(DEBUG, "DMA Mon dest ring size: %d ",
  5997. pdev_cfg_ctx->dma_mon_dest_ring_size);
  5998. DP_TRACE_STATS(DEBUG, "DMA Mon status ring size: %d ",
  5999. pdev_cfg_ctx->dma_mon_status_ring_size);
  6000. DP_TRACE_STATS(DEBUG, "Rxdma monitor desc ring: %d",
  6001. pdev_cfg_ctx->rxdma_monitor_desc_ring);
  6002. DP_TRACE_STATS(DEBUG, "Num mac rings: %d ",
  6003. pdev_cfg_ctx->num_mac_rings);
  6004. }
  6005. /**
  6006. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  6007. *
  6008. * Return: None
  6009. */
  6010. static void dp_txrx_stats_help(void)
  6011. {
  6012. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  6013. dp_info("stats_option:");
  6014. dp_info(" 1 -- HTT Tx Statistics");
  6015. dp_info(" 2 -- HTT Rx Statistics");
  6016. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  6017. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  6018. dp_info(" 5 -- HTT Error Statistics");
  6019. dp_info(" 6 -- HTT TQM Statistics");
  6020. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  6021. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  6022. dp_info(" 9 -- HTT Tx Rate Statistics");
  6023. dp_info(" 10 -- HTT Rx Rate Statistics");
  6024. dp_info(" 11 -- HTT Peer Statistics");
  6025. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  6026. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  6027. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  6028. dp_info(" 15 -- HTT SRNG Statistics");
  6029. dp_info(" 16 -- HTT SFM Info Statistics");
  6030. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  6031. dp_info(" 18 -- HTT Peer List Details");
  6032. dp_info(" 20 -- Clear Host Statistics");
  6033. dp_info(" 21 -- Host Rx Rate Statistics");
  6034. dp_info(" 22 -- Host Tx Rate Statistics");
  6035. dp_info(" 23 -- Host Tx Statistics");
  6036. dp_info(" 24 -- Host Rx Statistics");
  6037. dp_info(" 25 -- Host AST Statistics");
  6038. dp_info(" 26 -- Host SRNG PTR Statistics");
  6039. dp_info(" 27 -- Host Mon Statistics");
  6040. dp_info(" 28 -- Host REO Queue Statistics");
  6041. dp_info(" 29 -- Host Soc cfg param Statistics");
  6042. dp_info(" 30 -- Host pdev cfg param Statistics");
  6043. }
  6044. /**
  6045. * dp_print_host_stats()- Function to print the stats aggregated at host
  6046. * @vdev_handle: DP_VDEV handle
  6047. * @type: host stats type
  6048. *
  6049. * Return: 0 on success, print error message in case of failure
  6050. */
  6051. static int
  6052. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  6053. struct cdp_txrx_stats_req *req)
  6054. {
  6055. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6056. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6057. enum cdp_host_txrx_stats type =
  6058. dp_stats_mapping_table[req->stats][STATS_HOST];
  6059. dp_aggregate_pdev_stats(pdev);
  6060. switch (type) {
  6061. case TXRX_CLEAR_STATS:
  6062. dp_txrx_host_stats_clr(vdev);
  6063. break;
  6064. case TXRX_RX_RATE_STATS:
  6065. dp_print_rx_rates(vdev);
  6066. break;
  6067. case TXRX_TX_RATE_STATS:
  6068. dp_print_tx_rates(vdev);
  6069. break;
  6070. case TXRX_TX_HOST_STATS:
  6071. dp_print_pdev_tx_stats(pdev);
  6072. dp_print_soc_tx_stats(pdev->soc);
  6073. break;
  6074. case TXRX_RX_HOST_STATS:
  6075. dp_print_pdev_rx_stats(pdev);
  6076. dp_print_soc_rx_stats(pdev->soc);
  6077. break;
  6078. case TXRX_AST_STATS:
  6079. dp_print_ast_stats(pdev->soc);
  6080. dp_print_peer_table(vdev);
  6081. break;
  6082. case TXRX_SRNG_PTR_STATS:
  6083. dp_print_ring_stats(pdev);
  6084. break;
  6085. case TXRX_RX_MON_STATS:
  6086. dp_print_pdev_rx_mon_stats(pdev);
  6087. break;
  6088. case TXRX_REO_QUEUE_STATS:
  6089. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  6090. break;
  6091. case TXRX_SOC_CFG_PARAMS:
  6092. dp_print_soc_cfg_params(pdev->soc);
  6093. break;
  6094. case TXRX_PDEV_CFG_PARAMS:
  6095. dp_print_pdev_cfg_params(pdev);
  6096. break;
  6097. default:
  6098. dp_info("Wrong Input For TxRx Host Stats");
  6099. dp_txrx_stats_help();
  6100. break;
  6101. }
  6102. return 0;
  6103. }
  6104. /*
  6105. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  6106. * @pdev: DP_PDEV handle
  6107. *
  6108. * Return: void
  6109. */
  6110. static void
  6111. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  6112. {
  6113. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  6114. int mac_id;
  6115. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  6116. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6117. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6118. pdev->pdev_id);
  6119. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6120. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6121. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6122. }
  6123. }
  6124. /*
  6125. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  6126. * @pdev: DP_PDEV handle
  6127. *
  6128. * Return: void
  6129. */
  6130. static void
  6131. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  6132. {
  6133. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6134. int mac_id;
  6135. htt_tlv_filter.mpdu_start = 1;
  6136. htt_tlv_filter.msdu_start = 0;
  6137. htt_tlv_filter.packet = 0;
  6138. htt_tlv_filter.msdu_end = 0;
  6139. htt_tlv_filter.mpdu_end = 0;
  6140. htt_tlv_filter.attention = 0;
  6141. htt_tlv_filter.ppdu_start = 1;
  6142. htt_tlv_filter.ppdu_end = 1;
  6143. htt_tlv_filter.ppdu_end_user_stats = 1;
  6144. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6145. htt_tlv_filter.ppdu_end_status_done = 1;
  6146. htt_tlv_filter.enable_fp = 1;
  6147. htt_tlv_filter.enable_md = 0;
  6148. if (pdev->neighbour_peers_added &&
  6149. pdev->soc->hw_nac_monitor_support) {
  6150. htt_tlv_filter.enable_md = 1;
  6151. htt_tlv_filter.packet_header = 1;
  6152. }
  6153. if (pdev->mcopy_mode) {
  6154. htt_tlv_filter.packet_header = 1;
  6155. htt_tlv_filter.enable_mo = 1;
  6156. }
  6157. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6158. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6159. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6160. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6161. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6162. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6163. if (pdev->neighbour_peers_added &&
  6164. pdev->soc->hw_nac_monitor_support)
  6165. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  6166. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6167. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6168. pdev->pdev_id);
  6169. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6170. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6171. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6172. }
  6173. }
  6174. /*
  6175. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  6176. * modes are enabled or not.
  6177. * @dp_pdev: dp pdev handle.
  6178. *
  6179. * Return: bool
  6180. */
  6181. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  6182. {
  6183. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  6184. !pdev->mcopy_mode)
  6185. return true;
  6186. else
  6187. return false;
  6188. }
  6189. /*
  6190. *dp_set_bpr_enable() - API to enable/disable bpr feature
  6191. *@pdev_handle: DP_PDEV handle.
  6192. *@val: Provided value.
  6193. *
  6194. *Return: void
  6195. */
  6196. static void
  6197. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  6198. {
  6199. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6200. switch (val) {
  6201. case CDP_BPR_DISABLE:
  6202. pdev->bpr_enable = CDP_BPR_DISABLE;
  6203. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6204. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6205. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6206. } else if (pdev->enhanced_stats_en &&
  6207. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6208. !pdev->pktlog_ppdu_stats) {
  6209. dp_h2t_cfg_stats_msg_send(pdev,
  6210. DP_PPDU_STATS_CFG_ENH_STATS,
  6211. pdev->pdev_id);
  6212. }
  6213. break;
  6214. case CDP_BPR_ENABLE:
  6215. pdev->bpr_enable = CDP_BPR_ENABLE;
  6216. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  6217. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  6218. dp_h2t_cfg_stats_msg_send(pdev,
  6219. DP_PPDU_STATS_CFG_BPR,
  6220. pdev->pdev_id);
  6221. } else if (pdev->enhanced_stats_en &&
  6222. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6223. !pdev->pktlog_ppdu_stats) {
  6224. dp_h2t_cfg_stats_msg_send(pdev,
  6225. DP_PPDU_STATS_CFG_BPR_ENH,
  6226. pdev->pdev_id);
  6227. } else if (pdev->pktlog_ppdu_stats) {
  6228. dp_h2t_cfg_stats_msg_send(pdev,
  6229. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  6230. pdev->pdev_id);
  6231. }
  6232. break;
  6233. default:
  6234. break;
  6235. }
  6236. }
  6237. /*
  6238. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  6239. * @pdev_handle: DP_PDEV handle
  6240. * @val: user provided value
  6241. *
  6242. * Return: void
  6243. */
  6244. static void
  6245. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  6246. {
  6247. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6248. switch (val) {
  6249. case 0:
  6250. pdev->tx_sniffer_enable = 0;
  6251. pdev->mcopy_mode = 0;
  6252. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6253. !pdev->bpr_enable) {
  6254. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6255. dp_ppdu_ring_reset(pdev);
  6256. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  6257. dp_h2t_cfg_stats_msg_send(pdev,
  6258. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6259. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  6260. dp_h2t_cfg_stats_msg_send(pdev,
  6261. DP_PPDU_STATS_CFG_BPR_ENH,
  6262. pdev->pdev_id);
  6263. } else {
  6264. dp_h2t_cfg_stats_msg_send(pdev,
  6265. DP_PPDU_STATS_CFG_BPR,
  6266. pdev->pdev_id);
  6267. }
  6268. break;
  6269. case 1:
  6270. pdev->tx_sniffer_enable = 1;
  6271. pdev->mcopy_mode = 0;
  6272. if (!pdev->pktlog_ppdu_stats)
  6273. dp_h2t_cfg_stats_msg_send(pdev,
  6274. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6275. break;
  6276. case 2:
  6277. pdev->mcopy_mode = 1;
  6278. pdev->tx_sniffer_enable = 0;
  6279. dp_ppdu_ring_cfg(pdev);
  6280. if (!pdev->pktlog_ppdu_stats)
  6281. dp_h2t_cfg_stats_msg_send(pdev,
  6282. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6283. break;
  6284. default:
  6285. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6286. "Invalid value");
  6287. break;
  6288. }
  6289. }
  6290. /*
  6291. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  6292. * @pdev_handle: DP_PDEV handle
  6293. *
  6294. * Return: void
  6295. */
  6296. static void
  6297. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6298. {
  6299. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6300. if (pdev->enhanced_stats_en == 0)
  6301. dp_cal_client_timer_start(pdev->cal_client_ctx);
  6302. pdev->enhanced_stats_en = 1;
  6303. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6304. !pdev->monitor_vdev)
  6305. dp_ppdu_ring_cfg(pdev);
  6306. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6307. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6308. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6309. dp_h2t_cfg_stats_msg_send(pdev,
  6310. DP_PPDU_STATS_CFG_BPR_ENH,
  6311. pdev->pdev_id);
  6312. }
  6313. }
  6314. /*
  6315. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  6316. * @pdev_handle: DP_PDEV handle
  6317. *
  6318. * Return: void
  6319. */
  6320. static void
  6321. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6322. {
  6323. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6324. if (pdev->enhanced_stats_en == 1)
  6325. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  6326. pdev->enhanced_stats_en = 0;
  6327. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6328. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6329. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6330. dp_h2t_cfg_stats_msg_send(pdev,
  6331. DP_PPDU_STATS_CFG_BPR,
  6332. pdev->pdev_id);
  6333. }
  6334. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6335. !pdev->monitor_vdev)
  6336. dp_ppdu_ring_reset(pdev);
  6337. }
  6338. /*
  6339. * dp_get_fw_peer_stats()- function to print peer stats
  6340. * @pdev_handle: DP_PDEV handle
  6341. * @mac_addr: mac address of the peer
  6342. * @cap: Type of htt stats requested
  6343. *
  6344. * Currently Supporting only MAC ID based requests Only
  6345. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  6346. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  6347. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  6348. *
  6349. * Return: void
  6350. */
  6351. static void
  6352. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  6353. uint32_t cap)
  6354. {
  6355. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6356. int i;
  6357. uint32_t config_param0 = 0;
  6358. uint32_t config_param1 = 0;
  6359. uint32_t config_param2 = 0;
  6360. uint32_t config_param3 = 0;
  6361. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  6362. config_param0 |= (1 << (cap + 1));
  6363. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  6364. config_param1 |= (1 << i);
  6365. }
  6366. config_param2 |= (mac_addr[0] & 0x000000ff);
  6367. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  6368. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  6369. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  6370. config_param3 |= (mac_addr[4] & 0x000000ff);
  6371. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  6372. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6373. config_param0, config_param1, config_param2,
  6374. config_param3, 0, 0, 0);
  6375. }
  6376. /* This struct definition will be removed from here
  6377. * once it get added in FW headers*/
  6378. struct httstats_cmd_req {
  6379. uint32_t config_param0;
  6380. uint32_t config_param1;
  6381. uint32_t config_param2;
  6382. uint32_t config_param3;
  6383. int cookie;
  6384. u_int8_t stats_id;
  6385. };
  6386. /*
  6387. * dp_get_htt_stats: function to process the httstas request
  6388. * @pdev_handle: DP pdev handle
  6389. * @data: pointer to request data
  6390. * @data_len: length for request data
  6391. *
  6392. * return: void
  6393. */
  6394. static void
  6395. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  6396. {
  6397. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6398. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  6399. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  6400. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  6401. req->config_param0, req->config_param1,
  6402. req->config_param2, req->config_param3,
  6403. req->cookie, 0, 0);
  6404. }
  6405. /*
  6406. * dp_set_pdev_param: function to set parameters in pdev
  6407. * @pdev_handle: DP pdev handle
  6408. * @param: parameter type to be set
  6409. * @val: value of parameter to be set
  6410. *
  6411. * return: void
  6412. */
  6413. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  6414. enum cdp_pdev_param_type param, uint8_t val)
  6415. {
  6416. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6417. switch (param) {
  6418. case CDP_CONFIG_DEBUG_SNIFFER:
  6419. dp_config_debug_sniffer(pdev_handle, val);
  6420. break;
  6421. case CDP_CONFIG_BPR_ENABLE:
  6422. dp_set_bpr_enable(pdev_handle, val);
  6423. break;
  6424. case CDP_CONFIG_PRIMARY_RADIO:
  6425. pdev->is_primary = val;
  6426. break;
  6427. default:
  6428. break;
  6429. }
  6430. }
  6431. /*
  6432. * dp_get_vdev_param: function to get parameters from vdev
  6433. * @param: parameter type to get value
  6434. *
  6435. * return: void
  6436. */
  6437. static uint32_t dp_get_vdev_param(struct cdp_vdev *vdev_handle,
  6438. enum cdp_vdev_param_type param)
  6439. {
  6440. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6441. uint32_t val;
  6442. switch (param) {
  6443. case CDP_ENABLE_WDS:
  6444. val = vdev->wds_enabled;
  6445. break;
  6446. case CDP_ENABLE_MEC:
  6447. val = vdev->mec_enabled;
  6448. break;
  6449. case CDP_ENABLE_DA_WAR:
  6450. val = vdev->da_war_enabled;
  6451. break;
  6452. default:
  6453. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6454. "param value %d is wrong\n",
  6455. param);
  6456. val = -1;
  6457. break;
  6458. }
  6459. return val;
  6460. }
  6461. /*
  6462. * dp_set_vdev_param: function to set parameters in vdev
  6463. * @param: parameter type to be set
  6464. * @val: value of parameter to be set
  6465. *
  6466. * return: void
  6467. */
  6468. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  6469. enum cdp_vdev_param_type param, uint32_t val)
  6470. {
  6471. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6472. switch (param) {
  6473. case CDP_ENABLE_WDS:
  6474. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6475. "wds_enable %d for vdev(%p) id(%d)\n",
  6476. val, vdev, vdev->vdev_id);
  6477. vdev->wds_enabled = val;
  6478. break;
  6479. case CDP_ENABLE_MEC:
  6480. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6481. "mec_enable %d for vdev(%p) id(%d)\n",
  6482. val, vdev, vdev->vdev_id);
  6483. vdev->mec_enabled = val;
  6484. break;
  6485. case CDP_ENABLE_DA_WAR:
  6486. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6487. "da_war_enable %d for vdev(%p) id(%d)\n",
  6488. val, vdev, vdev->vdev_id);
  6489. vdev->da_war_enabled = val;
  6490. break;
  6491. case CDP_ENABLE_NAWDS:
  6492. vdev->nawds_enabled = val;
  6493. break;
  6494. case CDP_ENABLE_MCAST_EN:
  6495. vdev->mcast_enhancement_en = val;
  6496. break;
  6497. case CDP_ENABLE_PROXYSTA:
  6498. vdev->proxysta_vdev = val;
  6499. break;
  6500. case CDP_UPDATE_TDLS_FLAGS:
  6501. vdev->tdls_link_connected = val;
  6502. break;
  6503. case CDP_CFG_WDS_AGING_TIMER:
  6504. if (val == 0)
  6505. qdf_timer_stop(&vdev->pdev->soc->wds_aging_timer);
  6506. else if (val != vdev->wds_aging_timer_val)
  6507. qdf_timer_mod(&vdev->pdev->soc->wds_aging_timer, val);
  6508. vdev->wds_aging_timer_val = val;
  6509. break;
  6510. case CDP_ENABLE_AP_BRIDGE:
  6511. if (wlan_op_mode_sta != vdev->opmode)
  6512. vdev->ap_bridge_enabled = val;
  6513. else
  6514. vdev->ap_bridge_enabled = false;
  6515. break;
  6516. case CDP_ENABLE_CIPHER:
  6517. vdev->sec_type = val;
  6518. break;
  6519. case CDP_ENABLE_QWRAP_ISOLATION:
  6520. vdev->isolation_vdev = val;
  6521. break;
  6522. default:
  6523. break;
  6524. }
  6525. dp_tx_vdev_update_search_flags(vdev);
  6526. }
  6527. /**
  6528. * dp_peer_set_nawds: set nawds bit in peer
  6529. * @peer_handle: pointer to peer
  6530. * @value: enable/disable nawds
  6531. *
  6532. * return: void
  6533. */
  6534. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  6535. {
  6536. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6537. peer->nawds_enabled = value;
  6538. }
  6539. /*
  6540. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  6541. * @vdev_handle: DP_VDEV handle
  6542. * @map_id:ID of map that needs to be updated
  6543. *
  6544. * Return: void
  6545. */
  6546. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  6547. uint8_t map_id)
  6548. {
  6549. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6550. vdev->dscp_tid_map_id = map_id;
  6551. return;
  6552. }
  6553. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  6554. * @peer_handle: DP pdev handle
  6555. *
  6556. * return : cdp_pdev_stats pointer
  6557. */
  6558. static struct cdp_pdev_stats*
  6559. dp_txrx_get_pdev_stats(struct cdp_pdev *pdev_handle)
  6560. {
  6561. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6562. dp_aggregate_pdev_stats(pdev);
  6563. return &pdev->stats;
  6564. }
  6565. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  6566. * @peer_handle: DP_PEER handle
  6567. *
  6568. * return : cdp_peer_stats pointer
  6569. */
  6570. static struct cdp_peer_stats*
  6571. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  6572. {
  6573. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6574. qdf_assert(peer);
  6575. return &peer->stats;
  6576. }
  6577. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  6578. * @peer_handle: DP_PEER handle
  6579. *
  6580. * return : void
  6581. */
  6582. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  6583. {
  6584. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6585. qdf_assert(peer);
  6586. qdf_mem_set(&peer->stats, sizeof(peer->stats), 0);
  6587. }
  6588. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  6589. * @vdev_handle: DP_VDEV handle
  6590. * @buf: buffer for vdev stats
  6591. *
  6592. * return : int
  6593. */
  6594. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  6595. bool is_aggregate)
  6596. {
  6597. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6598. struct cdp_vdev_stats *vdev_stats = (struct cdp_vdev_stats *)buf;
  6599. if (is_aggregate)
  6600. dp_aggregate_vdev_stats(vdev, buf);
  6601. else
  6602. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  6603. return 0;
  6604. }
  6605. /*
  6606. * dp_get_total_per(): get total per
  6607. * @pdev_handle: DP_PDEV handle
  6608. *
  6609. * Return: % error rate using retries per packet and success packets
  6610. */
  6611. static int dp_get_total_per(struct cdp_pdev *pdev_handle)
  6612. {
  6613. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6614. dp_aggregate_pdev_stats(pdev);
  6615. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  6616. return 0;
  6617. return ((pdev->stats.tx.retries * 100) /
  6618. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  6619. }
  6620. /*
  6621. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  6622. * @pdev_handle: DP_PDEV handle
  6623. * @buf: to hold pdev_stats
  6624. *
  6625. * Return: int
  6626. */
  6627. static int
  6628. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  6629. {
  6630. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6631. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  6632. struct cdp_txrx_stats_req req = {0,};
  6633. dp_aggregate_pdev_stats(pdev);
  6634. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  6635. req.cookie_val = 1;
  6636. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6637. req.param1, req.param2, req.param3, 0,
  6638. req.cookie_val, 0);
  6639. msleep(DP_MAX_SLEEP_TIME);
  6640. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  6641. req.cookie_val = 1;
  6642. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6643. req.param1, req.param2, req.param3, 0,
  6644. req.cookie_val, 0);
  6645. msleep(DP_MAX_SLEEP_TIME);
  6646. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  6647. return TXRX_STATS_LEVEL;
  6648. }
  6649. /**
  6650. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  6651. * @pdev: DP_PDEV handle
  6652. * @map_id: ID of map that needs to be updated
  6653. * @tos: index value in map
  6654. * @tid: tid value passed by the user
  6655. *
  6656. * Return: void
  6657. */
  6658. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  6659. uint8_t map_id, uint8_t tos, uint8_t tid)
  6660. {
  6661. uint8_t dscp;
  6662. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  6663. struct dp_soc *soc = pdev->soc;
  6664. if (!soc)
  6665. return;
  6666. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  6667. pdev->dscp_tid_map[map_id][dscp] = tid;
  6668. if (map_id < soc->num_hw_dscp_tid_map)
  6669. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  6670. map_id, dscp);
  6671. return;
  6672. }
  6673. /**
  6674. * dp_hmmc_tid_override_en_wifi3(): Function to enable hmmc tid override.
  6675. * @pdev_handle: pdev handle
  6676. * @val: hmmc-dscp flag value
  6677. *
  6678. * Return: void
  6679. */
  6680. static void dp_hmmc_tid_override_en_wifi3(struct cdp_pdev *pdev_handle,
  6681. bool val)
  6682. {
  6683. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6684. pdev->hmmc_tid_override_en = val;
  6685. }
  6686. /**
  6687. * dp_set_hmmc_tid_val_wifi3(): Function to set hmmc tid value.
  6688. * @pdev_handle: pdev handle
  6689. * @tid: tid value
  6690. *
  6691. * Return: void
  6692. */
  6693. static void dp_set_hmmc_tid_val_wifi3(struct cdp_pdev *pdev_handle,
  6694. uint8_t tid)
  6695. {
  6696. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6697. pdev->hmmc_tid = tid;
  6698. }
  6699. /**
  6700. * dp_fw_stats_process(): Process TxRX FW stats request
  6701. * @vdev_handle: DP VDEV handle
  6702. * @req: stats request
  6703. *
  6704. * return: int
  6705. */
  6706. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  6707. struct cdp_txrx_stats_req *req)
  6708. {
  6709. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6710. struct dp_pdev *pdev = NULL;
  6711. uint32_t stats = req->stats;
  6712. uint8_t mac_id = req->mac_id;
  6713. if (!vdev) {
  6714. DP_TRACE(NONE, "VDEV not found");
  6715. return 1;
  6716. }
  6717. pdev = vdev->pdev;
  6718. /*
  6719. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  6720. * from param0 to param3 according to below rule:
  6721. *
  6722. * PARAM:
  6723. * - config_param0 : start_offset (stats type)
  6724. * - config_param1 : stats bmask from start offset
  6725. * - config_param2 : stats bmask from start offset + 32
  6726. * - config_param3 : stats bmask from start offset + 64
  6727. */
  6728. if (req->stats == CDP_TXRX_STATS_0) {
  6729. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  6730. req->param1 = 0xFFFFFFFF;
  6731. req->param2 = 0xFFFFFFFF;
  6732. req->param3 = 0xFFFFFFFF;
  6733. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  6734. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  6735. }
  6736. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  6737. req->param1, req->param2, req->param3,
  6738. 0, 0, mac_id);
  6739. }
  6740. /**
  6741. * dp_txrx_stats_request - function to map to firmware and host stats
  6742. * @vdev: virtual handle
  6743. * @req: stats request
  6744. *
  6745. * Return: QDF_STATUS
  6746. */
  6747. static
  6748. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  6749. struct cdp_txrx_stats_req *req)
  6750. {
  6751. int host_stats;
  6752. int fw_stats;
  6753. enum cdp_stats stats;
  6754. int num_stats;
  6755. if (!vdev || !req) {
  6756. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6757. "Invalid vdev/req instance");
  6758. return QDF_STATUS_E_INVAL;
  6759. }
  6760. stats = req->stats;
  6761. if (stats >= CDP_TXRX_MAX_STATS)
  6762. return QDF_STATUS_E_INVAL;
  6763. /*
  6764. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  6765. * has to be updated if new FW HTT stats added
  6766. */
  6767. if (stats > CDP_TXRX_STATS_HTT_MAX)
  6768. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  6769. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  6770. if (stats >= num_stats) {
  6771. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6772. "%s: Invalid stats option: %d", __func__, stats);
  6773. return QDF_STATUS_E_INVAL;
  6774. }
  6775. req->stats = stats;
  6776. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  6777. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  6778. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6779. "stats: %u fw_stats_type: %d host_stats: %d",
  6780. stats, fw_stats, host_stats);
  6781. if (fw_stats != TXRX_FW_STATS_INVALID) {
  6782. /* update request with FW stats type */
  6783. req->stats = fw_stats;
  6784. return dp_fw_stats_process(vdev, req);
  6785. }
  6786. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  6787. (host_stats <= TXRX_HOST_STATS_MAX))
  6788. return dp_print_host_stats(vdev, req);
  6789. else
  6790. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6791. "Wrong Input for TxRx Stats");
  6792. return QDF_STATUS_SUCCESS;
  6793. }
  6794. /*
  6795. * dp_print_napi_stats(): NAPI stats
  6796. * @soc - soc handle
  6797. */
  6798. static void dp_print_napi_stats(struct dp_soc *soc)
  6799. {
  6800. hif_print_napi_stats(soc->hif_handle);
  6801. }
  6802. /*
  6803. * dp_print_per_ring_stats(): Packet count per ring
  6804. * @soc - soc handle
  6805. */
  6806. static void dp_print_per_ring_stats(struct dp_soc *soc)
  6807. {
  6808. uint8_t ring;
  6809. uint16_t core;
  6810. uint64_t total_packets;
  6811. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  6812. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  6813. total_packets = 0;
  6814. DP_TRACE_STATS(INFO_HIGH,
  6815. "Packets on ring %u:", ring);
  6816. for (core = 0; core < NR_CPUS; core++) {
  6817. DP_TRACE_STATS(INFO_HIGH,
  6818. "Packets arriving on core %u: %llu",
  6819. core,
  6820. soc->stats.rx.ring_packets[core][ring]);
  6821. total_packets += soc->stats.rx.ring_packets[core][ring];
  6822. }
  6823. DP_TRACE_STATS(INFO_HIGH,
  6824. "Total packets on ring %u: %llu",
  6825. ring, total_packets);
  6826. }
  6827. }
  6828. /*
  6829. * dp_txrx_path_stats() - Function to display dump stats
  6830. * @soc - soc handle
  6831. *
  6832. * return: none
  6833. */
  6834. static void dp_txrx_path_stats(struct dp_soc *soc)
  6835. {
  6836. uint8_t error_code;
  6837. uint8_t loop_pdev;
  6838. struct dp_pdev *pdev;
  6839. uint8_t i;
  6840. if (!soc) {
  6841. DP_TRACE(ERROR, "%s: Invalid access",
  6842. __func__);
  6843. return;
  6844. }
  6845. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  6846. pdev = soc->pdev_list[loop_pdev];
  6847. dp_aggregate_pdev_stats(pdev);
  6848. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  6849. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  6850. pdev->stats.tx_i.rcvd.num,
  6851. pdev->stats.tx_i.rcvd.bytes);
  6852. DP_TRACE_STATS(INFO_HIGH,
  6853. "processed from host: %u msdus (%llu bytes)",
  6854. pdev->stats.tx_i.processed.num,
  6855. pdev->stats.tx_i.processed.bytes);
  6856. DP_TRACE_STATS(INFO_HIGH,
  6857. "successfully transmitted: %u msdus (%llu bytes)",
  6858. pdev->stats.tx.tx_success.num,
  6859. pdev->stats.tx.tx_success.bytes);
  6860. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  6861. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  6862. pdev->stats.tx_i.dropped.dropped_pkt.num);
  6863. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  6864. pdev->stats.tx_i.dropped.desc_na.num);
  6865. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  6866. pdev->stats.tx_i.dropped.ring_full);
  6867. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  6868. pdev->stats.tx_i.dropped.enqueue_fail);
  6869. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  6870. pdev->stats.tx_i.dropped.dma_error);
  6871. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  6872. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  6873. pdev->stats.tx.tx_failed);
  6874. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  6875. pdev->stats.tx.dropped.age_out);
  6876. DP_TRACE_STATS(INFO_HIGH, "firmware removed packets: %u",
  6877. pdev->stats.tx.dropped.fw_rem.num);
  6878. DP_TRACE_STATS(INFO_HIGH, "firmware removed bytes: %llu",
  6879. pdev->stats.tx.dropped.fw_rem.bytes);
  6880. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  6881. pdev->stats.tx.dropped.fw_rem_tx);
  6882. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  6883. pdev->stats.tx.dropped.fw_rem_notx);
  6884. DP_TRACE_STATS(INFO_HIGH, "peer_invalid: %u",
  6885. pdev->soc->stats.tx.tx_invalid_peer.num);
  6886. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  6887. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  6888. pdev->stats.tx_comp_histogram.pkts_1);
  6889. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  6890. pdev->stats.tx_comp_histogram.pkts_2_20);
  6891. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  6892. pdev->stats.tx_comp_histogram.pkts_21_40);
  6893. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  6894. pdev->stats.tx_comp_histogram.pkts_41_60);
  6895. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  6896. pdev->stats.tx_comp_histogram.pkts_61_80);
  6897. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  6898. pdev->stats.tx_comp_histogram.pkts_81_100);
  6899. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  6900. pdev->stats.tx_comp_histogram.pkts_101_200);
  6901. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  6902. pdev->stats.tx_comp_histogram.pkts_201_plus);
  6903. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  6904. DP_TRACE_STATS(INFO_HIGH,
  6905. "delivered %u msdus ( %llu bytes),",
  6906. pdev->stats.rx.to_stack.num,
  6907. pdev->stats.rx.to_stack.bytes);
  6908. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  6909. DP_TRACE_STATS(INFO_HIGH,
  6910. "received on reo[%d] %u msdus( %llu bytes),",
  6911. i, pdev->stats.rx.rcvd_reo[i].num,
  6912. pdev->stats.rx.rcvd_reo[i].bytes);
  6913. DP_TRACE_STATS(INFO_HIGH,
  6914. "intra-bss packets %u msdus ( %llu bytes),",
  6915. pdev->stats.rx.intra_bss.pkts.num,
  6916. pdev->stats.rx.intra_bss.pkts.bytes);
  6917. DP_TRACE_STATS(INFO_HIGH,
  6918. "intra-bss fails %u msdus ( %llu bytes),",
  6919. pdev->stats.rx.intra_bss.fail.num,
  6920. pdev->stats.rx.intra_bss.fail.bytes);
  6921. DP_TRACE_STATS(INFO_HIGH,
  6922. "raw packets %u msdus ( %llu bytes),",
  6923. pdev->stats.rx.raw.num,
  6924. pdev->stats.rx.raw.bytes);
  6925. DP_TRACE_STATS(INFO_HIGH, "dropped: error %u msdus",
  6926. pdev->stats.rx.err.mic_err);
  6927. DP_TRACE_STATS(INFO_HIGH, "peer invalid %u",
  6928. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  6929. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  6930. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  6931. pdev->soc->stats.rx.err.invalid_rbm);
  6932. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  6933. pdev->soc->stats.rx.err.hal_ring_access_fail);
  6934. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  6935. error_code++) {
  6936. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  6937. continue;
  6938. DP_TRACE_STATS(INFO_HIGH,
  6939. "Reo error number (%u): %u msdus",
  6940. error_code,
  6941. pdev->soc->stats.rx.err
  6942. .reo_error[error_code]);
  6943. }
  6944. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  6945. error_code++) {
  6946. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  6947. continue;
  6948. DP_TRACE_STATS(INFO_HIGH,
  6949. "Rxdma error number (%u): %u msdus",
  6950. error_code,
  6951. pdev->soc->stats.rx.err
  6952. .rxdma_error[error_code]);
  6953. }
  6954. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  6955. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  6956. pdev->stats.rx_ind_histogram.pkts_1);
  6957. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  6958. pdev->stats.rx_ind_histogram.pkts_2_20);
  6959. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  6960. pdev->stats.rx_ind_histogram.pkts_21_40);
  6961. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  6962. pdev->stats.rx_ind_histogram.pkts_41_60);
  6963. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  6964. pdev->stats.rx_ind_histogram.pkts_61_80);
  6965. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  6966. pdev->stats.rx_ind_histogram.pkts_81_100);
  6967. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  6968. pdev->stats.rx_ind_histogram.pkts_101_200);
  6969. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  6970. pdev->stats.rx_ind_histogram.pkts_201_plus);
  6971. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  6972. __func__,
  6973. pdev->soc->wlan_cfg_ctx
  6974. ->tso_enabled,
  6975. pdev->soc->wlan_cfg_ctx
  6976. ->lro_enabled,
  6977. pdev->soc->wlan_cfg_ctx
  6978. ->rx_hash,
  6979. pdev->soc->wlan_cfg_ctx
  6980. ->napi_enabled);
  6981. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6982. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  6983. __func__,
  6984. pdev->soc->wlan_cfg_ctx
  6985. ->tx_flow_stop_queue_threshold,
  6986. pdev->soc->wlan_cfg_ctx
  6987. ->tx_flow_start_queue_offset);
  6988. #endif
  6989. }
  6990. }
  6991. /*
  6992. * dp_txrx_dump_stats() - Dump statistics
  6993. * @value - Statistics option
  6994. */
  6995. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  6996. enum qdf_stats_verbosity_level level)
  6997. {
  6998. struct dp_soc *soc =
  6999. (struct dp_soc *)psoc;
  7000. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7001. if (!soc) {
  7002. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7003. "%s: soc is NULL", __func__);
  7004. return QDF_STATUS_E_INVAL;
  7005. }
  7006. switch (value) {
  7007. case CDP_TXRX_PATH_STATS:
  7008. dp_txrx_path_stats(soc);
  7009. break;
  7010. case CDP_RX_RING_STATS:
  7011. dp_print_per_ring_stats(soc);
  7012. break;
  7013. case CDP_TXRX_TSO_STATS:
  7014. /* TODO: NOT IMPLEMENTED */
  7015. break;
  7016. case CDP_DUMP_TX_FLOW_POOL_INFO:
  7017. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  7018. break;
  7019. case CDP_DP_NAPI_STATS:
  7020. dp_print_napi_stats(soc);
  7021. break;
  7022. case CDP_TXRX_DESC_STATS:
  7023. /* TODO: NOT IMPLEMENTED */
  7024. break;
  7025. default:
  7026. status = QDF_STATUS_E_INVAL;
  7027. break;
  7028. }
  7029. return status;
  7030. }
  7031. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7032. /**
  7033. * dp_update_flow_control_parameters() - API to store datapath
  7034. * config parameters
  7035. * @soc: soc handle
  7036. * @cfg: ini parameter handle
  7037. *
  7038. * Return: void
  7039. */
  7040. static inline
  7041. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7042. struct cdp_config_params *params)
  7043. {
  7044. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  7045. params->tx_flow_stop_queue_threshold;
  7046. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  7047. params->tx_flow_start_queue_offset;
  7048. }
  7049. #else
  7050. static inline
  7051. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7052. struct cdp_config_params *params)
  7053. {
  7054. }
  7055. #endif
  7056. /**
  7057. * dp_update_config_parameters() - API to store datapath
  7058. * config parameters
  7059. * @soc: soc handle
  7060. * @cfg: ini parameter handle
  7061. *
  7062. * Return: status
  7063. */
  7064. static
  7065. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  7066. struct cdp_config_params *params)
  7067. {
  7068. struct dp_soc *soc = (struct dp_soc *)psoc;
  7069. if (!(soc)) {
  7070. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7071. "%s: Invalid handle", __func__);
  7072. return QDF_STATUS_E_INVAL;
  7073. }
  7074. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  7075. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  7076. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  7077. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  7078. params->tcp_udp_checksumoffload;
  7079. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  7080. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  7081. dp_update_flow_control_parameters(soc, params);
  7082. return QDF_STATUS_SUCCESS;
  7083. }
  7084. /**
  7085. * dp_txrx_set_wds_rx_policy() - API to store datapath
  7086. * config parameters
  7087. * @vdev_handle - datapath vdev handle
  7088. * @cfg: ini parameter handle
  7089. *
  7090. * Return: status
  7091. */
  7092. #ifdef WDS_VENDOR_EXTENSION
  7093. void
  7094. dp_txrx_set_wds_rx_policy(
  7095. struct cdp_vdev *vdev_handle,
  7096. u_int32_t val)
  7097. {
  7098. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7099. struct dp_peer *peer;
  7100. if (vdev->opmode == wlan_op_mode_ap) {
  7101. /* for ap, set it on bss_peer */
  7102. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  7103. if (peer->bss_peer) {
  7104. peer->wds_ecm.wds_rx_filter = 1;
  7105. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7106. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7107. break;
  7108. }
  7109. }
  7110. } else if (vdev->opmode == wlan_op_mode_sta) {
  7111. peer = TAILQ_FIRST(&vdev->peer_list);
  7112. peer->wds_ecm.wds_rx_filter = 1;
  7113. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7114. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7115. }
  7116. }
  7117. /**
  7118. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  7119. *
  7120. * @peer_handle - datapath peer handle
  7121. * @wds_tx_ucast: policy for unicast transmission
  7122. * @wds_tx_mcast: policy for multicast transmission
  7123. *
  7124. * Return: void
  7125. */
  7126. void
  7127. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  7128. int wds_tx_ucast, int wds_tx_mcast)
  7129. {
  7130. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7131. if (wds_tx_ucast || wds_tx_mcast) {
  7132. peer->wds_enabled = 1;
  7133. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  7134. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  7135. } else {
  7136. peer->wds_enabled = 0;
  7137. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  7138. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  7139. }
  7140. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7141. FL("Policy Update set to :\
  7142. peer->wds_enabled %d\
  7143. peer->wds_ecm.wds_tx_ucast_4addr %d\
  7144. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  7145. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  7146. peer->wds_ecm.wds_tx_mcast_4addr);
  7147. return;
  7148. }
  7149. #endif
  7150. static struct cdp_wds_ops dp_ops_wds = {
  7151. .vdev_set_wds = dp_vdev_set_wds,
  7152. #ifdef WDS_VENDOR_EXTENSION
  7153. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  7154. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  7155. #endif
  7156. };
  7157. /*
  7158. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  7159. * @vdev_handle - datapath vdev handle
  7160. * @callback - callback function
  7161. * @ctxt: callback context
  7162. *
  7163. */
  7164. static void
  7165. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  7166. ol_txrx_data_tx_cb callback, void *ctxt)
  7167. {
  7168. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7169. vdev->tx_non_std_data_callback.func = callback;
  7170. vdev->tx_non_std_data_callback.ctxt = ctxt;
  7171. }
  7172. /**
  7173. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  7174. * @pdev_hdl: datapath pdev handle
  7175. *
  7176. * Return: opaque pointer to dp txrx handle
  7177. */
  7178. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  7179. {
  7180. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7181. return pdev->dp_txrx_handle;
  7182. }
  7183. /**
  7184. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  7185. * @pdev_hdl: datapath pdev handle
  7186. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  7187. *
  7188. * Return: void
  7189. */
  7190. static void
  7191. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  7192. {
  7193. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7194. pdev->dp_txrx_handle = dp_txrx_hdl;
  7195. }
  7196. /**
  7197. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  7198. * @soc_handle: datapath soc handle
  7199. *
  7200. * Return: opaque pointer to external dp (non-core DP)
  7201. */
  7202. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  7203. {
  7204. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7205. return soc->external_txrx_handle;
  7206. }
  7207. /**
  7208. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  7209. * @soc_handle: datapath soc handle
  7210. * @txrx_handle: opaque pointer to external dp (non-core DP)
  7211. *
  7212. * Return: void
  7213. */
  7214. static void
  7215. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  7216. {
  7217. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7218. soc->external_txrx_handle = txrx_handle;
  7219. }
  7220. /**
  7221. * dp_get_cfg_capabilities() - get dp capabilities
  7222. * @soc_handle: datapath soc handle
  7223. * @dp_caps: enum for dp capabilities
  7224. *
  7225. * Return: bool to determine if dp caps is enabled
  7226. */
  7227. static bool
  7228. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  7229. enum cdp_capabilities dp_caps)
  7230. {
  7231. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7232. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  7233. }
  7234. #ifdef FEATURE_AST
  7235. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  7236. {
  7237. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  7238. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  7239. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7240. /*
  7241. * For BSS peer, new peer is not created on alloc_node if the
  7242. * peer with same address already exists , instead refcnt is
  7243. * increased for existing peer. Correspondingly in delete path,
  7244. * only refcnt is decreased; and peer is only deleted , when all
  7245. * references are deleted. So delete_in_progress should not be set
  7246. * for bss_peer, unless only 2 reference remains (peer map reference
  7247. * and peer hash table reference).
  7248. */
  7249. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  7250. return;
  7251. }
  7252. peer->delete_in_progress = true;
  7253. dp_peer_delete_ast_entries(soc, peer);
  7254. }
  7255. #endif
  7256. #ifdef ATH_SUPPORT_NAC_RSSI
  7257. /**
  7258. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  7259. * @vdev_hdl: DP vdev handle
  7260. * @rssi: rssi value
  7261. *
  7262. * Return: 0 for success. nonzero for failure.
  7263. */
  7264. QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  7265. char *mac_addr,
  7266. uint8_t *rssi)
  7267. {
  7268. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  7269. struct dp_pdev *pdev = vdev->pdev;
  7270. struct dp_neighbour_peer *peer = NULL;
  7271. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  7272. *rssi = 0;
  7273. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  7274. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  7275. neighbour_peer_list_elem) {
  7276. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  7277. mac_addr, DP_MAC_ADDR_LEN) == 0) {
  7278. *rssi = peer->rssi;
  7279. status = QDF_STATUS_SUCCESS;
  7280. break;
  7281. }
  7282. }
  7283. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  7284. return status;
  7285. }
  7286. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  7287. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  7288. uint8_t chan_num)
  7289. {
  7290. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7291. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  7292. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7293. pdev->nac_rssi_filtering = 1;
  7294. /* Store address of NAC (neighbour peer) which will be checked
  7295. * against TA of received packets.
  7296. */
  7297. if (cmd == CDP_NAC_PARAM_ADD) {
  7298. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  7299. client_macaddr);
  7300. } else if (cmd == CDP_NAC_PARAM_DEL) {
  7301. dp_update_filter_neighbour_peers(vdev_handle,
  7302. DP_NAC_PARAM_DEL,
  7303. client_macaddr);
  7304. }
  7305. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  7306. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  7307. ((void *)vdev->pdev->ctrl_pdev,
  7308. vdev->vdev_id, cmd, bssid);
  7309. return QDF_STATUS_SUCCESS;
  7310. }
  7311. #endif
  7312. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  7313. uint32_t max_peers,
  7314. bool peer_map_unmap_v2)
  7315. {
  7316. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7317. soc->max_peers = max_peers;
  7318. qdf_print ("%s max_peers %u\n", __func__, max_peers);
  7319. if (dp_peer_find_attach(soc))
  7320. return QDF_STATUS_E_FAILURE;
  7321. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  7322. return QDF_STATUS_SUCCESS;
  7323. }
  7324. /**
  7325. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  7326. * @dp_pdev: dp pdev handle
  7327. * @ctrl_pdev: UMAC ctrl pdev handle
  7328. *
  7329. * Return: void
  7330. */
  7331. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  7332. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  7333. {
  7334. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  7335. pdev->ctrl_pdev = ctrl_pdev;
  7336. }
  7337. /*
  7338. * dp_get_cfg() - get dp cfg
  7339. * @soc: cdp soc handle
  7340. * @cfg: cfg enum
  7341. *
  7342. * Return: cfg value
  7343. */
  7344. static uint32_t dp_get_cfg(void *soc, enum cdp_dp_cfg cfg)
  7345. {
  7346. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  7347. uint32_t value = 0;
  7348. switch (cfg) {
  7349. case cfg_dp_enable_data_stall:
  7350. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  7351. break;
  7352. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  7353. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  7354. break;
  7355. case cfg_dp_tso_enable:
  7356. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  7357. break;
  7358. case cfg_dp_lro_enable:
  7359. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  7360. break;
  7361. case cfg_dp_gro_enable:
  7362. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  7363. break;
  7364. case cfg_dp_tx_flow_start_queue_offset:
  7365. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  7366. break;
  7367. case cfg_dp_tx_flow_stop_queue_threshold:
  7368. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  7369. break;
  7370. case cfg_dp_disable_intra_bss_fwd:
  7371. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  7372. break;
  7373. default:
  7374. value = 0;
  7375. }
  7376. return value;
  7377. }
  7378. static struct cdp_cmn_ops dp_ops_cmn = {
  7379. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  7380. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  7381. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  7382. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  7383. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  7384. .txrx_peer_create = dp_peer_create_wifi3,
  7385. .txrx_peer_setup = dp_peer_setup_wifi3,
  7386. #ifdef FEATURE_AST
  7387. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  7388. #else
  7389. .txrx_peer_teardown = NULL,
  7390. #endif
  7391. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  7392. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  7393. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  7394. .txrx_peer_ast_hash_find_soc = dp_peer_ast_hash_find_soc_wifi3,
  7395. .txrx_peer_ast_hash_find_by_pdevid =
  7396. dp_peer_ast_hash_find_by_pdevid_wifi3,
  7397. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  7398. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  7399. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  7400. .txrx_peer_ast_get_type = dp_peer_ast_get_type_wifi3,
  7401. .txrx_peer_ast_get_peer = dp_peer_ast_get_peer_wifi3,
  7402. .txrx_peer_ast_get_nexthop_peer_id =
  7403. dp_peer_ast_get_nexhop_peer_id_wifi3,
  7404. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  7405. .txrx_peer_ast_set_cp_ctx = dp_peer_ast_set_cp_ctx_wifi3,
  7406. .txrx_peer_ast_get_cp_ctx = dp_peer_ast_get_cp_ctx_wifi3,
  7407. .txrx_peer_ast_get_wmi_sent = dp_peer_ast_get_wmi_sent_wifi3,
  7408. .txrx_peer_ast_free_entry = dp_peer_ast_free_entry_wifi3,
  7409. #endif
  7410. .txrx_peer_delete = dp_peer_delete_wifi3,
  7411. .txrx_vdev_register = dp_vdev_register_wifi3,
  7412. .txrx_soc_detach = dp_soc_detach_wifi3,
  7413. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  7414. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  7415. .txrx_get_mon_vdev_from_pdev = dp_get_mon_vdev_from_pdev_wifi3,
  7416. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  7417. .txrx_ath_getstats = dp_get_device_stats,
  7418. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  7419. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  7420. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  7421. .delba_process = dp_delba_process_wifi3,
  7422. .set_addba_response = dp_set_addba_response,
  7423. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  7424. .flush_cache_rx_queue = NULL,
  7425. /* TODO: get API's for dscp-tid need to be added*/
  7426. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  7427. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  7428. .hmmc_tid_override_en = dp_hmmc_tid_override_en_wifi3,
  7429. .set_hmmc_tid_val = dp_set_hmmc_tid_val_wifi3,
  7430. .txrx_get_total_per = dp_get_total_per,
  7431. .txrx_stats_request = dp_txrx_stats_request,
  7432. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  7433. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  7434. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  7435. .txrx_set_nac = dp_set_nac,
  7436. .txrx_get_tx_pending = dp_get_tx_pending,
  7437. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  7438. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  7439. .display_stats = dp_txrx_dump_stats,
  7440. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  7441. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  7442. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  7443. .txrx_intr_detach = dp_soc_interrupt_detach,
  7444. .set_pn_check = dp_set_pn_check_wifi3,
  7445. .update_config_parameters = dp_update_config_parameters,
  7446. /* TODO: Add other functions */
  7447. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  7448. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  7449. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  7450. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  7451. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  7452. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  7453. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  7454. .tx_send = dp_tx_send,
  7455. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  7456. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  7457. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  7458. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  7459. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  7460. .txrx_get_os_rx_handles_from_vdev =
  7461. dp_get_os_rx_handles_from_vdev_wifi3,
  7462. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  7463. .get_dp_capabilities = dp_get_cfg_capabilities,
  7464. .txrx_get_cfg = dp_get_cfg,
  7465. };
  7466. static struct cdp_ctrl_ops dp_ops_ctrl = {
  7467. .txrx_peer_authorize = dp_peer_authorize,
  7468. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  7469. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  7470. #ifdef MESH_MODE_SUPPORT
  7471. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  7472. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  7473. #endif
  7474. .txrx_set_vdev_param = dp_set_vdev_param,
  7475. .txrx_peer_set_nawds = dp_peer_set_nawds,
  7476. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  7477. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  7478. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  7479. .txrx_update_filter_neighbour_peers =
  7480. dp_update_filter_neighbour_peers,
  7481. .txrx_get_sec_type = dp_get_sec_type,
  7482. /* TODO: Add other functions */
  7483. .txrx_wdi_event_sub = dp_wdi_event_sub,
  7484. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  7485. #ifdef WDI_EVENT_ENABLE
  7486. .txrx_get_pldev = dp_get_pldev,
  7487. #endif
  7488. .txrx_set_pdev_param = dp_set_pdev_param,
  7489. #ifdef ATH_SUPPORT_NAC_RSSI
  7490. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  7491. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  7492. #endif
  7493. .set_key = dp_set_michael_key,
  7494. .txrx_get_vdev_param = dp_get_vdev_param,
  7495. };
  7496. static struct cdp_me_ops dp_ops_me = {
  7497. #ifdef ATH_SUPPORT_IQUE
  7498. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  7499. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  7500. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  7501. #endif
  7502. .tx_me_find_ast_entry = NULL,
  7503. };
  7504. static struct cdp_mon_ops dp_ops_mon = {
  7505. .txrx_monitor_set_filter_ucast_data = NULL,
  7506. .txrx_monitor_set_filter_mcast_data = NULL,
  7507. .txrx_monitor_set_filter_non_data = NULL,
  7508. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  7509. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  7510. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  7511. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  7512. /* Added support for HK advance filter */
  7513. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  7514. };
  7515. static struct cdp_host_stats_ops dp_ops_host_stats = {
  7516. .txrx_per_peer_stats = dp_get_host_peer_stats,
  7517. .get_fw_peer_stats = dp_get_fw_peer_stats,
  7518. .get_htt_stats = dp_get_htt_stats,
  7519. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  7520. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  7521. .txrx_stats_publish = dp_txrx_stats_publish,
  7522. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  7523. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  7524. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  7525. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  7526. /* TODO */
  7527. };
  7528. static struct cdp_raw_ops dp_ops_raw = {
  7529. /* TODO */
  7530. };
  7531. #ifdef CONFIG_WIN
  7532. static struct cdp_pflow_ops dp_ops_pflow = {
  7533. /* TODO */
  7534. };
  7535. #endif /* CONFIG_WIN */
  7536. #ifdef FEATURE_RUNTIME_PM
  7537. /**
  7538. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  7539. * @opaque_pdev: DP pdev context
  7540. *
  7541. * DP is ready to runtime suspend if there are no pending TX packets.
  7542. *
  7543. * Return: QDF_STATUS
  7544. */
  7545. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  7546. {
  7547. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7548. struct dp_soc *soc = pdev->soc;
  7549. /* Abort if there are any pending TX packets */
  7550. if (dp_get_tx_pending(opaque_pdev) > 0) {
  7551. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7552. FL("Abort suspend due to pending TX packets"));
  7553. return QDF_STATUS_E_AGAIN;
  7554. }
  7555. if (soc->intr_mode == DP_INTR_POLL)
  7556. qdf_timer_stop(&soc->int_timer);
  7557. return QDF_STATUS_SUCCESS;
  7558. }
  7559. /**
  7560. * dp_runtime_resume() - ensure DP is ready to runtime resume
  7561. * @opaque_pdev: DP pdev context
  7562. *
  7563. * Resume DP for runtime PM.
  7564. *
  7565. * Return: QDF_STATUS
  7566. */
  7567. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  7568. {
  7569. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7570. struct dp_soc *soc = pdev->soc;
  7571. void *hal_srng;
  7572. int i;
  7573. if (soc->intr_mode == DP_INTR_POLL)
  7574. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  7575. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  7576. hal_srng = soc->tcl_data_ring[i].hal_srng;
  7577. if (hal_srng) {
  7578. /* We actually only need to acquire the lock */
  7579. hal_srng_access_start(soc->hal_soc, hal_srng);
  7580. /* Update SRC ring head pointer for HW to send
  7581. all pending packets */
  7582. hal_srng_access_end(soc->hal_soc, hal_srng);
  7583. }
  7584. }
  7585. return QDF_STATUS_SUCCESS;
  7586. }
  7587. #endif /* FEATURE_RUNTIME_PM */
  7588. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  7589. {
  7590. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7591. struct dp_soc *soc = pdev->soc;
  7592. if (soc->intr_mode == DP_INTR_POLL)
  7593. qdf_timer_stop(&soc->int_timer);
  7594. return QDF_STATUS_SUCCESS;
  7595. }
  7596. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  7597. {
  7598. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7599. struct dp_soc *soc = pdev->soc;
  7600. if (soc->intr_mode == DP_INTR_POLL)
  7601. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  7602. return QDF_STATUS_SUCCESS;
  7603. }
  7604. #ifndef CONFIG_WIN
  7605. static struct cdp_misc_ops dp_ops_misc = {
  7606. .tx_non_std = dp_tx_non_std,
  7607. .get_opmode = dp_get_opmode,
  7608. #ifdef FEATURE_RUNTIME_PM
  7609. .runtime_suspend = dp_runtime_suspend,
  7610. .runtime_resume = dp_runtime_resume,
  7611. #endif /* FEATURE_RUNTIME_PM */
  7612. .pkt_log_init = dp_pkt_log_init,
  7613. .pkt_log_con_service = dp_pkt_log_con_service,
  7614. };
  7615. static struct cdp_flowctl_ops dp_ops_flowctl = {
  7616. /* WIFI 3.0 DP implement as required. */
  7617. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7618. .flow_pool_map_handler = dp_tx_flow_pool_map,
  7619. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  7620. .register_pause_cb = dp_txrx_register_pause_cb,
  7621. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  7622. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  7623. };
  7624. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  7625. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7626. };
  7627. #ifdef IPA_OFFLOAD
  7628. static struct cdp_ipa_ops dp_ops_ipa = {
  7629. .ipa_get_resource = dp_ipa_get_resource,
  7630. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  7631. .ipa_op_response = dp_ipa_op_response,
  7632. .ipa_register_op_cb = dp_ipa_register_op_cb,
  7633. .ipa_get_stat = dp_ipa_get_stat,
  7634. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  7635. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  7636. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  7637. .ipa_setup = dp_ipa_setup,
  7638. .ipa_cleanup = dp_ipa_cleanup,
  7639. .ipa_setup_iface = dp_ipa_setup_iface,
  7640. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  7641. .ipa_enable_pipes = dp_ipa_enable_pipes,
  7642. .ipa_disable_pipes = dp_ipa_disable_pipes,
  7643. .ipa_set_perf_level = dp_ipa_set_perf_level
  7644. };
  7645. #endif
  7646. static struct cdp_bus_ops dp_ops_bus = {
  7647. .bus_suspend = dp_bus_suspend,
  7648. .bus_resume = dp_bus_resume
  7649. };
  7650. static struct cdp_ocb_ops dp_ops_ocb = {
  7651. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7652. };
  7653. static struct cdp_throttle_ops dp_ops_throttle = {
  7654. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7655. };
  7656. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  7657. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7658. };
  7659. static struct cdp_cfg_ops dp_ops_cfg = {
  7660. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7661. };
  7662. /*
  7663. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  7664. * @dev: physical device instance
  7665. * @peer_mac_addr: peer mac address
  7666. * @local_id: local id for the peer
  7667. * @debug_id: to track enum peer access
  7668. *
  7669. * Return: peer instance pointer
  7670. */
  7671. static inline void *
  7672. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, uint8_t *peer_mac_addr,
  7673. uint8_t *local_id,
  7674. enum peer_debug_id_type debug_id)
  7675. {
  7676. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  7677. struct dp_peer *peer;
  7678. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  7679. if (!peer)
  7680. return NULL;
  7681. *local_id = peer->local_id;
  7682. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  7683. return peer;
  7684. }
  7685. /*
  7686. * dp_peer_release_ref - release peer ref count
  7687. * @peer: peer handle
  7688. * @debug_id: to track enum peer access
  7689. *
  7690. * Return: None
  7691. */
  7692. static inline
  7693. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  7694. {
  7695. dp_peer_unref_delete(peer);
  7696. }
  7697. static struct cdp_peer_ops dp_ops_peer = {
  7698. .register_peer = dp_register_peer,
  7699. .clear_peer = dp_clear_peer,
  7700. .find_peer_by_addr = dp_find_peer_by_addr,
  7701. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  7702. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  7703. .peer_release_ref = dp_peer_release_ref,
  7704. .local_peer_id = dp_local_peer_id,
  7705. .peer_find_by_local_id = dp_peer_find_by_local_id,
  7706. .peer_state_update = dp_peer_state_update,
  7707. .get_vdevid = dp_get_vdevid,
  7708. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  7709. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  7710. .get_vdev_for_peer = dp_get_vdev_for_peer,
  7711. .get_peer_state = dp_get_peer_state,
  7712. };
  7713. #endif
  7714. static struct cdp_ops dp_txrx_ops = {
  7715. .cmn_drv_ops = &dp_ops_cmn,
  7716. .ctrl_ops = &dp_ops_ctrl,
  7717. .me_ops = &dp_ops_me,
  7718. .mon_ops = &dp_ops_mon,
  7719. .host_stats_ops = &dp_ops_host_stats,
  7720. .wds_ops = &dp_ops_wds,
  7721. .raw_ops = &dp_ops_raw,
  7722. #ifdef CONFIG_WIN
  7723. .pflow_ops = &dp_ops_pflow,
  7724. #endif /* CONFIG_WIN */
  7725. #ifndef CONFIG_WIN
  7726. .misc_ops = &dp_ops_misc,
  7727. .cfg_ops = &dp_ops_cfg,
  7728. .flowctl_ops = &dp_ops_flowctl,
  7729. .l_flowctl_ops = &dp_ops_l_flowctl,
  7730. #ifdef IPA_OFFLOAD
  7731. .ipa_ops = &dp_ops_ipa,
  7732. #endif
  7733. .bus_ops = &dp_ops_bus,
  7734. .ocb_ops = &dp_ops_ocb,
  7735. .peer_ops = &dp_ops_peer,
  7736. .throttle_ops = &dp_ops_throttle,
  7737. .mob_stats_ops = &dp_ops_mob_stats,
  7738. #endif
  7739. };
  7740. /*
  7741. * dp_soc_set_txrx_ring_map()
  7742. * @dp_soc: DP handler for soc
  7743. *
  7744. * Return: Void
  7745. */
  7746. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  7747. {
  7748. uint32_t i;
  7749. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  7750. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  7751. }
  7752. }
  7753. #ifdef QCA_WIFI_QCA8074
  7754. /**
  7755. * dp_soc_attach_wifi3() - Attach txrx SOC
  7756. * @ctrl_psoc: Opaque SOC handle from control plane
  7757. * @htc_handle: Opaque HTC handle
  7758. * @hif_handle: Opaque HIF handle
  7759. * @qdf_osdev: QDF device
  7760. * @ol_ops: Offload Operations
  7761. * @device_id: Device ID
  7762. *
  7763. * Return: DP SOC handle on success, NULL on failure
  7764. */
  7765. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  7766. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  7767. struct ol_if_ops *ol_ops, uint16_t device_id)
  7768. {
  7769. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  7770. int target_type;
  7771. int int_ctx;
  7772. if (!soc) {
  7773. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7774. FL("DP SOC memory allocation failed"));
  7775. goto fail0;
  7776. }
  7777. int_ctx = 0;
  7778. soc->device_id = device_id;
  7779. soc->cdp_soc.ops = &dp_txrx_ops;
  7780. soc->cdp_soc.ol_ops = ol_ops;
  7781. soc->ctrl_psoc = ctrl_psoc;
  7782. soc->osdev = qdf_osdev;
  7783. soc->hif_handle = hif_handle;
  7784. soc->hal_soc = hif_get_hal_handle(hif_handle);
  7785. soc->htt_handle = htt_soc_attach(soc, ctrl_psoc, htc_handle,
  7786. soc->hal_soc, qdf_osdev);
  7787. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  7788. if (!soc->htt_handle) {
  7789. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7790. FL("HTT attach failed"));
  7791. goto fail1;
  7792. }
  7793. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  7794. if (!soc->wlan_cfg_ctx) {
  7795. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7796. FL("wlan_cfg_soc_attach failed"));
  7797. goto fail2;
  7798. }
  7799. target_type = hal_get_target_type(soc->hal_soc);
  7800. switch (target_type) {
  7801. case TARGET_TYPE_QCA6290:
  7802. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7803. REO_DST_RING_SIZE_QCA6290);
  7804. soc->ast_override_support = 1;
  7805. break;
  7806. #ifdef QCA_WIFI_QCA6390
  7807. case TARGET_TYPE_QCA6390:
  7808. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7809. REO_DST_RING_SIZE_QCA6290);
  7810. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  7811. soc->ast_override_support = 1;
  7812. if (con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  7813. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  7814. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  7815. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  7816. }
  7817. }
  7818. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  7819. break;
  7820. #endif
  7821. case TARGET_TYPE_QCA8074:
  7822. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7823. REO_DST_RING_SIZE_QCA8074);
  7824. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  7825. soc->hw_nac_monitor_support = 1;
  7826. break;
  7827. case TARGET_TYPE_QCA8074V2:
  7828. case TARGET_TYPE_QCA6018:
  7829. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7830. REO_DST_RING_SIZE_QCA8074);
  7831. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  7832. soc->hw_nac_monitor_support = 1;
  7833. soc->ast_override_support = 1;
  7834. soc->per_tid_basize_max_tid = 8;
  7835. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  7836. break;
  7837. default:
  7838. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  7839. qdf_assert_always(0);
  7840. break;
  7841. }
  7842. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  7843. cfg_get(ctrl_psoc, CFG_DP_RX_HASH));
  7844. soc->cce_disable = false;
  7845. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  7846. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  7847. CDP_CFG_MAX_PEER_ID);
  7848. if (ret != -EINVAL) {
  7849. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  7850. }
  7851. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  7852. CDP_CFG_CCE_DISABLE);
  7853. if (ret == 1)
  7854. soc->cce_disable = true;
  7855. }
  7856. qdf_spinlock_create(&soc->peer_ref_mutex);
  7857. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  7858. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  7859. /* fill the tx/rx cpu ring map*/
  7860. dp_soc_set_txrx_ring_map(soc);
  7861. qdf_spinlock_create(&soc->htt_stats.lock);
  7862. /* initialize work queue for stats processing */
  7863. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  7864. return (void *)soc;
  7865. fail2:
  7866. htt_soc_detach(soc->htt_handle);
  7867. fail1:
  7868. qdf_mem_free(soc);
  7869. fail0:
  7870. return NULL;
  7871. }
  7872. #endif
  7873. /*
  7874. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  7875. *
  7876. * @soc: handle to DP soc
  7877. * @mac_id: MAC id
  7878. *
  7879. * Return: Return pdev corresponding to MAC
  7880. */
  7881. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  7882. {
  7883. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  7884. return soc->pdev_list[mac_id];
  7885. /* Typically for MCL as there only 1 PDEV*/
  7886. return soc->pdev_list[0];
  7887. }
  7888. /*
  7889. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  7890. * @soc: DP SoC context
  7891. * @max_mac_rings: No of MAC rings
  7892. *
  7893. * Return: None
  7894. */
  7895. static
  7896. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  7897. int *max_mac_rings)
  7898. {
  7899. bool dbs_enable = false;
  7900. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  7901. dbs_enable = soc->cdp_soc.ol_ops->
  7902. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  7903. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  7904. }
  7905. /*
  7906. * dp_set_pktlog_wifi3() - attach txrx vdev
  7907. * @pdev: Datapath PDEV handle
  7908. * @event: which event's notifications are being subscribed to
  7909. * @enable: WDI event subscribe or not. (True or False)
  7910. *
  7911. * Return: Success, NULL on failure
  7912. */
  7913. #ifdef WDI_EVENT_ENABLE
  7914. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  7915. bool enable)
  7916. {
  7917. struct dp_soc *soc = pdev->soc;
  7918. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  7919. int max_mac_rings = wlan_cfg_get_num_mac_rings
  7920. (pdev->wlan_cfg_ctx);
  7921. uint8_t mac_id = 0;
  7922. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  7923. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  7924. FL("Max_mac_rings %d "),
  7925. max_mac_rings);
  7926. if (enable) {
  7927. switch (event) {
  7928. case WDI_EVENT_RX_DESC:
  7929. if (pdev->monitor_vdev) {
  7930. /* Nothing needs to be done if monitor mode is
  7931. * enabled
  7932. */
  7933. return 0;
  7934. }
  7935. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  7936. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  7937. htt_tlv_filter.mpdu_start = 1;
  7938. htt_tlv_filter.msdu_start = 1;
  7939. htt_tlv_filter.msdu_end = 1;
  7940. htt_tlv_filter.mpdu_end = 1;
  7941. htt_tlv_filter.packet_header = 1;
  7942. htt_tlv_filter.attention = 1;
  7943. htt_tlv_filter.ppdu_start = 1;
  7944. htt_tlv_filter.ppdu_end = 1;
  7945. htt_tlv_filter.ppdu_end_user_stats = 1;
  7946. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7947. htt_tlv_filter.ppdu_end_status_done = 1;
  7948. htt_tlv_filter.enable_fp = 1;
  7949. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7950. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7951. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7952. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7953. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7954. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7955. for (mac_id = 0; mac_id < max_mac_rings;
  7956. mac_id++) {
  7957. int mac_for_pdev =
  7958. dp_get_mac_id_for_pdev(mac_id,
  7959. pdev->pdev_id);
  7960. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7961. mac_for_pdev,
  7962. pdev->rxdma_mon_status_ring[mac_id]
  7963. .hal_srng,
  7964. RXDMA_MONITOR_STATUS,
  7965. RX_BUFFER_SIZE,
  7966. &htt_tlv_filter);
  7967. }
  7968. if (soc->reap_timer_init)
  7969. qdf_timer_mod(&soc->mon_reap_timer,
  7970. DP_INTR_POLL_TIMER_MS);
  7971. }
  7972. break;
  7973. case WDI_EVENT_LITE_RX:
  7974. if (pdev->monitor_vdev) {
  7975. /* Nothing needs to be done if monitor mode is
  7976. * enabled
  7977. */
  7978. return 0;
  7979. }
  7980. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  7981. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  7982. htt_tlv_filter.ppdu_start = 1;
  7983. htt_tlv_filter.ppdu_end = 1;
  7984. htt_tlv_filter.ppdu_end_user_stats = 1;
  7985. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7986. htt_tlv_filter.ppdu_end_status_done = 1;
  7987. htt_tlv_filter.mpdu_start = 1;
  7988. htt_tlv_filter.enable_fp = 1;
  7989. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7990. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7991. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7992. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7993. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7994. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7995. for (mac_id = 0; mac_id < max_mac_rings;
  7996. mac_id++) {
  7997. int mac_for_pdev =
  7998. dp_get_mac_id_for_pdev(mac_id,
  7999. pdev->pdev_id);
  8000. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8001. mac_for_pdev,
  8002. pdev->rxdma_mon_status_ring[mac_id]
  8003. .hal_srng,
  8004. RXDMA_MONITOR_STATUS,
  8005. RX_BUFFER_SIZE_PKTLOG_LITE,
  8006. &htt_tlv_filter);
  8007. }
  8008. if (soc->reap_timer_init)
  8009. qdf_timer_mod(&soc->mon_reap_timer,
  8010. DP_INTR_POLL_TIMER_MS);
  8011. }
  8012. break;
  8013. case WDI_EVENT_LITE_T2H:
  8014. if (pdev->monitor_vdev) {
  8015. /* Nothing needs to be done if monitor mode is
  8016. * enabled
  8017. */
  8018. return 0;
  8019. }
  8020. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8021. int mac_for_pdev = dp_get_mac_id_for_pdev(
  8022. mac_id, pdev->pdev_id);
  8023. pdev->pktlog_ppdu_stats = true;
  8024. dp_h2t_cfg_stats_msg_send(pdev,
  8025. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  8026. mac_for_pdev);
  8027. }
  8028. break;
  8029. default:
  8030. /* Nothing needs to be done for other pktlog types */
  8031. break;
  8032. }
  8033. } else {
  8034. switch (event) {
  8035. case WDI_EVENT_RX_DESC:
  8036. case WDI_EVENT_LITE_RX:
  8037. if (pdev->monitor_vdev) {
  8038. /* Nothing needs to be done if monitor mode is
  8039. * enabled
  8040. */
  8041. return 0;
  8042. }
  8043. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  8044. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  8045. for (mac_id = 0; mac_id < max_mac_rings;
  8046. mac_id++) {
  8047. int mac_for_pdev =
  8048. dp_get_mac_id_for_pdev(mac_id,
  8049. pdev->pdev_id);
  8050. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8051. mac_for_pdev,
  8052. pdev->rxdma_mon_status_ring[mac_id]
  8053. .hal_srng,
  8054. RXDMA_MONITOR_STATUS,
  8055. RX_BUFFER_SIZE,
  8056. &htt_tlv_filter);
  8057. }
  8058. if (soc->reap_timer_init)
  8059. qdf_timer_stop(&soc->mon_reap_timer);
  8060. }
  8061. break;
  8062. case WDI_EVENT_LITE_T2H:
  8063. if (pdev->monitor_vdev) {
  8064. /* Nothing needs to be done if monitor mode is
  8065. * enabled
  8066. */
  8067. return 0;
  8068. }
  8069. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  8070. * passing value 0. Once these macros will define in htt
  8071. * header file will use proper macros
  8072. */
  8073. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8074. int mac_for_pdev =
  8075. dp_get_mac_id_for_pdev(mac_id,
  8076. pdev->pdev_id);
  8077. pdev->pktlog_ppdu_stats = false;
  8078. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  8079. dp_h2t_cfg_stats_msg_send(pdev, 0,
  8080. mac_for_pdev);
  8081. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  8082. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  8083. mac_for_pdev);
  8084. } else if (pdev->enhanced_stats_en) {
  8085. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  8086. mac_for_pdev);
  8087. }
  8088. }
  8089. break;
  8090. default:
  8091. /* Nothing needs to be done for other pktlog types */
  8092. break;
  8093. }
  8094. }
  8095. return 0;
  8096. }
  8097. #endif