dp_main.c 209 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_api.h>
  24. #include <hif.h>
  25. #include <htt.h>
  26. #include <wdi_event.h>
  27. #include <queue.h>
  28. #include "dp_htt.h"
  29. #include "dp_types.h"
  30. #include "dp_internal.h"
  31. #include "dp_tx.h"
  32. #include "dp_tx_desc.h"
  33. #include "dp_rx.h"
  34. #include <cdp_txrx_handle.h>
  35. #include <wlan_cfg.h>
  36. #include "cdp_txrx_cmn_struct.h"
  37. #include "cdp_txrx_stats_struct.h"
  38. #include <qdf_util.h>
  39. #include "dp_peer.h"
  40. #include "dp_rx_mon.h"
  41. #include "htt_stats.h"
  42. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  43. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  44. #include "cdp_txrx_flow_ctrl_v2.h"
  45. #else
  46. static inline void
  47. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  48. {
  49. return;
  50. }
  51. #endif
  52. #include "dp_ipa.h"
  53. #ifdef CONFIG_MCL
  54. static void dp_service_mon_rings(void *arg);
  55. #ifndef REMOVE_PKT_LOG
  56. #include <pktlog_ac_api.h>
  57. #include <pktlog_ac.h>
  58. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn);
  59. #endif
  60. #endif
  61. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  62. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  63. uint8_t *peer_mac_addr);
  64. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  65. #define DP_INTR_POLL_TIMER_MS 10
  66. #define DP_WDS_AGING_TIMER_DEFAULT_MS 120000
  67. #define DP_MCS_LENGTH (6*MAX_MCS)
  68. #define DP_NSS_LENGTH (6*SS_COUNT)
  69. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  70. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  71. #define DP_MAX_MCS_STRING_LEN 30
  72. #define DP_CURR_FW_STATS_AVAIL 19
  73. #define DP_HTT_DBG_EXT_STATS_MAX 256
  74. #define DP_MAX_SLEEP_TIME 100
  75. #ifdef IPA_OFFLOAD
  76. /* Exclude IPA rings from the interrupt context */
  77. #define TX_RING_MASK_VAL 0xb
  78. #define RX_RING_MASK_VAL 0x7
  79. #else
  80. #define TX_RING_MASK_VAL 0xF
  81. #define RX_RING_MASK_VAL 0xF
  82. #endif
  83. bool rx_hash = 1;
  84. qdf_declare_param(rx_hash, bool);
  85. #define STR_MAXLEN 64
  86. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  87. /* PPDU stats mask sent to FW to enable enhanced stats */
  88. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  89. /* PPDU stats mask sent to FW to support debug sniffer feature */
  90. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  91. /**
  92. * default_dscp_tid_map - Default DSCP-TID mapping
  93. *
  94. * DSCP TID
  95. * 000000 0
  96. * 001000 1
  97. * 010000 2
  98. * 011000 3
  99. * 100000 4
  100. * 101000 5
  101. * 110000 6
  102. * 111000 7
  103. */
  104. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  105. 0, 0, 0, 0, 0, 0, 0, 0,
  106. 1, 1, 1, 1, 1, 1, 1, 1,
  107. 2, 2, 2, 2, 2, 2, 2, 2,
  108. 3, 3, 3, 3, 3, 3, 3, 3,
  109. 4, 4, 4, 4, 4, 4, 4, 4,
  110. 5, 5, 5, 5, 5, 5, 5, 5,
  111. 6, 6, 6, 6, 6, 6, 6, 6,
  112. 7, 7, 7, 7, 7, 7, 7, 7,
  113. };
  114. /*
  115. * struct dp_rate_debug
  116. *
  117. * @mcs_type: print string for a given mcs
  118. * @valid: valid mcs rate?
  119. */
  120. struct dp_rate_debug {
  121. char mcs_type[DP_MAX_MCS_STRING_LEN];
  122. uint8_t valid;
  123. };
  124. #define MCS_VALID 1
  125. #define MCS_INVALID 0
  126. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  127. {
  128. {"OFDM 48 Mbps", MCS_VALID},
  129. {"OFDM 24 Mbps", MCS_VALID},
  130. {"OFDM 12 Mbps", MCS_VALID},
  131. {"OFDM 6 Mbps ", MCS_VALID},
  132. {"OFDM 54 Mbps", MCS_VALID},
  133. {"OFDM 36 Mbps", MCS_VALID},
  134. {"OFDM 18 Mbps", MCS_VALID},
  135. {"OFDM 9 Mbps ", MCS_VALID},
  136. {"INVALID ", MCS_INVALID},
  137. {"INVALID ", MCS_INVALID},
  138. {"INVALID ", MCS_INVALID},
  139. {"INVALID ", MCS_INVALID},
  140. {"INVALID ", MCS_VALID},
  141. },
  142. {
  143. {"CCK 11 Mbps Long ", MCS_VALID},
  144. {"CCK 5.5 Mbps Long ", MCS_VALID},
  145. {"CCK 2 Mbps Long ", MCS_VALID},
  146. {"CCK 1 Mbps Long ", MCS_VALID},
  147. {"CCK 11 Mbps Short ", MCS_VALID},
  148. {"CCK 5.5 Mbps Short", MCS_VALID},
  149. {"CCK 2 Mbps Short ", MCS_VALID},
  150. {"INVALID ", MCS_INVALID},
  151. {"INVALID ", MCS_INVALID},
  152. {"INVALID ", MCS_INVALID},
  153. {"INVALID ", MCS_INVALID},
  154. {"INVALID ", MCS_INVALID},
  155. {"INVALID ", MCS_VALID},
  156. },
  157. {
  158. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  159. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  160. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  161. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  162. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  163. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  164. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  165. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  166. {"INVALID ", MCS_INVALID},
  167. {"INVALID ", MCS_INVALID},
  168. {"INVALID ", MCS_INVALID},
  169. {"INVALID ", MCS_INVALID},
  170. {"INVALID ", MCS_VALID},
  171. },
  172. {
  173. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  174. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  175. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  176. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  177. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  178. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  179. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  180. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  181. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  182. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  183. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  184. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  185. {"INVALID ", MCS_VALID},
  186. },
  187. {
  188. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  189. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  190. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  191. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  192. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  193. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  194. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  195. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  196. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  197. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  198. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  199. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  200. {"INVALID ", MCS_VALID},
  201. }
  202. };
  203. /**
  204. * @brief Cpu ring map types
  205. */
  206. enum dp_cpu_ring_map_types {
  207. DP_DEFAULT_MAP,
  208. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  209. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  210. DP_NSS_ALL_RADIO_OFFLOADED_MAP,
  211. DP_CPU_RING_MAP_MAX
  212. };
  213. /**
  214. * @brief Cpu to tx ring map
  215. */
  216. static uint8_t dp_cpu_ring_map[DP_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  217. {0x0, 0x1, 0x2, 0x0},
  218. {0x1, 0x2, 0x1, 0x2},
  219. {0x0, 0x2, 0x0, 0x2},
  220. {0x2, 0x2, 0x2, 0x2}
  221. };
  222. /**
  223. * @brief Select the type of statistics
  224. */
  225. enum dp_stats_type {
  226. STATS_FW = 0,
  227. STATS_HOST = 1,
  228. STATS_TYPE_MAX = 2,
  229. };
  230. /**
  231. * @brief General Firmware statistics options
  232. *
  233. */
  234. enum dp_fw_stats {
  235. TXRX_FW_STATS_INVALID = -1,
  236. };
  237. /**
  238. * dp_stats_mapping_table - Firmware and Host statistics
  239. * currently supported
  240. */
  241. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  242. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  243. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  244. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  245. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  246. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  247. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  248. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  249. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  250. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  251. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  252. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  253. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  254. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  255. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  256. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  257. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  258. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  259. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  260. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  261. /* Last ENUM for HTT FW STATS */
  262. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  263. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  264. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  265. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  266. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  267. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  268. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  269. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  270. };
  271. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  272. struct cdp_peer *peer_hdl,
  273. uint8_t *mac_addr,
  274. enum cdp_txrx_ast_entry_type type,
  275. uint32_t flags)
  276. {
  277. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  278. (struct dp_peer *)peer_hdl,
  279. mac_addr,
  280. type,
  281. flags);
  282. }
  283. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  284. void *ast_entry_hdl)
  285. {
  286. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  287. qdf_spin_lock_bh(&soc->ast_lock);
  288. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  289. (struct dp_ast_entry *)ast_entry_hdl);
  290. qdf_spin_unlock_bh(&soc->ast_lock);
  291. }
  292. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  293. struct cdp_peer *peer_hdl,
  294. uint8_t *wds_macaddr,
  295. uint32_t flags)
  296. {
  297. int status;
  298. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  299. struct dp_ast_entry *ast_entry = NULL;
  300. qdf_spin_lock_bh(&soc->ast_lock);
  301. ast_entry = dp_peer_ast_hash_find(soc, wds_macaddr);
  302. status = dp_peer_update_ast(soc,
  303. (struct dp_peer *)peer_hdl,
  304. ast_entry,
  305. flags);
  306. qdf_spin_unlock_bh(&soc->ast_lock);
  307. return status;
  308. }
  309. /*
  310. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  311. * @soc_handle: Datapath SOC handle
  312. * @ast_entry_hdl: AST Entry handle
  313. * Return: None
  314. */
  315. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  316. uint8_t *wds_macaddr)
  317. {
  318. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  319. struct dp_ast_entry *ast_entry = NULL;
  320. qdf_spin_lock_bh(&soc->ast_lock);
  321. ast_entry = dp_peer_ast_hash_find(soc, wds_macaddr);
  322. if (ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) {
  323. ast_entry->is_active = TRUE;
  324. }
  325. qdf_spin_unlock_bh(&soc->ast_lock);
  326. }
  327. /*
  328. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  329. * @soc: Datapath SOC handle
  330. *
  331. * Return: None
  332. */
  333. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  334. {
  335. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  336. struct dp_pdev *pdev;
  337. struct dp_vdev *vdev;
  338. struct dp_peer *peer;
  339. struct dp_ast_entry *ase, *temp_ase;
  340. int i;
  341. qdf_spin_lock_bh(&soc->ast_lock);
  342. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  343. pdev = soc->pdev_list[i];
  344. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  345. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  346. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  347. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  348. if (ase->type ==
  349. CDP_TXRX_AST_TYPE_STATIC)
  350. continue;
  351. ase->is_active = TRUE;
  352. }
  353. }
  354. }
  355. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  356. }
  357. qdf_spin_unlock_bh(&soc->ast_lock);
  358. }
  359. /*
  360. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  361. * @soc: Datapath SOC handle
  362. *
  363. * Return: None
  364. */
  365. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  366. {
  367. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  368. struct dp_pdev *pdev;
  369. struct dp_vdev *vdev;
  370. struct dp_peer *peer;
  371. struct dp_ast_entry *ase, *temp_ase;
  372. int i;
  373. qdf_spin_lock_bh(&soc->ast_lock);
  374. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  375. pdev = soc->pdev_list[i];
  376. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  377. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  378. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  379. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  380. if (ase->type ==
  381. CDP_TXRX_AST_TYPE_STATIC)
  382. continue;
  383. dp_peer_del_ast(soc, ase);
  384. }
  385. }
  386. }
  387. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  388. }
  389. qdf_spin_unlock_bh(&soc->ast_lock);
  390. }
  391. static void *dp_peer_ast_hash_find_wifi3(struct cdp_soc_t *soc_hdl,
  392. uint8_t *ast_mac_addr)
  393. {
  394. struct dp_ast_entry *ast_entry;
  395. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  396. qdf_spin_lock_bh(&soc->ast_lock);
  397. ast_entry = dp_peer_ast_hash_find(soc, ast_mac_addr);
  398. qdf_spin_unlock_bh(&soc->ast_lock);
  399. return (void *)ast_entry;
  400. }
  401. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  402. void *ast_entry_hdl)
  403. {
  404. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  405. (struct dp_ast_entry *)ast_entry_hdl);
  406. }
  407. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  408. void *ast_entry_hdl)
  409. {
  410. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  411. (struct dp_ast_entry *)ast_entry_hdl);
  412. }
  413. static void dp_peer_ast_set_type_wifi3(
  414. struct cdp_soc_t *soc_hdl,
  415. void *ast_entry_hdl,
  416. enum cdp_txrx_ast_entry_type type)
  417. {
  418. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  419. (struct dp_ast_entry *)ast_entry_hdl,
  420. type);
  421. }
  422. /**
  423. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  424. * @ring_num: ring num of the ring being queried
  425. * @grp_mask: the grp_mask array for the ring type in question.
  426. *
  427. * The grp_mask array is indexed by group number and the bit fields correspond
  428. * to ring numbers. We are finding which interrupt group a ring belongs to.
  429. *
  430. * Return: the index in the grp_mask array with the ring number.
  431. * -QDF_STATUS_E_NOENT if no entry is found
  432. */
  433. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  434. {
  435. int ext_group_num;
  436. int mask = 1 << ring_num;
  437. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  438. ext_group_num++) {
  439. if (mask & grp_mask[ext_group_num])
  440. return ext_group_num;
  441. }
  442. return -QDF_STATUS_E_NOENT;
  443. }
  444. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  445. enum hal_ring_type ring_type,
  446. int ring_num)
  447. {
  448. int *grp_mask;
  449. switch (ring_type) {
  450. case WBM2SW_RELEASE:
  451. /* dp_tx_comp_handler - soc->tx_comp_ring */
  452. if (ring_num < 3)
  453. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  454. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  455. else if (ring_num == 3) {
  456. /* sw treats this as a separate ring type */
  457. grp_mask = &soc->wlan_cfg_ctx->
  458. int_rx_wbm_rel_ring_mask[0];
  459. ring_num = 0;
  460. } else {
  461. qdf_assert(0);
  462. return -QDF_STATUS_E_NOENT;
  463. }
  464. break;
  465. case REO_EXCEPTION:
  466. /* dp_rx_err_process - &soc->reo_exception_ring */
  467. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  468. break;
  469. case REO_DST:
  470. /* dp_rx_process - soc->reo_dest_ring */
  471. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  472. break;
  473. case REO_STATUS:
  474. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  475. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  476. break;
  477. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  478. case RXDMA_MONITOR_STATUS:
  479. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  480. case RXDMA_MONITOR_DST:
  481. /* dp_mon_process */
  482. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  483. break;
  484. case RXDMA_DST:
  485. /* dp_rxdma_err_process */
  486. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  487. break;
  488. case RXDMA_BUF:
  489. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  490. break;
  491. case RXDMA_MONITOR_BUF:
  492. /* TODO: support low_thresh interrupt */
  493. return -QDF_STATUS_E_NOENT;
  494. break;
  495. case TCL_DATA:
  496. case TCL_CMD:
  497. case REO_CMD:
  498. case SW2WBM_RELEASE:
  499. case WBM_IDLE_LINK:
  500. /* normally empty SW_TO_HW rings */
  501. return -QDF_STATUS_E_NOENT;
  502. break;
  503. case TCL_STATUS:
  504. case REO_REINJECT:
  505. /* misc unused rings */
  506. return -QDF_STATUS_E_NOENT;
  507. break;
  508. case CE_SRC:
  509. case CE_DST:
  510. case CE_DST_STATUS:
  511. /* CE_rings - currently handled by hif */
  512. default:
  513. return -QDF_STATUS_E_NOENT;
  514. break;
  515. }
  516. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  517. }
  518. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  519. *ring_params, int ring_type, int ring_num)
  520. {
  521. int msi_group_number;
  522. int msi_data_count;
  523. int ret;
  524. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  525. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  526. &msi_data_count, &msi_data_start,
  527. &msi_irq_start);
  528. if (ret)
  529. return;
  530. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  531. ring_num);
  532. if (msi_group_number < 0) {
  533. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  534. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  535. ring_type, ring_num);
  536. ring_params->msi_addr = 0;
  537. ring_params->msi_data = 0;
  538. return;
  539. }
  540. if (msi_group_number > msi_data_count) {
  541. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  542. FL("2 msi_groups will share an msi; msi_group_num %d"),
  543. msi_group_number);
  544. QDF_ASSERT(0);
  545. }
  546. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  547. ring_params->msi_addr = addr_low;
  548. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  549. ring_params->msi_data = (msi_group_number % msi_data_count)
  550. + msi_data_start;
  551. ring_params->flags |= HAL_SRNG_MSI_INTR;
  552. }
  553. /**
  554. * dp_print_ast_stats() - Dump AST table contents
  555. * @soc: Datapath soc handle
  556. *
  557. * return void
  558. */
  559. #ifdef FEATURE_AST
  560. static void dp_print_ast_stats(struct dp_soc *soc)
  561. {
  562. uint8_t i;
  563. uint8_t num_entries = 0;
  564. struct dp_vdev *vdev;
  565. struct dp_pdev *pdev;
  566. struct dp_peer *peer;
  567. struct dp_ast_entry *ase, *tmp_ase;
  568. char type[5][10] = {"NONE", "STATIC", "WDS", "MEC", "HMWDS"};
  569. DP_PRINT_STATS("AST Stats:");
  570. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  571. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  572. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  573. DP_PRINT_STATS("AST Table:");
  574. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  575. pdev = soc->pdev_list[i];
  576. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  577. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  578. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  579. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  580. DP_PRINT_STATS("%6d mac_addr = %pM"
  581. " peer_mac_addr = %pM"
  582. " type = %s"
  583. " next_hop = %d"
  584. " is_active = %d"
  585. " is_bss = %d"
  586. " ast_idx = %d"
  587. " pdev_id = %d"
  588. " vdev_id = %d",
  589. ++num_entries,
  590. ase->mac_addr.raw,
  591. ase->peer->mac_addr.raw,
  592. type[ase->type],
  593. ase->next_hop,
  594. ase->is_active,
  595. ase->is_bss,
  596. ase->ast_idx,
  597. ase->pdev_id,
  598. ase->vdev_id);
  599. }
  600. }
  601. }
  602. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  603. }
  604. }
  605. #else
  606. static void dp_print_ast_stats(struct dp_soc *soc)
  607. {
  608. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  609. return;
  610. }
  611. #endif
  612. static void dp_print_peer_table(struct dp_vdev *vdev)
  613. {
  614. struct dp_peer *peer = NULL;
  615. DP_PRINT_STATS("Dumping Peer Table Stats:");
  616. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  617. if (!peer) {
  618. DP_PRINT_STATS("Invalid Peer");
  619. return;
  620. }
  621. DP_PRINT_STATS(" peer_mac_addr = %pM"
  622. " nawds_enabled = %d"
  623. " bss_peer = %d"
  624. " wapi = %d"
  625. " wds_enabled = %d"
  626. " delete in progress = %d",
  627. peer->mac_addr.raw,
  628. peer->nawds_enabled,
  629. peer->bss_peer,
  630. peer->wapi,
  631. peer->wds_enabled,
  632. peer->delete_in_progress);
  633. }
  634. }
  635. /*
  636. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  637. */
  638. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  639. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  640. {
  641. void *hal_soc = soc->hal_soc;
  642. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  643. /* TODO: See if we should get align size from hal */
  644. uint32_t ring_base_align = 8;
  645. struct hal_srng_params ring_params;
  646. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  647. /* TODO: Currently hal layer takes care of endianness related settings.
  648. * See if these settings need to passed from DP layer
  649. */
  650. ring_params.flags = 0;
  651. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  652. FL("Ring type: %d, num:%d"), ring_type, ring_num);
  653. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  654. srng->hal_srng = NULL;
  655. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  656. srng->num_entries = num_entries;
  657. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  658. soc->osdev, soc->osdev->dev, srng->alloc_size,
  659. &(srng->base_paddr_unaligned));
  660. if (!srng->base_vaddr_unaligned) {
  661. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  662. FL("alloc failed - ring_type: %d, ring_num %d"),
  663. ring_type, ring_num);
  664. return QDF_STATUS_E_NOMEM;
  665. }
  666. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  667. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  668. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  669. ((unsigned long)(ring_params.ring_base_vaddr) -
  670. (unsigned long)srng->base_vaddr_unaligned);
  671. ring_params.num_entries = num_entries;
  672. if (soc->intr_mode == DP_INTR_MSI) {
  673. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  674. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  675. FL("Using MSI for ring_type: %d, ring_num %d"),
  676. ring_type, ring_num);
  677. } else {
  678. ring_params.msi_data = 0;
  679. ring_params.msi_addr = 0;
  680. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  681. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  682. ring_type, ring_num);
  683. }
  684. /*
  685. * Setup interrupt timer and batch counter thresholds for
  686. * interrupt mitigation based on ring type
  687. */
  688. if (ring_type == REO_DST) {
  689. ring_params.intr_timer_thres_us =
  690. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  691. ring_params.intr_batch_cntr_thres_entries =
  692. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  693. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  694. ring_params.intr_timer_thres_us =
  695. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  696. ring_params.intr_batch_cntr_thres_entries =
  697. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  698. } else {
  699. ring_params.intr_timer_thres_us =
  700. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  701. ring_params.intr_batch_cntr_thres_entries =
  702. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  703. }
  704. /* Enable low threshold interrupts for rx buffer rings (regular and
  705. * monitor buffer rings.
  706. * TODO: See if this is required for any other ring
  707. */
  708. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  709. (ring_type == RXDMA_MONITOR_STATUS)) {
  710. /* TODO: Setting low threshold to 1/8th of ring size
  711. * see if this needs to be configurable
  712. */
  713. ring_params.low_threshold = num_entries >> 3;
  714. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  715. ring_params.intr_timer_thres_us =
  716. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  717. ring_params.intr_batch_cntr_thres_entries = 0;
  718. }
  719. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  720. mac_id, &ring_params);
  721. if (!srng->hal_srng) {
  722. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  723. srng->alloc_size,
  724. srng->base_vaddr_unaligned,
  725. srng->base_paddr_unaligned, 0);
  726. }
  727. return 0;
  728. }
  729. /**
  730. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  731. * Any buffers allocated and attached to ring entries are expected to be freed
  732. * before calling this function.
  733. */
  734. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  735. int ring_type, int ring_num)
  736. {
  737. if (!srng->hal_srng) {
  738. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  739. FL("Ring type: %d, num:%d not setup"),
  740. ring_type, ring_num);
  741. return;
  742. }
  743. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  744. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  745. srng->alloc_size,
  746. srng->base_vaddr_unaligned,
  747. srng->base_paddr_unaligned, 0);
  748. srng->hal_srng = NULL;
  749. }
  750. /* TODO: Need this interface from HIF */
  751. void *hif_get_hal_handle(void *hif_handle);
  752. /*
  753. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  754. * @dp_ctx: DP SOC handle
  755. * @budget: Number of frames/descriptors that can be processed in one shot
  756. *
  757. * Return: remaining budget/quota for the soc device
  758. */
  759. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  760. {
  761. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  762. struct dp_soc *soc = int_ctx->soc;
  763. int ring = 0;
  764. uint32_t work_done = 0;
  765. int budget = dp_budget;
  766. uint8_t tx_mask = int_ctx->tx_ring_mask;
  767. uint8_t rx_mask = int_ctx->rx_ring_mask;
  768. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  769. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  770. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  771. uint32_t remaining_quota = dp_budget;
  772. struct dp_pdev *pdev = NULL;
  773. int mac_id;
  774. /* Process Tx completion interrupts first to return back buffers */
  775. while (tx_mask) {
  776. if (tx_mask & 0x1) {
  777. work_done = dp_tx_comp_handler(soc,
  778. soc->tx_comp_ring[ring].hal_srng,
  779. remaining_quota);
  780. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  781. "tx mask 0x%x ring %d, budget %d, work_done %d",
  782. tx_mask, ring, budget, work_done);
  783. budget -= work_done;
  784. if (budget <= 0)
  785. goto budget_done;
  786. remaining_quota = budget;
  787. }
  788. tx_mask = tx_mask >> 1;
  789. ring++;
  790. }
  791. /* Process REO Exception ring interrupt */
  792. if (rx_err_mask) {
  793. work_done = dp_rx_err_process(soc,
  794. soc->reo_exception_ring.hal_srng,
  795. remaining_quota);
  796. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  797. "REO Exception Ring: work_done %d budget %d",
  798. work_done, budget);
  799. budget -= work_done;
  800. if (budget <= 0) {
  801. goto budget_done;
  802. }
  803. remaining_quota = budget;
  804. }
  805. /* Process Rx WBM release ring interrupt */
  806. if (rx_wbm_rel_mask) {
  807. work_done = dp_rx_wbm_err_process(soc,
  808. soc->rx_rel_ring.hal_srng, remaining_quota);
  809. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  810. "WBM Release Ring: work_done %d budget %d",
  811. work_done, budget);
  812. budget -= work_done;
  813. if (budget <= 0) {
  814. goto budget_done;
  815. }
  816. remaining_quota = budget;
  817. }
  818. /* Process Rx interrupts */
  819. if (rx_mask) {
  820. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  821. if (rx_mask & (1 << ring)) {
  822. work_done = dp_rx_process(int_ctx,
  823. soc->reo_dest_ring[ring].hal_srng,
  824. remaining_quota);
  825. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  826. "rx mask 0x%x ring %d, work_done %d budget %d",
  827. rx_mask, ring, work_done, budget);
  828. budget -= work_done;
  829. if (budget <= 0)
  830. goto budget_done;
  831. remaining_quota = budget;
  832. }
  833. }
  834. for (ring = 0; ring < MAX_RX_MAC_RINGS; ring++) {
  835. work_done = dp_rxdma_err_process(soc, ring,
  836. remaining_quota);
  837. budget -= work_done;
  838. }
  839. }
  840. if (reo_status_mask)
  841. dp_reo_status_ring_handler(soc);
  842. /* Process LMAC interrupts */
  843. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  844. pdev = soc->pdev_list[ring];
  845. if (pdev == NULL)
  846. continue;
  847. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  848. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  849. pdev->pdev_id);
  850. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  851. work_done = dp_mon_process(soc, mac_for_pdev,
  852. remaining_quota);
  853. budget -= work_done;
  854. if (budget <= 0)
  855. goto budget_done;
  856. remaining_quota = budget;
  857. }
  858. if (int_ctx->rxdma2host_ring_mask &
  859. (1 << mac_for_pdev)) {
  860. work_done = dp_rxdma_err_process(soc,
  861. mac_for_pdev,
  862. remaining_quota);
  863. budget -= work_done;
  864. if (budget <= 0)
  865. goto budget_done;
  866. remaining_quota = budget;
  867. }
  868. if (int_ctx->host2rxdma_ring_mask &
  869. (1 << mac_for_pdev)) {
  870. union dp_rx_desc_list_elem_t *desc_list = NULL;
  871. union dp_rx_desc_list_elem_t *tail = NULL;
  872. struct dp_srng *rx_refill_buf_ring =
  873. &pdev->rx_refill_buf_ring;
  874. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  875. 1);
  876. dp_rx_buffers_replenish(soc, mac_for_pdev,
  877. rx_refill_buf_ring,
  878. &soc->rx_desc_buf[mac_for_pdev], 0,
  879. &desc_list, &tail);
  880. }
  881. }
  882. }
  883. qdf_lro_flush(int_ctx->lro_ctx);
  884. budget_done:
  885. return dp_budget - budget;
  886. }
  887. #ifdef DP_INTR_POLL_BASED
  888. /* dp_interrupt_timer()- timer poll for interrupts
  889. *
  890. * @arg: SoC Handle
  891. *
  892. * Return:
  893. *
  894. */
  895. static void dp_interrupt_timer(void *arg)
  896. {
  897. struct dp_soc *soc = (struct dp_soc *) arg;
  898. int i;
  899. if (qdf_atomic_read(&soc->cmn_init_done)) {
  900. for (i = 0;
  901. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  902. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  903. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  904. }
  905. }
  906. /*
  907. * dp_soc_interrupt_attach_poll() - Register handlers for DP interrupts
  908. * @txrx_soc: DP SOC handle
  909. *
  910. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  911. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  912. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  913. *
  914. * Return: 0 for success. nonzero for failure.
  915. */
  916. static QDF_STATUS dp_soc_interrupt_attach_poll(void *txrx_soc)
  917. {
  918. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  919. int i;
  920. soc->intr_mode = DP_INTR_POLL;
  921. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  922. soc->intr_ctx[i].dp_intr_id = i;
  923. soc->intr_ctx[i].tx_ring_mask =
  924. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  925. soc->intr_ctx[i].rx_ring_mask =
  926. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  927. soc->intr_ctx[i].rx_mon_ring_mask =
  928. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  929. soc->intr_ctx[i].rx_err_ring_mask =
  930. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  931. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  932. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  933. soc->intr_ctx[i].reo_status_ring_mask =
  934. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  935. soc->intr_ctx[i].rxdma2host_ring_mask =
  936. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  937. soc->intr_ctx[i].soc = soc;
  938. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  939. }
  940. qdf_timer_init(soc->osdev, &soc->int_timer,
  941. dp_interrupt_timer, (void *)soc,
  942. QDF_TIMER_TYPE_WAKE_APPS);
  943. return QDF_STATUS_SUCCESS;
  944. }
  945. #if defined(CONFIG_MCL)
  946. extern int con_mode_monitor;
  947. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  948. /*
  949. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  950. * @txrx_soc: DP SOC handle
  951. *
  952. * Call the appropriate attach function based on the mode of operation.
  953. * This is a WAR for enabling monitor mode.
  954. *
  955. * Return: 0 for success. nonzero for failure.
  956. */
  957. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  958. {
  959. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  960. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  961. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  962. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  963. "%s: Poll mode", __func__);
  964. return dp_soc_interrupt_attach_poll(txrx_soc);
  965. } else {
  966. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  967. "%s: Interrupt mode", __func__);
  968. return dp_soc_interrupt_attach(txrx_soc);
  969. }
  970. }
  971. #else
  972. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  973. {
  974. return dp_soc_interrupt_attach_poll(txrx_soc);
  975. }
  976. #endif
  977. #endif
  978. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  979. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  980. {
  981. int j;
  982. int num_irq = 0;
  983. int tx_mask =
  984. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  985. int rx_mask =
  986. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  987. int rx_mon_mask =
  988. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  989. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  990. soc->wlan_cfg_ctx, intr_ctx_num);
  991. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  992. soc->wlan_cfg_ctx, intr_ctx_num);
  993. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  994. soc->wlan_cfg_ctx, intr_ctx_num);
  995. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  996. soc->wlan_cfg_ctx, intr_ctx_num);
  997. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  998. soc->wlan_cfg_ctx, intr_ctx_num);
  999. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1000. if (tx_mask & (1 << j)) {
  1001. irq_id_map[num_irq++] =
  1002. (wbm2host_tx_completions_ring1 - j);
  1003. }
  1004. if (rx_mask & (1 << j)) {
  1005. irq_id_map[num_irq++] =
  1006. (reo2host_destination_ring1 - j);
  1007. }
  1008. if (rxdma2host_ring_mask & (1 << j)) {
  1009. irq_id_map[num_irq++] =
  1010. rxdma2host_destination_ring_mac1 -
  1011. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1012. }
  1013. if (host2rxdma_ring_mask & (1 << j)) {
  1014. irq_id_map[num_irq++] =
  1015. host2rxdma_host_buf_ring_mac1 -
  1016. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1017. }
  1018. if (rx_mon_mask & (1 << j)) {
  1019. irq_id_map[num_irq++] =
  1020. ppdu_end_interrupts_mac1 -
  1021. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1022. irq_id_map[num_irq++] =
  1023. rxdma2host_monitor_status_ring_mac1 -
  1024. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1025. }
  1026. if (rx_wbm_rel_ring_mask & (1 << j))
  1027. irq_id_map[num_irq++] = wbm2host_rx_release;
  1028. if (rx_err_ring_mask & (1 << j))
  1029. irq_id_map[num_irq++] = reo2host_exception;
  1030. if (reo_status_ring_mask & (1 << j))
  1031. irq_id_map[num_irq++] = reo2host_status;
  1032. }
  1033. *num_irq_r = num_irq;
  1034. }
  1035. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1036. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1037. int msi_vector_count, int msi_vector_start)
  1038. {
  1039. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1040. soc->wlan_cfg_ctx, intr_ctx_num);
  1041. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1042. soc->wlan_cfg_ctx, intr_ctx_num);
  1043. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1044. soc->wlan_cfg_ctx, intr_ctx_num);
  1045. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1046. soc->wlan_cfg_ctx, intr_ctx_num);
  1047. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1048. soc->wlan_cfg_ctx, intr_ctx_num);
  1049. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1050. soc->wlan_cfg_ctx, intr_ctx_num);
  1051. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1052. soc->wlan_cfg_ctx, intr_ctx_num);
  1053. unsigned int vector =
  1054. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1055. int num_irq = 0;
  1056. soc->intr_mode = DP_INTR_MSI;
  1057. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1058. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1059. irq_id_map[num_irq++] =
  1060. pld_get_msi_irq(soc->osdev->dev, vector);
  1061. *num_irq_r = num_irq;
  1062. }
  1063. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1064. int *irq_id_map, int *num_irq)
  1065. {
  1066. int msi_vector_count, ret;
  1067. uint32_t msi_base_data, msi_vector_start;
  1068. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1069. &msi_vector_count,
  1070. &msi_base_data,
  1071. &msi_vector_start);
  1072. if (ret)
  1073. return dp_soc_interrupt_map_calculate_integrated(soc,
  1074. intr_ctx_num, irq_id_map, num_irq);
  1075. else
  1076. dp_soc_interrupt_map_calculate_msi(soc,
  1077. intr_ctx_num, irq_id_map, num_irq,
  1078. msi_vector_count, msi_vector_start);
  1079. }
  1080. /*
  1081. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1082. * @txrx_soc: DP SOC handle
  1083. *
  1084. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1085. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1086. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1087. *
  1088. * Return: 0 for success. nonzero for failure.
  1089. */
  1090. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1091. {
  1092. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1093. int i = 0;
  1094. int num_irq = 0;
  1095. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1096. int ret = 0;
  1097. /* Map of IRQ ids registered with one interrupt context */
  1098. int irq_id_map[HIF_MAX_GRP_IRQ];
  1099. int tx_mask =
  1100. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1101. int rx_mask =
  1102. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1103. int rx_mon_mask =
  1104. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1105. int rx_err_ring_mask =
  1106. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1107. int rx_wbm_rel_ring_mask =
  1108. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1109. int reo_status_ring_mask =
  1110. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1111. int rxdma2host_ring_mask =
  1112. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1113. int host2rxdma_ring_mask =
  1114. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1115. soc->intr_ctx[i].dp_intr_id = i;
  1116. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1117. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1118. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1119. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1120. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1121. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1122. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1123. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1124. soc->intr_ctx[i].soc = soc;
  1125. num_irq = 0;
  1126. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1127. &num_irq);
  1128. ret = hif_register_ext_group(soc->hif_handle,
  1129. num_irq, irq_id_map, dp_service_srngs,
  1130. &soc->intr_ctx[i], "dp_intr",
  1131. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1132. if (ret) {
  1133. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1134. FL("failed, ret = %d"), ret);
  1135. return QDF_STATUS_E_FAILURE;
  1136. }
  1137. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1138. }
  1139. hif_configure_ext_group_interrupts(soc->hif_handle);
  1140. return QDF_STATUS_SUCCESS;
  1141. }
  1142. /*
  1143. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1144. * @txrx_soc: DP SOC handle
  1145. *
  1146. * Return: void
  1147. */
  1148. static void dp_soc_interrupt_detach(void *txrx_soc)
  1149. {
  1150. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1151. int i;
  1152. if (soc->intr_mode == DP_INTR_POLL) {
  1153. qdf_timer_stop(&soc->int_timer);
  1154. qdf_timer_free(&soc->int_timer);
  1155. } else {
  1156. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1157. }
  1158. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1159. soc->intr_ctx[i].tx_ring_mask = 0;
  1160. soc->intr_ctx[i].rx_ring_mask = 0;
  1161. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1162. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1163. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1164. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1165. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1166. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1167. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1168. }
  1169. }
  1170. #define AVG_MAX_MPDUS_PER_TID 128
  1171. #define AVG_TIDS_PER_CLIENT 2
  1172. #define AVG_FLOWS_PER_TID 2
  1173. #define AVG_MSDUS_PER_FLOW 128
  1174. #define AVG_MSDUS_PER_MPDU 4
  1175. /*
  1176. * Allocate and setup link descriptor pool that will be used by HW for
  1177. * various link and queue descriptors and managed by WBM
  1178. */
  1179. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1180. {
  1181. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1182. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1183. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1184. uint32_t num_mpdus_per_link_desc =
  1185. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1186. uint32_t num_msdus_per_link_desc =
  1187. hal_num_msdus_per_link_desc(soc->hal_soc);
  1188. uint32_t num_mpdu_links_per_queue_desc =
  1189. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1190. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1191. uint32_t total_link_descs, total_mem_size;
  1192. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1193. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1194. uint32_t num_link_desc_banks;
  1195. uint32_t last_bank_size = 0;
  1196. uint32_t entry_size, num_entries;
  1197. int i;
  1198. uint32_t desc_id = 0;
  1199. /* Only Tx queue descriptors are allocated from common link descriptor
  1200. * pool Rx queue descriptors are not included in this because (REO queue
  1201. * extension descriptors) they are expected to be allocated contiguously
  1202. * with REO queue descriptors
  1203. */
  1204. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1205. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1206. num_mpdu_queue_descs = num_mpdu_link_descs /
  1207. num_mpdu_links_per_queue_desc;
  1208. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1209. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1210. num_msdus_per_link_desc;
  1211. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1212. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1213. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1214. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1215. /* Round up to power of 2 */
  1216. total_link_descs = 1;
  1217. while (total_link_descs < num_entries)
  1218. total_link_descs <<= 1;
  1219. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1220. FL("total_link_descs: %u, link_desc_size: %d"),
  1221. total_link_descs, link_desc_size);
  1222. total_mem_size = total_link_descs * link_desc_size;
  1223. total_mem_size += link_desc_align;
  1224. if (total_mem_size <= max_alloc_size) {
  1225. num_link_desc_banks = 0;
  1226. last_bank_size = total_mem_size;
  1227. } else {
  1228. num_link_desc_banks = (total_mem_size) /
  1229. (max_alloc_size - link_desc_align);
  1230. last_bank_size = total_mem_size %
  1231. (max_alloc_size - link_desc_align);
  1232. }
  1233. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1234. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1235. total_mem_size, num_link_desc_banks);
  1236. for (i = 0; i < num_link_desc_banks; i++) {
  1237. soc->link_desc_banks[i].base_vaddr_unaligned =
  1238. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1239. max_alloc_size,
  1240. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1241. soc->link_desc_banks[i].size = max_alloc_size;
  1242. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1243. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1244. ((unsigned long)(
  1245. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1246. link_desc_align));
  1247. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1248. soc->link_desc_banks[i].base_paddr_unaligned) +
  1249. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1250. (unsigned long)(
  1251. soc->link_desc_banks[i].base_vaddr_unaligned));
  1252. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1253. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1254. FL("Link descriptor memory alloc failed"));
  1255. goto fail;
  1256. }
  1257. }
  1258. if (last_bank_size) {
  1259. /* Allocate last bank in case total memory required is not exact
  1260. * multiple of max_alloc_size
  1261. */
  1262. soc->link_desc_banks[i].base_vaddr_unaligned =
  1263. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1264. last_bank_size,
  1265. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1266. soc->link_desc_banks[i].size = last_bank_size;
  1267. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1268. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1269. ((unsigned long)(
  1270. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1271. link_desc_align));
  1272. soc->link_desc_banks[i].base_paddr =
  1273. (unsigned long)(
  1274. soc->link_desc_banks[i].base_paddr_unaligned) +
  1275. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1276. (unsigned long)(
  1277. soc->link_desc_banks[i].base_vaddr_unaligned));
  1278. }
  1279. /* Allocate and setup link descriptor idle list for HW internal use */
  1280. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1281. total_mem_size = entry_size * total_link_descs;
  1282. if (total_mem_size <= max_alloc_size) {
  1283. void *desc;
  1284. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1285. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1286. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1287. FL("Link desc idle ring setup failed"));
  1288. goto fail;
  1289. }
  1290. hal_srng_access_start_unlocked(soc->hal_soc,
  1291. soc->wbm_idle_link_ring.hal_srng);
  1292. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1293. soc->link_desc_banks[i].base_paddr; i++) {
  1294. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1295. ((unsigned long)(
  1296. soc->link_desc_banks[i].base_vaddr) -
  1297. (unsigned long)(
  1298. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1299. / link_desc_size;
  1300. unsigned long paddr = (unsigned long)(
  1301. soc->link_desc_banks[i].base_paddr);
  1302. while (num_entries && (desc = hal_srng_src_get_next(
  1303. soc->hal_soc,
  1304. soc->wbm_idle_link_ring.hal_srng))) {
  1305. hal_set_link_desc_addr(desc,
  1306. LINK_DESC_COOKIE(desc_id, i), paddr);
  1307. num_entries--;
  1308. desc_id++;
  1309. paddr += link_desc_size;
  1310. }
  1311. }
  1312. hal_srng_access_end_unlocked(soc->hal_soc,
  1313. soc->wbm_idle_link_ring.hal_srng);
  1314. } else {
  1315. uint32_t num_scatter_bufs;
  1316. uint32_t num_entries_per_buf;
  1317. uint32_t rem_entries;
  1318. uint8_t *scatter_buf_ptr;
  1319. uint16_t scatter_buf_num;
  1320. soc->wbm_idle_scatter_buf_size =
  1321. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1322. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1323. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1324. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1325. soc->hal_soc, total_mem_size,
  1326. soc->wbm_idle_scatter_buf_size);
  1327. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1328. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1329. FL("scatter bufs size out of bounds"));
  1330. goto fail;
  1331. }
  1332. for (i = 0; i < num_scatter_bufs; i++) {
  1333. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1334. qdf_mem_alloc_consistent(soc->osdev,
  1335. soc->osdev->dev,
  1336. soc->wbm_idle_scatter_buf_size,
  1337. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1338. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1339. QDF_TRACE(QDF_MODULE_ID_DP,
  1340. QDF_TRACE_LEVEL_ERROR,
  1341. FL("Scatter list memory alloc failed"));
  1342. goto fail;
  1343. }
  1344. }
  1345. /* Populate idle list scatter buffers with link descriptor
  1346. * pointers
  1347. */
  1348. scatter_buf_num = 0;
  1349. scatter_buf_ptr = (uint8_t *)(
  1350. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1351. rem_entries = num_entries_per_buf;
  1352. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1353. soc->link_desc_banks[i].base_paddr; i++) {
  1354. uint32_t num_link_descs =
  1355. (soc->link_desc_banks[i].size -
  1356. ((unsigned long)(
  1357. soc->link_desc_banks[i].base_vaddr) -
  1358. (unsigned long)(
  1359. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1360. / link_desc_size;
  1361. unsigned long paddr = (unsigned long)(
  1362. soc->link_desc_banks[i].base_paddr);
  1363. while (num_link_descs) {
  1364. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1365. LINK_DESC_COOKIE(desc_id, i), paddr);
  1366. num_link_descs--;
  1367. desc_id++;
  1368. paddr += link_desc_size;
  1369. rem_entries--;
  1370. if (rem_entries) {
  1371. scatter_buf_ptr += entry_size;
  1372. } else {
  1373. rem_entries = num_entries_per_buf;
  1374. scatter_buf_num++;
  1375. if (scatter_buf_num >= num_scatter_bufs)
  1376. break;
  1377. scatter_buf_ptr = (uint8_t *)(
  1378. soc->wbm_idle_scatter_buf_base_vaddr[
  1379. scatter_buf_num]);
  1380. }
  1381. }
  1382. }
  1383. /* Setup link descriptor idle list in HW */
  1384. hal_setup_link_idle_list(soc->hal_soc,
  1385. soc->wbm_idle_scatter_buf_base_paddr,
  1386. soc->wbm_idle_scatter_buf_base_vaddr,
  1387. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1388. (uint32_t)(scatter_buf_ptr -
  1389. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1390. scatter_buf_num-1])), total_link_descs);
  1391. }
  1392. return 0;
  1393. fail:
  1394. if (soc->wbm_idle_link_ring.hal_srng) {
  1395. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  1396. WBM_IDLE_LINK, 0);
  1397. }
  1398. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1399. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1400. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1401. soc->wbm_idle_scatter_buf_size,
  1402. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1403. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1404. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1405. }
  1406. }
  1407. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1408. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1409. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1410. soc->link_desc_banks[i].size,
  1411. soc->link_desc_banks[i].base_vaddr_unaligned,
  1412. soc->link_desc_banks[i].base_paddr_unaligned,
  1413. 0);
  1414. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1415. }
  1416. }
  1417. return QDF_STATUS_E_FAILURE;
  1418. }
  1419. /*
  1420. * Free link descriptor pool that was setup HW
  1421. */
  1422. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1423. {
  1424. int i;
  1425. if (soc->wbm_idle_link_ring.hal_srng) {
  1426. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1427. WBM_IDLE_LINK, 0);
  1428. }
  1429. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1430. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1431. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1432. soc->wbm_idle_scatter_buf_size,
  1433. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1434. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1435. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1436. }
  1437. }
  1438. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1439. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1440. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1441. soc->link_desc_banks[i].size,
  1442. soc->link_desc_banks[i].base_vaddr_unaligned,
  1443. soc->link_desc_banks[i].base_paddr_unaligned,
  1444. 0);
  1445. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1446. }
  1447. }
  1448. }
  1449. /* TODO: Following should be configurable */
  1450. #define WBM_RELEASE_RING_SIZE 64
  1451. #define TCL_CMD_RING_SIZE 32
  1452. #define TCL_STATUS_RING_SIZE 32
  1453. #if defined(QCA_WIFI_QCA6290)
  1454. #define REO_DST_RING_SIZE 1024
  1455. #else
  1456. #define REO_DST_RING_SIZE 2048
  1457. #endif
  1458. #define REO_REINJECT_RING_SIZE 32
  1459. #define RX_RELEASE_RING_SIZE 1024
  1460. #define REO_EXCEPTION_RING_SIZE 128
  1461. #define REO_CMD_RING_SIZE 64
  1462. #define REO_STATUS_RING_SIZE 128
  1463. #define RXDMA_BUF_RING_SIZE 1024
  1464. #define RXDMA_REFILL_RING_SIZE 4096
  1465. #define RXDMA_MONITOR_BUF_RING_SIZE 4096
  1466. #define RXDMA_MONITOR_DST_RING_SIZE 2048
  1467. #define RXDMA_MONITOR_STATUS_RING_SIZE 1024
  1468. #define RXDMA_MONITOR_DESC_RING_SIZE 4096
  1469. #define RXDMA_ERR_DST_RING_SIZE 1024
  1470. /*
  1471. * dp_wds_aging_timer_fn() - Timer callback function for WDS aging
  1472. * @soc: Datapath SOC handle
  1473. *
  1474. * This is a timer function used to age out stale AST nodes from
  1475. * AST table
  1476. */
  1477. #ifdef FEATURE_WDS
  1478. static void dp_wds_aging_timer_fn(void *soc_hdl)
  1479. {
  1480. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1481. struct dp_pdev *pdev;
  1482. struct dp_vdev *vdev;
  1483. struct dp_peer *peer;
  1484. struct dp_ast_entry *ase, *temp_ase;
  1485. int i;
  1486. qdf_spin_lock_bh(&soc->ast_lock);
  1487. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1488. pdev = soc->pdev_list[i];
  1489. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1490. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1491. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1492. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1493. /*
  1494. * Do not expire static ast entries
  1495. * and HM WDS entries
  1496. */
  1497. if (ase->type != CDP_TXRX_AST_TYPE_WDS)
  1498. continue;
  1499. if (ase->is_active) {
  1500. ase->is_active = FALSE;
  1501. continue;
  1502. }
  1503. DP_STATS_INC(soc, ast.aged_out, 1);
  1504. dp_peer_del_ast(soc, ase);
  1505. }
  1506. }
  1507. }
  1508. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1509. }
  1510. qdf_spin_unlock_bh(&soc->ast_lock);
  1511. if (qdf_atomic_read(&soc->cmn_init_done))
  1512. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1513. }
  1514. /*
  1515. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1516. * @soc: Datapath SOC handle
  1517. *
  1518. * Return: None
  1519. */
  1520. static void dp_soc_wds_attach(struct dp_soc *soc)
  1521. {
  1522. qdf_timer_init(soc->osdev, &soc->wds_aging_timer,
  1523. dp_wds_aging_timer_fn, (void *)soc,
  1524. QDF_TIMER_TYPE_WAKE_APPS);
  1525. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1526. }
  1527. /*
  1528. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1529. * @txrx_soc: DP SOC handle
  1530. *
  1531. * Return: None
  1532. */
  1533. static void dp_soc_wds_detach(struct dp_soc *soc)
  1534. {
  1535. qdf_timer_stop(&soc->wds_aging_timer);
  1536. qdf_timer_free(&soc->wds_aging_timer);
  1537. }
  1538. #else
  1539. static void dp_soc_wds_attach(struct dp_soc *soc)
  1540. {
  1541. }
  1542. static void dp_soc_wds_detach(struct dp_soc *soc)
  1543. {
  1544. }
  1545. #endif
  1546. /*
  1547. * dp_soc_reset_ring_map() - Reset cpu ring map
  1548. * @soc: Datapath soc handler
  1549. *
  1550. * This api resets the default cpu ring map
  1551. */
  1552. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1553. {
  1554. uint8_t i;
  1555. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1556. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1557. if (nss_config == 1) {
  1558. /*
  1559. * Setting Tx ring map for one nss offloaded radio
  1560. */
  1561. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1562. } else if (nss_config == 2) {
  1563. /*
  1564. * Setting Tx ring for two nss offloaded radios
  1565. */
  1566. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1567. } else {
  1568. /*
  1569. * Setting Tx ring map for all nss offloaded radios
  1570. */
  1571. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_ALL_RADIO_OFFLOADED_MAP][i];
  1572. }
  1573. }
  1574. }
  1575. /*
  1576. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1577. * @dp_soc - DP soc handle
  1578. * @ring_type - ring type
  1579. * @ring_num - ring_num
  1580. *
  1581. * return 0 or 1
  1582. */
  1583. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1584. {
  1585. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1586. uint8_t status = 0;
  1587. switch (ring_type) {
  1588. case WBM2SW_RELEASE:
  1589. case REO_DST:
  1590. case RXDMA_BUF:
  1591. status = ((nss_config) & (1 << ring_num));
  1592. break;
  1593. default:
  1594. break;
  1595. }
  1596. return status;
  1597. }
  1598. /*
  1599. * dp_soc_reset_intr_mask() - reset interrupt mask
  1600. * @dp_soc - DP Soc handle
  1601. *
  1602. * Return: Return void
  1603. */
  1604. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1605. {
  1606. uint8_t j;
  1607. int *grp_mask = NULL;
  1608. int group_number, mask, num_ring;
  1609. /* number of tx ring */
  1610. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1611. /*
  1612. * group mask for tx completion ring.
  1613. */
  1614. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1615. /* loop and reset the mask for only offloaded ring */
  1616. for (j = 0; j < num_ring; j++) {
  1617. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1618. continue;
  1619. }
  1620. /*
  1621. * Group number corresponding to tx offloaded ring.
  1622. */
  1623. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1624. if (group_number < 0) {
  1625. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1626. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1627. WBM2SW_RELEASE, j);
  1628. return;
  1629. }
  1630. /* reset the tx mask for offloaded ring */
  1631. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1632. mask &= (~(1 << j));
  1633. /*
  1634. * reset the interrupt mask for offloaded ring.
  1635. */
  1636. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1637. }
  1638. /* number of rx rings */
  1639. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1640. /*
  1641. * group mask for reo destination ring.
  1642. */
  1643. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1644. /* loop and reset the mask for only offloaded ring */
  1645. for (j = 0; j < num_ring; j++) {
  1646. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  1647. continue;
  1648. }
  1649. /*
  1650. * Group number corresponding to rx offloaded ring.
  1651. */
  1652. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1653. if (group_number < 0) {
  1654. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1655. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1656. REO_DST, j);
  1657. return;
  1658. }
  1659. /* set the interrupt mask for offloaded ring */
  1660. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1661. mask &= (~(1 << j));
  1662. /*
  1663. * set the interrupt mask to zero for rx offloaded radio.
  1664. */
  1665. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1666. }
  1667. /*
  1668. * group mask for Rx buffer refill ring
  1669. */
  1670. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1671. /* loop and reset the mask for only offloaded ring */
  1672. for (j = 0; j < MAX_PDEV_CNT; j++) {
  1673. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  1674. continue;
  1675. }
  1676. /*
  1677. * Group number corresponding to rx offloaded ring.
  1678. */
  1679. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1680. if (group_number < 0) {
  1681. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1682. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1683. REO_DST, j);
  1684. return;
  1685. }
  1686. /* set the interrupt mask for offloaded ring */
  1687. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1688. group_number);
  1689. mask &= (~(1 << j));
  1690. /*
  1691. * set the interrupt mask to zero for rx offloaded radio.
  1692. */
  1693. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1694. group_number, mask);
  1695. }
  1696. }
  1697. #ifdef IPA_OFFLOAD
  1698. /**
  1699. * dp_reo_remap_config() - configure reo remap register value based
  1700. * nss configuration.
  1701. * based on offload_radio value below remap configuration
  1702. * get applied.
  1703. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  1704. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  1705. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  1706. * 3 - both Radios handled by NSS (remap not required)
  1707. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  1708. *
  1709. * @remap1: output parameter indicates reo remap 1 register value
  1710. * @remap2: output parameter indicates reo remap 2 register value
  1711. * Return: bool type, true if remap is configured else false.
  1712. */
  1713. static bool dp_reo_remap_config(struct dp_soc *soc,
  1714. uint32_t *remap1,
  1715. uint32_t *remap2)
  1716. {
  1717. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  1718. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  1719. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  1720. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  1721. return true;
  1722. }
  1723. #else
  1724. static bool dp_reo_remap_config(struct dp_soc *soc,
  1725. uint32_t *remap1,
  1726. uint32_t *remap2)
  1727. {
  1728. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1729. switch (offload_radio) {
  1730. case 0:
  1731. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1732. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1733. (0x3 << 18) | (0x4 << 21)) << 8;
  1734. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1735. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1736. (0x3 << 18) | (0x4 << 21)) << 8;
  1737. break;
  1738. case 1:
  1739. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  1740. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  1741. (0x2 << 18) | (0x3 << 21)) << 8;
  1742. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  1743. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  1744. (0x4 << 18) | (0x2 << 21)) << 8;
  1745. break;
  1746. case 2:
  1747. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  1748. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  1749. (0x1 << 18) | (0x3 << 21)) << 8;
  1750. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  1751. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  1752. (0x4 << 18) | (0x1 << 21)) << 8;
  1753. break;
  1754. case 3:
  1755. /* return false if both radios are offloaded to NSS */
  1756. return false;
  1757. }
  1758. return true;
  1759. }
  1760. #endif
  1761. /*
  1762. * dp_reo_frag_dst_set() - configure reo register to set the
  1763. * fragment destination ring
  1764. * @soc : Datapath soc
  1765. * @frag_dst_ring : output parameter to set fragment destination ring
  1766. *
  1767. * Based on offload_radio below fragment destination rings is selected
  1768. * 0 - TCL
  1769. * 1 - SW1
  1770. * 2 - SW2
  1771. * 3 - SW3
  1772. * 4 - SW4
  1773. * 5 - Release
  1774. * 6 - FW
  1775. * 7 - alternate select
  1776. *
  1777. * return: void
  1778. */
  1779. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  1780. {
  1781. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1782. switch (offload_radio) {
  1783. case 0:
  1784. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  1785. break;
  1786. case 3:
  1787. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  1788. break;
  1789. default:
  1790. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1791. FL("dp_reo_frag_dst_set invalid offload radio config"));
  1792. break;
  1793. }
  1794. }
  1795. /*
  1796. * dp_soc_cmn_setup() - Common SoC level initializion
  1797. * @soc: Datapath SOC handle
  1798. *
  1799. * This is an internal function used to setup common SOC data structures,
  1800. * to be called from PDEV attach after receiving HW mode capabilities from FW
  1801. */
  1802. static int dp_soc_cmn_setup(struct dp_soc *soc)
  1803. {
  1804. int i;
  1805. struct hal_reo_params reo_params;
  1806. int tx_ring_size;
  1807. int tx_comp_ring_size;
  1808. if (qdf_atomic_read(&soc->cmn_init_done))
  1809. return 0;
  1810. if (dp_hw_link_desc_pool_setup(soc))
  1811. goto fail1;
  1812. /* Setup SRNG rings */
  1813. /* Common rings */
  1814. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  1815. WBM_RELEASE_RING_SIZE)) {
  1816. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1817. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  1818. goto fail1;
  1819. }
  1820. soc->num_tcl_data_rings = 0;
  1821. /* Tx data rings */
  1822. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1823. soc->num_tcl_data_rings =
  1824. wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1825. tx_comp_ring_size =
  1826. wlan_cfg_tx_comp_ring_size(soc->wlan_cfg_ctx);
  1827. tx_ring_size =
  1828. wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  1829. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  1830. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  1831. TCL_DATA, i, 0, tx_ring_size)) {
  1832. QDF_TRACE(QDF_MODULE_ID_DP,
  1833. QDF_TRACE_LEVEL_ERROR,
  1834. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  1835. goto fail1;
  1836. }
  1837. /*
  1838. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  1839. * count
  1840. */
  1841. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  1842. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  1843. QDF_TRACE(QDF_MODULE_ID_DP,
  1844. QDF_TRACE_LEVEL_ERROR,
  1845. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  1846. goto fail1;
  1847. }
  1848. }
  1849. } else {
  1850. /* This will be incremented during per pdev ring setup */
  1851. soc->num_tcl_data_rings = 0;
  1852. }
  1853. if (dp_tx_soc_attach(soc)) {
  1854. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1855. FL("dp_tx_soc_attach failed"));
  1856. goto fail1;
  1857. }
  1858. /* TCL command and status rings */
  1859. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  1860. TCL_CMD_RING_SIZE)) {
  1861. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1862. FL("dp_srng_setup failed for tcl_cmd_ring"));
  1863. goto fail1;
  1864. }
  1865. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  1866. TCL_STATUS_RING_SIZE)) {
  1867. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1868. FL("dp_srng_setup failed for tcl_status_ring"));
  1869. goto fail1;
  1870. }
  1871. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  1872. * descriptors
  1873. */
  1874. /* Rx data rings */
  1875. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1876. soc->num_reo_dest_rings =
  1877. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1878. QDF_TRACE(QDF_MODULE_ID_DP,
  1879. QDF_TRACE_LEVEL_ERROR,
  1880. FL("num_reo_dest_rings %d\n"), soc->num_reo_dest_rings);
  1881. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  1882. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  1883. i, 0, REO_DST_RING_SIZE)) {
  1884. QDF_TRACE(QDF_MODULE_ID_DP,
  1885. QDF_TRACE_LEVEL_ERROR,
  1886. FL("dp_srng_setup failed for reo_dest_ring[%d]"), i);
  1887. goto fail1;
  1888. }
  1889. }
  1890. } else {
  1891. /* This will be incremented during per pdev ring setup */
  1892. soc->num_reo_dest_rings = 0;
  1893. }
  1894. /* LMAC RxDMA to SW Rings configuration */
  1895. if (!wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  1896. /* Only valid for MCL */
  1897. struct dp_pdev *pdev = soc->pdev_list[0];
  1898. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  1899. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  1900. RXDMA_DST, 0, i, RXDMA_ERR_DST_RING_SIZE)) {
  1901. QDF_TRACE(QDF_MODULE_ID_DP,
  1902. QDF_TRACE_LEVEL_ERROR,
  1903. FL("dp_srng_setup failed for rxdma_err_dst_ring"));
  1904. goto fail1;
  1905. }
  1906. }
  1907. }
  1908. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  1909. /* REO reinjection ring */
  1910. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  1911. REO_REINJECT_RING_SIZE)) {
  1912. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1913. FL("dp_srng_setup failed for reo_reinject_ring"));
  1914. goto fail1;
  1915. }
  1916. /* Rx release ring */
  1917. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  1918. RX_RELEASE_RING_SIZE)) {
  1919. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1920. FL("dp_srng_setup failed for rx_rel_ring"));
  1921. goto fail1;
  1922. }
  1923. /* Rx exception ring */
  1924. if (dp_srng_setup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0,
  1925. MAX_REO_DEST_RINGS, REO_EXCEPTION_RING_SIZE)) {
  1926. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1927. FL("dp_srng_setup failed for reo_exception_ring"));
  1928. goto fail1;
  1929. }
  1930. /* REO command and status rings */
  1931. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  1932. REO_CMD_RING_SIZE)) {
  1933. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1934. FL("dp_srng_setup failed for reo_cmd_ring"));
  1935. goto fail1;
  1936. }
  1937. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  1938. TAILQ_INIT(&soc->rx.reo_cmd_list);
  1939. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  1940. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  1941. REO_STATUS_RING_SIZE)) {
  1942. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1943. FL("dp_srng_setup failed for reo_status_ring"));
  1944. goto fail1;
  1945. }
  1946. qdf_spinlock_create(&soc->ast_lock);
  1947. dp_soc_wds_attach(soc);
  1948. /* Reset the cpu ring map if radio is NSS offloaded */
  1949. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  1950. dp_soc_reset_cpu_ring_map(soc);
  1951. dp_soc_reset_intr_mask(soc);
  1952. }
  1953. /* Setup HW REO */
  1954. qdf_mem_zero(&reo_params, sizeof(reo_params));
  1955. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  1956. /*
  1957. * Reo ring remap is not required if both radios
  1958. * are offloaded to NSS
  1959. */
  1960. if (!dp_reo_remap_config(soc,
  1961. &reo_params.remap1,
  1962. &reo_params.remap2))
  1963. goto out;
  1964. reo_params.rx_hash_enabled = true;
  1965. }
  1966. /* setup the global rx defrag waitlist */
  1967. TAILQ_INIT(&soc->rx.defrag.waitlist);
  1968. soc->rx.defrag.timeout_ms =
  1969. wlan_cfg_get_rx_defrag_min_timeout(soc->wlan_cfg_ctx);
  1970. soc->rx.flags.defrag_timeout_check =
  1971. wlan_cfg_get_defrag_timeout_check(soc->wlan_cfg_ctx);
  1972. out:
  1973. /*
  1974. * set the fragment destination ring
  1975. */
  1976. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  1977. hal_reo_setup(soc->hal_soc, &reo_params);
  1978. qdf_atomic_set(&soc->cmn_init_done, 1);
  1979. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  1980. return 0;
  1981. fail1:
  1982. /*
  1983. * Cleanup will be done as part of soc_detach, which will
  1984. * be called on pdev attach failure
  1985. */
  1986. return QDF_STATUS_E_FAILURE;
  1987. }
  1988. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  1989. static void dp_lro_hash_setup(struct dp_soc *soc)
  1990. {
  1991. struct cdp_lro_hash_config lro_hash;
  1992. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  1993. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  1994. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1995. FL("LRO disabled RX hash disabled"));
  1996. return;
  1997. }
  1998. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  1999. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  2000. lro_hash.lro_enable = 1;
  2001. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2002. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2003. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2004. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2005. }
  2006. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  2007. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2008. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2009. LRO_IPV4_SEED_ARR_SZ));
  2010. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2011. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2012. LRO_IPV6_SEED_ARR_SZ));
  2013. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2014. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2015. lro_hash.lro_enable, lro_hash.tcp_flag,
  2016. lro_hash.tcp_flag_mask);
  2017. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2018. QDF_TRACE_LEVEL_ERROR,
  2019. (void *)lro_hash.toeplitz_hash_ipv4,
  2020. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2021. LRO_IPV4_SEED_ARR_SZ));
  2022. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2023. QDF_TRACE_LEVEL_ERROR,
  2024. (void *)lro_hash.toeplitz_hash_ipv6,
  2025. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2026. LRO_IPV6_SEED_ARR_SZ));
  2027. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2028. if (soc->cdp_soc.ol_ops->lro_hash_config)
  2029. (void)soc->cdp_soc.ol_ops->lro_hash_config
  2030. (soc->ctrl_psoc, &lro_hash);
  2031. }
  2032. /*
  2033. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2034. * @soc: data path SoC handle
  2035. * @pdev: Physical device handle
  2036. *
  2037. * Return: 0 - success, > 0 - failure
  2038. */
  2039. #ifdef QCA_HOST2FW_RXBUF_RING
  2040. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2041. struct dp_pdev *pdev)
  2042. {
  2043. int max_mac_rings =
  2044. wlan_cfg_get_num_mac_rings
  2045. (pdev->wlan_cfg_ctx);
  2046. int i;
  2047. for (i = 0; i < max_mac_rings; i++) {
  2048. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2049. "%s: pdev_id %d mac_id %d\n",
  2050. __func__, pdev->pdev_id, i);
  2051. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2052. RXDMA_BUF, 1, i, RXDMA_BUF_RING_SIZE)) {
  2053. QDF_TRACE(QDF_MODULE_ID_DP,
  2054. QDF_TRACE_LEVEL_ERROR,
  2055. FL("failed rx mac ring setup"));
  2056. return QDF_STATUS_E_FAILURE;
  2057. }
  2058. }
  2059. return QDF_STATUS_SUCCESS;
  2060. }
  2061. #else
  2062. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2063. struct dp_pdev *pdev)
  2064. {
  2065. return QDF_STATUS_SUCCESS;
  2066. }
  2067. #endif
  2068. /**
  2069. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2070. * @pdev - DP_PDEV handle
  2071. *
  2072. * Return: void
  2073. */
  2074. static inline void
  2075. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2076. {
  2077. uint8_t map_id;
  2078. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2079. qdf_mem_copy(pdev->dscp_tid_map[map_id], default_dscp_tid_map,
  2080. sizeof(default_dscp_tid_map));
  2081. }
  2082. for (map_id = 0; map_id < HAL_MAX_HW_DSCP_TID_MAPS; map_id++) {
  2083. hal_tx_set_dscp_tid_map(pdev->soc->hal_soc,
  2084. pdev->dscp_tid_map[map_id],
  2085. map_id);
  2086. }
  2087. }
  2088. #ifdef QCA_SUPPORT_SON
  2089. /**
  2090. * dp_mark_peer_inact(): Update peer inactivity status
  2091. * @peer_handle - datapath peer handle
  2092. *
  2093. * Return: void
  2094. */
  2095. void dp_mark_peer_inact(void *peer_handle, bool inactive)
  2096. {
  2097. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  2098. struct dp_pdev *pdev;
  2099. struct dp_soc *soc;
  2100. bool inactive_old;
  2101. if (!peer)
  2102. return;
  2103. pdev = peer->vdev->pdev;
  2104. soc = pdev->soc;
  2105. inactive_old = peer->peer_bs_inact_flag == 1;
  2106. if (!inactive)
  2107. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2108. peer->peer_bs_inact_flag = inactive ? 1 : 0;
  2109. if (inactive_old != inactive) {
  2110. /**
  2111. * Note: a node lookup can happen in RX datapath context
  2112. * when a node changes from inactive to active (at most once
  2113. * per inactivity timeout threshold)
  2114. */
  2115. if (soc->cdp_soc.ol_ops->record_act_change) {
  2116. soc->cdp_soc.ol_ops->record_act_change(pdev->osif_pdev,
  2117. peer->mac_addr.raw, !inactive);
  2118. }
  2119. }
  2120. }
  2121. /**
  2122. * dp_txrx_peer_find_inact_timeout_handler(): Inactivity timeout function
  2123. *
  2124. * Periodically checks the inactivity status
  2125. */
  2126. static os_timer_func(dp_txrx_peer_find_inact_timeout_handler)
  2127. {
  2128. struct dp_pdev *pdev;
  2129. struct dp_vdev *vdev;
  2130. struct dp_peer *peer;
  2131. struct dp_soc *soc;
  2132. int i;
  2133. OS_GET_TIMER_ARG(soc, struct dp_soc *);
  2134. qdf_spin_lock(&soc->peer_ref_mutex);
  2135. for (i = 0; i < soc->pdev_count; i++) {
  2136. pdev = soc->pdev_list[i];
  2137. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2138. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  2139. if (vdev->opmode != wlan_op_mode_ap)
  2140. continue;
  2141. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2142. if (!peer->authorize) {
  2143. /**
  2144. * Inactivity check only interested in
  2145. * connected node
  2146. */
  2147. continue;
  2148. }
  2149. if (peer->peer_bs_inact > soc->pdev_bs_inact_reload) {
  2150. /**
  2151. * This check ensures we do not wait extra long
  2152. * due to the potential race condition
  2153. */
  2154. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2155. }
  2156. if (peer->peer_bs_inact > 0) {
  2157. /* Do not let it wrap around */
  2158. peer->peer_bs_inact--;
  2159. }
  2160. if (peer->peer_bs_inact == 0)
  2161. dp_mark_peer_inact(peer, true);
  2162. }
  2163. }
  2164. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2165. }
  2166. qdf_spin_unlock(&soc->peer_ref_mutex);
  2167. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  2168. soc->pdev_bs_inact_interval * 1000);
  2169. }
  2170. /**
  2171. * dp_free_inact_timer(): free inact timer
  2172. * @timer - inact timer handle
  2173. *
  2174. * Return: bool
  2175. */
  2176. void dp_free_inact_timer(struct dp_soc *soc)
  2177. {
  2178. qdf_timer_free(&soc->pdev_bs_inact_timer);
  2179. }
  2180. #else
  2181. void dp_mark_peer_inact(void *peer, bool inactive)
  2182. {
  2183. return;
  2184. }
  2185. void dp_free_inact_timer(struct dp_soc *soc)
  2186. {
  2187. return;
  2188. }
  2189. #endif
  2190. #ifdef IPA_OFFLOAD
  2191. /**
  2192. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2193. * @soc: data path instance
  2194. * @pdev: core txrx pdev context
  2195. *
  2196. * Return: QDF_STATUS_SUCCESS: success
  2197. * QDF_STATUS_E_RESOURCES: Error return
  2198. */
  2199. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2200. struct dp_pdev *pdev)
  2201. {
  2202. /* Setup second Rx refill buffer ring */
  2203. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2204. IPA_RX_REFILL_BUF_RING_IDX,
  2205. pdev->pdev_id, RXDMA_REFILL_RING_SIZE)) {
  2206. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2207. FL("dp_srng_setup failed second rx refill ring"));
  2208. return QDF_STATUS_E_FAILURE;
  2209. }
  2210. return QDF_STATUS_SUCCESS;
  2211. }
  2212. /**
  2213. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2214. * @soc: data path instance
  2215. * @pdev: core txrx pdev context
  2216. *
  2217. * Return: void
  2218. */
  2219. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2220. struct dp_pdev *pdev)
  2221. {
  2222. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2223. IPA_RX_REFILL_BUF_RING_IDX);
  2224. }
  2225. #else
  2226. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2227. struct dp_pdev *pdev)
  2228. {
  2229. return QDF_STATUS_SUCCESS;
  2230. }
  2231. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2232. struct dp_pdev *pdev)
  2233. {
  2234. }
  2235. #endif
  2236. /*
  2237. * dp_pdev_attach_wifi3() - attach txrx pdev
  2238. * @ctrl_pdev: Opaque PDEV object
  2239. * @txrx_soc: Datapath SOC handle
  2240. * @htc_handle: HTC handle for host-target interface
  2241. * @qdf_osdev: QDF OS device
  2242. * @pdev_id: PDEV ID
  2243. *
  2244. * Return: DP PDEV handle on success, NULL on failure
  2245. */
  2246. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2247. struct cdp_cfg *ctrl_pdev,
  2248. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2249. {
  2250. int tx_ring_size;
  2251. int tx_comp_ring_size;
  2252. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2253. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  2254. int mac_id;
  2255. if (!pdev) {
  2256. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2257. FL("DP PDEV memory allocation failed"));
  2258. goto fail0;
  2259. }
  2260. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach();
  2261. if (!pdev->wlan_cfg_ctx) {
  2262. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2263. FL("pdev cfg_attach failed"));
  2264. qdf_mem_free(pdev);
  2265. goto fail0;
  2266. }
  2267. /*
  2268. * set nss pdev config based on soc config
  2269. */
  2270. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2271. (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx) & (1 << pdev_id)));
  2272. pdev->soc = soc;
  2273. pdev->osif_pdev = ctrl_pdev;
  2274. pdev->pdev_id = pdev_id;
  2275. soc->pdev_list[pdev_id] = pdev;
  2276. soc->pdev_count++;
  2277. TAILQ_INIT(&pdev->vdev_list);
  2278. qdf_spinlock_create(&pdev->vdev_list_lock);
  2279. pdev->vdev_count = 0;
  2280. qdf_spinlock_create(&pdev->tx_mutex);
  2281. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2282. TAILQ_INIT(&pdev->neighbour_peers_list);
  2283. if (dp_soc_cmn_setup(soc)) {
  2284. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2285. FL("dp_soc_cmn_setup failed"));
  2286. goto fail1;
  2287. }
  2288. /* Setup per PDEV TCL rings if configured */
  2289. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2290. tx_ring_size =
  2291. wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  2292. tx_comp_ring_size =
  2293. wlan_cfg_tx_comp_ring_size(soc->wlan_cfg_ctx);
  2294. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2295. pdev_id, pdev_id, tx_ring_size)) {
  2296. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2297. FL("dp_srng_setup failed for tcl_data_ring"));
  2298. goto fail1;
  2299. }
  2300. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2301. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2302. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2303. FL("dp_srng_setup failed for tx_comp_ring"));
  2304. goto fail1;
  2305. }
  2306. soc->num_tcl_data_rings++;
  2307. }
  2308. /* Tx specific init */
  2309. if (dp_tx_pdev_attach(pdev)) {
  2310. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2311. FL("dp_tx_pdev_attach failed"));
  2312. goto fail1;
  2313. }
  2314. /* Setup per PDEV REO rings if configured */
  2315. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2316. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2317. pdev_id, pdev_id, REO_DST_RING_SIZE)) {
  2318. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2319. FL("dp_srng_setup failed for reo_dest_ringn"));
  2320. goto fail1;
  2321. }
  2322. soc->num_reo_dest_rings++;
  2323. }
  2324. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2325. RXDMA_REFILL_RING_SIZE)) {
  2326. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2327. FL("dp_srng_setup failed rx refill ring"));
  2328. goto fail1;
  2329. }
  2330. if (dp_rxdma_ring_setup(soc, pdev)) {
  2331. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2332. FL("RXDMA ring config failed"));
  2333. goto fail1;
  2334. }
  2335. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2336. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2337. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring[mac_id],
  2338. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2339. RXDMA_MONITOR_BUF_RING_SIZE)) {
  2340. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2341. FL("dp_srng_setup failed for rxdma_mon_buf_ring"));
  2342. goto fail1;
  2343. }
  2344. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring[mac_id],
  2345. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2346. RXDMA_MONITOR_DST_RING_SIZE)) {
  2347. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2348. FL("dp_srng_setup failed for rxdma_mon_dst_ring"));
  2349. goto fail1;
  2350. }
  2351. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring[mac_id],
  2352. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2353. RXDMA_MONITOR_STATUS_RING_SIZE)) {
  2354. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2355. FL("dp_srng_setup failed for rxdma_mon_status_ring"));
  2356. goto fail1;
  2357. }
  2358. if (dp_srng_setup(soc, &pdev->rxdma_mon_desc_ring[mac_id],
  2359. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2360. RXDMA_MONITOR_DESC_RING_SIZE)) {
  2361. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2362. "dp_srng_setup failed for rxdma_mon_desc_ring\n");
  2363. goto fail1;
  2364. }
  2365. }
  2366. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2367. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2368. 0, pdev_id, RXDMA_ERR_DST_RING_SIZE)) {
  2369. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2370. FL("dp_srng_setup failed for rxdma_err_dst_ring"));
  2371. goto fail1;
  2372. }
  2373. }
  2374. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2375. goto fail1;
  2376. if (dp_ipa_ring_resource_setup(soc, pdev))
  2377. goto fail1;
  2378. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2379. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2380. FL("dp_ipa_uc_attach failed"));
  2381. goto fail1;
  2382. }
  2383. /* Rx specific init */
  2384. if (dp_rx_pdev_attach(pdev)) {
  2385. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2386. FL("dp_rx_pdev_attach failed"));
  2387. goto fail0;
  2388. }
  2389. DP_STATS_INIT(pdev);
  2390. /* Monitor filter init */
  2391. pdev->mon_filter_mode = MON_FILTER_ALL;
  2392. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2393. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2394. pdev->fp_data_filter = FILTER_DATA_ALL;
  2395. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2396. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2397. pdev->mo_data_filter = FILTER_DATA_ALL;
  2398. #ifndef CONFIG_WIN
  2399. /* MCL */
  2400. dp_local_peer_id_pool_init(pdev);
  2401. #endif
  2402. dp_dscp_tid_map_setup(pdev);
  2403. /* Rx monitor mode specific init */
  2404. if (dp_rx_pdev_mon_attach(pdev)) {
  2405. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2406. "dp_rx_pdev_attach failed\n");
  2407. goto fail1;
  2408. }
  2409. if (dp_wdi_event_attach(pdev)) {
  2410. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2411. "dp_wdi_evet_attach failed\n");
  2412. goto fail1;
  2413. }
  2414. /* set the reo destination during initialization */
  2415. pdev->reo_dest = pdev->pdev_id + 1;
  2416. /*
  2417. * initialize ppdu tlv list
  2418. */
  2419. TAILQ_INIT(&pdev->ppdu_info_list);
  2420. pdev->tlv_count = 0;
  2421. pdev->list_depth = 0;
  2422. return (struct cdp_pdev *)pdev;
  2423. fail1:
  2424. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  2425. fail0:
  2426. return NULL;
  2427. }
  2428. /*
  2429. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2430. * @soc: data path SoC handle
  2431. * @pdev: Physical device handle
  2432. *
  2433. * Return: void
  2434. */
  2435. #ifdef QCA_HOST2FW_RXBUF_RING
  2436. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2437. struct dp_pdev *pdev)
  2438. {
  2439. int max_mac_rings =
  2440. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2441. int i;
  2442. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2443. max_mac_rings : MAX_RX_MAC_RINGS;
  2444. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2445. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2446. RXDMA_BUF, 1);
  2447. qdf_timer_free(&soc->mon_reap_timer);
  2448. }
  2449. #else
  2450. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2451. struct dp_pdev *pdev)
  2452. {
  2453. }
  2454. #endif
  2455. /*
  2456. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2457. * @pdev: device object
  2458. *
  2459. * Return: void
  2460. */
  2461. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2462. {
  2463. struct dp_neighbour_peer *peer = NULL;
  2464. struct dp_neighbour_peer *temp_peer = NULL;
  2465. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2466. neighbour_peer_list_elem, temp_peer) {
  2467. /* delete this peer from the list */
  2468. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2469. peer, neighbour_peer_list_elem);
  2470. qdf_mem_free(peer);
  2471. }
  2472. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2473. }
  2474. /**
  2475. * dp_htt_ppdu_stats_detach() - detach stats resources
  2476. * @pdev: Datapath PDEV handle
  2477. *
  2478. * Return: void
  2479. */
  2480. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  2481. {
  2482. struct ppdu_info *ppdu_info, *ppdu_info_next;
  2483. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  2484. ppdu_info_list_elem, ppdu_info_next) {
  2485. if (!ppdu_info)
  2486. break;
  2487. qdf_assert_always(ppdu_info->nbuf);
  2488. qdf_nbuf_free(ppdu_info->nbuf);
  2489. qdf_mem_free(ppdu_info);
  2490. }
  2491. }
  2492. /*
  2493. * dp_pdev_detach_wifi3() - detach txrx pdev
  2494. * @txrx_pdev: Datapath PDEV handle
  2495. * @force: Force detach
  2496. *
  2497. */
  2498. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  2499. {
  2500. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2501. struct dp_soc *soc = pdev->soc;
  2502. qdf_nbuf_t curr_nbuf, next_nbuf;
  2503. int mac_id;
  2504. dp_wdi_event_detach(pdev);
  2505. dp_tx_pdev_detach(pdev);
  2506. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2507. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2508. TCL_DATA, pdev->pdev_id);
  2509. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2510. WBM2SW_RELEASE, pdev->pdev_id);
  2511. }
  2512. dp_pktlogmod_exit(pdev);
  2513. dp_rx_pdev_detach(pdev);
  2514. dp_rx_pdev_mon_detach(pdev);
  2515. dp_neighbour_peers_detach(pdev);
  2516. qdf_spinlock_destroy(&pdev->tx_mutex);
  2517. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  2518. dp_ipa_uc_detach(soc, pdev);
  2519. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  2520. /* Cleanup per PDEV REO rings if configured */
  2521. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2522. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2523. REO_DST, pdev->pdev_id);
  2524. }
  2525. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2526. dp_rxdma_ring_cleanup(soc, pdev);
  2527. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2528. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring[mac_id],
  2529. RXDMA_MONITOR_BUF, 0);
  2530. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring[mac_id],
  2531. RXDMA_MONITOR_DST, 0);
  2532. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring[mac_id],
  2533. RXDMA_MONITOR_STATUS, 0);
  2534. dp_srng_cleanup(soc, &pdev->rxdma_mon_desc_ring[mac_id],
  2535. RXDMA_MONITOR_DESC, 0);
  2536. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2537. RXDMA_DST, 0);
  2538. }
  2539. curr_nbuf = pdev->invalid_peer_head_msdu;
  2540. while (curr_nbuf) {
  2541. next_nbuf = qdf_nbuf_next(curr_nbuf);
  2542. qdf_nbuf_free(curr_nbuf);
  2543. curr_nbuf = next_nbuf;
  2544. }
  2545. dp_htt_ppdu_stats_detach(pdev);
  2546. soc->pdev_list[pdev->pdev_id] = NULL;
  2547. soc->pdev_count--;
  2548. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2549. qdf_mem_free(pdev->dp_txrx_handle);
  2550. qdf_mem_free(pdev);
  2551. }
  2552. /*
  2553. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2554. * @soc: DP SOC handle
  2555. */
  2556. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2557. {
  2558. struct reo_desc_list_node *desc;
  2559. struct dp_rx_tid *rx_tid;
  2560. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2561. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2562. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2563. rx_tid = &desc->rx_tid;
  2564. qdf_mem_unmap_nbytes_single(soc->osdev,
  2565. rx_tid->hw_qdesc_paddr,
  2566. QDF_DMA_BIDIRECTIONAL,
  2567. rx_tid->hw_qdesc_alloc_size);
  2568. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2569. qdf_mem_free(desc);
  2570. }
  2571. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2572. qdf_list_destroy(&soc->reo_desc_freelist);
  2573. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2574. }
  2575. /*
  2576. * dp_soc_detach_wifi3() - Detach txrx SOC
  2577. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2578. */
  2579. static void dp_soc_detach_wifi3(void *txrx_soc)
  2580. {
  2581. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2582. int i;
  2583. qdf_atomic_set(&soc->cmn_init_done, 0);
  2584. qdf_flush_work(&soc->htt_stats.work);
  2585. qdf_disable_work(&soc->htt_stats.work);
  2586. /* Free pending htt stats messages */
  2587. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  2588. dp_free_inact_timer(soc);
  2589. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2590. if (soc->pdev_list[i])
  2591. dp_pdev_detach_wifi3(
  2592. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2593. }
  2594. dp_peer_find_detach(soc);
  2595. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2596. * SW descriptors
  2597. */
  2598. /* Free the ring memories */
  2599. /* Common rings */
  2600. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2601. dp_tx_soc_detach(soc);
  2602. /* Tx data rings */
  2603. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2604. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2605. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  2606. TCL_DATA, i);
  2607. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  2608. WBM2SW_RELEASE, i);
  2609. }
  2610. }
  2611. /* TCL command and status rings */
  2612. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  2613. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  2614. /* Rx data rings */
  2615. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2616. soc->num_reo_dest_rings =
  2617. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2618. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2619. /* TODO: Get number of rings and ring sizes
  2620. * from wlan_cfg
  2621. */
  2622. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  2623. REO_DST, i);
  2624. }
  2625. }
  2626. /* REO reinjection ring */
  2627. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  2628. /* Rx release ring */
  2629. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  2630. /* Rx exception ring */
  2631. /* TODO: Better to store ring_type and ring_num in
  2632. * dp_srng during setup
  2633. */
  2634. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  2635. /* REO command and status rings */
  2636. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  2637. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  2638. dp_hw_link_desc_pool_cleanup(soc);
  2639. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  2640. qdf_spinlock_destroy(&soc->htt_stats.lock);
  2641. htt_soc_detach(soc->htt_handle);
  2642. dp_reo_cmdlist_destroy(soc);
  2643. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2644. dp_reo_desc_freelist_destroy(soc);
  2645. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  2646. dp_soc_wds_detach(soc);
  2647. qdf_spinlock_destroy(&soc->ast_lock);
  2648. qdf_mem_free(soc);
  2649. }
  2650. /*
  2651. * dp_rxdma_ring_config() - configure the RX DMA rings
  2652. *
  2653. * This function is used to configure the MAC rings.
  2654. * On MCL host provides buffers in Host2FW ring
  2655. * FW refills (copies) buffers to the ring and updates
  2656. * ring_idx in register
  2657. *
  2658. * @soc: data path SoC handle
  2659. *
  2660. * Return: void
  2661. */
  2662. #ifdef QCA_HOST2FW_RXBUF_RING
  2663. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2664. {
  2665. int i;
  2666. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2667. struct dp_pdev *pdev = soc->pdev_list[i];
  2668. if (pdev) {
  2669. int mac_id;
  2670. bool dbs_enable = 0;
  2671. int max_mac_rings =
  2672. wlan_cfg_get_num_mac_rings
  2673. (pdev->wlan_cfg_ctx);
  2674. htt_srng_setup(soc->htt_handle, 0,
  2675. pdev->rx_refill_buf_ring.hal_srng,
  2676. RXDMA_BUF);
  2677. if (pdev->rx_refill_buf_ring2.hal_srng)
  2678. htt_srng_setup(soc->htt_handle, 0,
  2679. pdev->rx_refill_buf_ring2.hal_srng,
  2680. RXDMA_BUF);
  2681. if (soc->cdp_soc.ol_ops->
  2682. is_hw_dbs_2x2_capable) {
  2683. dbs_enable = soc->cdp_soc.ol_ops->
  2684. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  2685. }
  2686. if (dbs_enable) {
  2687. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2688. QDF_TRACE_LEVEL_ERROR,
  2689. FL("DBS enabled max_mac_rings %d\n"),
  2690. max_mac_rings);
  2691. } else {
  2692. max_mac_rings = 1;
  2693. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2694. QDF_TRACE_LEVEL_ERROR,
  2695. FL("DBS disabled, max_mac_rings %d\n"),
  2696. max_mac_rings);
  2697. }
  2698. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2699. FL("pdev_id %d max_mac_rings %d\n"),
  2700. pdev->pdev_id, max_mac_rings);
  2701. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  2702. int mac_for_pdev = dp_get_mac_id_for_pdev(
  2703. mac_id, pdev->pdev_id);
  2704. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2705. QDF_TRACE_LEVEL_ERROR,
  2706. FL("mac_id %d\n"), mac_for_pdev);
  2707. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2708. pdev->rx_mac_buf_ring[mac_id]
  2709. .hal_srng,
  2710. RXDMA_BUF);
  2711. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2712. pdev->rxdma_err_dst_ring[mac_id]
  2713. .hal_srng,
  2714. RXDMA_DST);
  2715. /* Configure monitor mode rings */
  2716. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2717. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  2718. RXDMA_MONITOR_BUF);
  2719. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2720. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  2721. RXDMA_MONITOR_DST);
  2722. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2723. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  2724. RXDMA_MONITOR_STATUS);
  2725. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2726. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  2727. RXDMA_MONITOR_DESC);
  2728. }
  2729. }
  2730. }
  2731. /*
  2732. * Timer to reap rxdma status rings.
  2733. * Needed until we enable ppdu end interrupts
  2734. */
  2735. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  2736. dp_service_mon_rings, (void *)soc,
  2737. QDF_TIMER_TYPE_WAKE_APPS);
  2738. soc->reap_timer_init = 1;
  2739. }
  2740. #else
  2741. /* This is only for WIN */
  2742. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2743. {
  2744. int i;
  2745. int mac_id;
  2746. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2747. struct dp_pdev *pdev = soc->pdev_list[i];
  2748. if (pdev == NULL)
  2749. continue;
  2750. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2751. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  2752. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2753. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  2754. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2755. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  2756. RXDMA_MONITOR_BUF);
  2757. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2758. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  2759. RXDMA_MONITOR_DST);
  2760. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2761. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  2762. RXDMA_MONITOR_STATUS);
  2763. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2764. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  2765. RXDMA_MONITOR_DESC);
  2766. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2767. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  2768. RXDMA_DST);
  2769. }
  2770. }
  2771. }
  2772. #endif
  2773. /*
  2774. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  2775. * @txrx_soc: Datapath SOC handle
  2776. */
  2777. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  2778. {
  2779. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  2780. htt_soc_attach_target(soc->htt_handle);
  2781. dp_rxdma_ring_config(soc);
  2782. DP_STATS_INIT(soc);
  2783. /* initialize work queue for stats processing */
  2784. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  2785. return 0;
  2786. }
  2787. /*
  2788. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  2789. * @txrx_soc: Datapath SOC handle
  2790. */
  2791. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  2792. {
  2793. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  2794. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  2795. }
  2796. /*
  2797. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  2798. * @txrx_soc: Datapath SOC handle
  2799. * @nss_cfg: nss config
  2800. */
  2801. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  2802. {
  2803. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  2804. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  2805. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  2806. /*
  2807. * TODO: masked out based on the per offloaded radio
  2808. */
  2809. if (config == dp_nss_cfg_dbdc) {
  2810. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  2811. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  2812. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  2813. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  2814. }
  2815. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2816. FL("nss-wifi<0> nss config is enabled"));
  2817. }
  2818. /*
  2819. * dp_vdev_attach_wifi3() - attach txrx vdev
  2820. * @txrx_pdev: Datapath PDEV handle
  2821. * @vdev_mac_addr: MAC address of the virtual interface
  2822. * @vdev_id: VDEV Id
  2823. * @wlan_op_mode: VDEV operating mode
  2824. *
  2825. * Return: DP VDEV handle on success, NULL on failure
  2826. */
  2827. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  2828. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  2829. {
  2830. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2831. struct dp_soc *soc = pdev->soc;
  2832. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  2833. if (!vdev) {
  2834. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2835. FL("DP VDEV memory allocation failed"));
  2836. goto fail0;
  2837. }
  2838. vdev->pdev = pdev;
  2839. vdev->vdev_id = vdev_id;
  2840. vdev->opmode = op_mode;
  2841. vdev->osdev = soc->osdev;
  2842. vdev->osif_rx = NULL;
  2843. vdev->osif_rsim_rx_decap = NULL;
  2844. vdev->osif_get_key = NULL;
  2845. vdev->osif_rx_mon = NULL;
  2846. vdev->osif_tx_free_ext = NULL;
  2847. vdev->osif_vdev = NULL;
  2848. vdev->delete.pending = 0;
  2849. vdev->safemode = 0;
  2850. vdev->drop_unenc = 1;
  2851. vdev->sec_type = cdp_sec_type_none;
  2852. #ifdef notyet
  2853. vdev->filters_num = 0;
  2854. #endif
  2855. qdf_mem_copy(
  2856. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  2857. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  2858. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  2859. vdev->dscp_tid_map_id = 0;
  2860. vdev->mcast_enhancement_en = 0;
  2861. /* TODO: Initialize default HTT meta data that will be used in
  2862. * TCL descriptors for packets transmitted from this VDEV
  2863. */
  2864. TAILQ_INIT(&vdev->peer_list);
  2865. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2866. /* add this vdev into the pdev's list */
  2867. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  2868. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2869. pdev->vdev_count++;
  2870. dp_tx_vdev_attach(vdev);
  2871. if ((soc->intr_mode == DP_INTR_POLL) &&
  2872. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  2873. if (pdev->vdev_count == 1)
  2874. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  2875. }
  2876. dp_lro_hash_setup(soc);
  2877. /* LRO */
  2878. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2879. wlan_op_mode_sta == vdev->opmode)
  2880. vdev->lro_enable = true;
  2881. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2882. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  2883. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2884. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  2885. DP_STATS_INIT(vdev);
  2886. if (wlan_op_mode_sta == vdev->opmode)
  2887. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  2888. vdev->mac_addr.raw);
  2889. return (struct cdp_vdev *)vdev;
  2890. fail0:
  2891. return NULL;
  2892. }
  2893. /**
  2894. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  2895. * @vdev: Datapath VDEV handle
  2896. * @osif_vdev: OSIF vdev handle
  2897. * @txrx_ops: Tx and Rx operations
  2898. *
  2899. * Return: DP VDEV handle on success, NULL on failure
  2900. */
  2901. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  2902. void *osif_vdev,
  2903. struct ol_txrx_ops *txrx_ops)
  2904. {
  2905. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2906. vdev->osif_vdev = osif_vdev;
  2907. vdev->osif_rx = txrx_ops->rx.rx;
  2908. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  2909. vdev->osif_get_key = txrx_ops->get_key;
  2910. vdev->osif_rx_mon = txrx_ops->rx.mon;
  2911. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  2912. #ifdef notyet
  2913. #if ATH_SUPPORT_WAPI
  2914. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  2915. #endif
  2916. #endif
  2917. #ifdef UMAC_SUPPORT_PROXY_ARP
  2918. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  2919. #endif
  2920. vdev->me_convert = txrx_ops->me_convert;
  2921. /* TODO: Enable the following once Tx code is integrated */
  2922. if (vdev->mesh_vdev)
  2923. txrx_ops->tx.tx = dp_tx_send_mesh;
  2924. else
  2925. txrx_ops->tx.tx = dp_tx_send;
  2926. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  2927. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2928. "DP Vdev Register success");
  2929. }
  2930. /**
  2931. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  2932. * @vdev: Datapath VDEV handle
  2933. *
  2934. * Return: void
  2935. */
  2936. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  2937. {
  2938. struct dp_pdev *pdev = vdev->pdev;
  2939. struct dp_soc *soc = pdev->soc;
  2940. struct dp_peer *peer;
  2941. uint16_t *peer_ids;
  2942. uint8_t i = 0, j = 0;
  2943. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  2944. if (!peer_ids) {
  2945. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2946. "DP alloc failure - unable to flush peers");
  2947. return;
  2948. }
  2949. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2950. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2951. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  2952. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  2953. if (j < soc->max_peers)
  2954. peer_ids[j++] = peer->peer_ids[i];
  2955. }
  2956. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2957. for (i = 0; i < j ; i++)
  2958. dp_rx_peer_unmap_handler(soc, peer_ids[i]);
  2959. qdf_mem_free(peer_ids);
  2960. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2961. FL("Flushed peers for vdev object %pK "), vdev);
  2962. }
  2963. /*
  2964. * dp_vdev_detach_wifi3() - Detach txrx vdev
  2965. * @txrx_vdev: Datapath VDEV handle
  2966. * @callback: Callback OL_IF on completion of detach
  2967. * @cb_context: Callback context
  2968. *
  2969. */
  2970. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  2971. ol_txrx_vdev_delete_cb callback, void *cb_context)
  2972. {
  2973. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2974. struct dp_pdev *pdev = vdev->pdev;
  2975. struct dp_soc *soc = pdev->soc;
  2976. /* preconditions */
  2977. qdf_assert(vdev);
  2978. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2979. /* remove the vdev from its parent pdev's list */
  2980. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  2981. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2982. if (wlan_op_mode_sta == vdev->opmode)
  2983. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  2984. /*
  2985. * If Target is hung, flush all peers before detaching vdev
  2986. * this will free all references held due to missing
  2987. * unmap commands from Target
  2988. */
  2989. if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  2990. dp_vdev_flush_peers(vdev);
  2991. /*
  2992. * Use peer_ref_mutex while accessing peer_list, in case
  2993. * a peer is in the process of being removed from the list.
  2994. */
  2995. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2996. /* check that the vdev has no peers allocated */
  2997. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  2998. /* debug print - will be removed later */
  2999. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3000. FL("not deleting vdev object %pK (%pM)"
  3001. "until deletion finishes for all its peers"),
  3002. vdev, vdev->mac_addr.raw);
  3003. /* indicate that the vdev needs to be deleted */
  3004. vdev->delete.pending = 1;
  3005. vdev->delete.callback = callback;
  3006. vdev->delete.context = cb_context;
  3007. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3008. return;
  3009. }
  3010. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3011. dp_tx_vdev_detach(vdev);
  3012. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3013. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3014. qdf_mem_free(vdev);
  3015. if (callback)
  3016. callback(cb_context);
  3017. }
  3018. /*
  3019. * dp_peer_create_wifi3() - attach txrx peer
  3020. * @txrx_vdev: Datapath VDEV handle
  3021. * @peer_mac_addr: Peer MAC address
  3022. *
  3023. * Return: DP peeer handle on success, NULL on failure
  3024. */
  3025. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  3026. uint8_t *peer_mac_addr)
  3027. {
  3028. struct dp_peer *peer;
  3029. int i;
  3030. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3031. struct dp_pdev *pdev;
  3032. struct dp_soc *soc;
  3033. /* preconditions */
  3034. qdf_assert(vdev);
  3035. qdf_assert(peer_mac_addr);
  3036. pdev = vdev->pdev;
  3037. soc = pdev->soc;
  3038. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr,
  3039. 0, vdev->vdev_id);
  3040. if (peer) {
  3041. peer->delete_in_progress = false;
  3042. qdf_spin_lock_bh(&soc->ast_lock);
  3043. TAILQ_INIT(&peer->ast_entry_list);
  3044. qdf_spin_unlock_bh(&soc->ast_lock);
  3045. /*
  3046. * on peer create, peer ref count decrements, sice new peer is not
  3047. * getting created earlier reference is reused, peer_unref_delete will
  3048. * take care of incrementing count
  3049. * */
  3050. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3051. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->osif_pdev,
  3052. vdev->vdev_id, peer->mac_addr.raw);
  3053. }
  3054. DP_STATS_INIT(peer);
  3055. return (void *)peer;
  3056. }
  3057. #ifdef notyet
  3058. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  3059. soc->mempool_ol_ath_peer);
  3060. #else
  3061. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  3062. #endif
  3063. if (!peer)
  3064. return NULL; /* failure */
  3065. qdf_mem_zero(peer, sizeof(struct dp_peer));
  3066. TAILQ_INIT(&peer->ast_entry_list);
  3067. /* store provided params */
  3068. peer->vdev = vdev;
  3069. dp_peer_add_ast(soc, peer, peer_mac_addr, CDP_TXRX_AST_TYPE_STATIC, 0);
  3070. qdf_spinlock_create(&peer->peer_info_lock);
  3071. qdf_mem_copy(
  3072. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3073. /* TODO: See of rx_opt_proc is really required */
  3074. peer->rx_opt_proc = soc->rx_opt_proc;
  3075. /* initialize the peer_id */
  3076. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3077. peer->peer_ids[i] = HTT_INVALID_PEER;
  3078. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3079. qdf_atomic_init(&peer->ref_cnt);
  3080. /* keep one reference for attach */
  3081. qdf_atomic_inc(&peer->ref_cnt);
  3082. /* add this peer into the vdev's list */
  3083. if (wlan_op_mode_sta == vdev->opmode)
  3084. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  3085. else
  3086. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  3087. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3088. /* TODO: See if hash based search is required */
  3089. dp_peer_find_hash_add(soc, peer);
  3090. /* Initialize the peer state */
  3091. peer->state = OL_TXRX_PEER_STATE_DISC;
  3092. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3093. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  3094. vdev, peer, peer->mac_addr.raw,
  3095. qdf_atomic_read(&peer->ref_cnt));
  3096. /*
  3097. * For every peer MAp message search and set if bss_peer
  3098. */
  3099. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  3100. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3101. "vdev bss_peer!!!!");
  3102. peer->bss_peer = 1;
  3103. vdev->vap_bss_peer = peer;
  3104. }
  3105. #ifndef CONFIG_WIN
  3106. dp_local_peer_id_alloc(pdev, peer);
  3107. #endif
  3108. DP_STATS_INIT(peer);
  3109. return (void *)peer;
  3110. }
  3111. /*
  3112. * dp_peer_setup_wifi3() - initialize the peer
  3113. * @vdev_hdl: virtual device object
  3114. * @peer: Peer object
  3115. *
  3116. * Return: void
  3117. */
  3118. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  3119. {
  3120. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  3121. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3122. struct dp_pdev *pdev;
  3123. struct dp_soc *soc;
  3124. bool hash_based = 0;
  3125. enum cdp_host_reo_dest_ring reo_dest;
  3126. /* preconditions */
  3127. qdf_assert(vdev);
  3128. qdf_assert(peer);
  3129. pdev = vdev->pdev;
  3130. soc = pdev->soc;
  3131. peer->last_assoc_rcvd = 0;
  3132. peer->last_disassoc_rcvd = 0;
  3133. peer->last_deauth_rcvd = 0;
  3134. /*
  3135. * hash based steering is disabled for Radios which are offloaded
  3136. * to NSS
  3137. */
  3138. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  3139. hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  3140. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3141. FL("hash based steering for pdev: %d is %d\n"),
  3142. pdev->pdev_id, hash_based);
  3143. /*
  3144. * Below line of code will ensure the proper reo_dest ring is choosen
  3145. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  3146. */
  3147. reo_dest = pdev->reo_dest;
  3148. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  3149. /* TODO: Check the destination ring number to be passed to FW */
  3150. soc->cdp_soc.ol_ops->peer_set_default_routing(
  3151. pdev->osif_pdev, peer->mac_addr.raw,
  3152. peer->vdev->vdev_id, hash_based, reo_dest);
  3153. }
  3154. dp_peer_rx_init(pdev, peer);
  3155. return;
  3156. }
  3157. /*
  3158. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  3159. * @vdev_handle: virtual device object
  3160. * @htt_pkt_type: type of pkt
  3161. *
  3162. * Return: void
  3163. */
  3164. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  3165. enum htt_cmn_pkt_type val)
  3166. {
  3167. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3168. vdev->tx_encap_type = val;
  3169. }
  3170. /*
  3171. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  3172. * @vdev_handle: virtual device object
  3173. * @htt_pkt_type: type of pkt
  3174. *
  3175. * Return: void
  3176. */
  3177. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  3178. enum htt_cmn_pkt_type val)
  3179. {
  3180. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3181. vdev->rx_decap_type = val;
  3182. }
  3183. /*
  3184. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  3185. * @pdev_handle: physical device object
  3186. * @val: reo destination ring index (1 - 4)
  3187. *
  3188. * Return: void
  3189. */
  3190. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  3191. enum cdp_host_reo_dest_ring val)
  3192. {
  3193. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3194. if (pdev)
  3195. pdev->reo_dest = val;
  3196. }
  3197. /*
  3198. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  3199. * @pdev_handle: physical device object
  3200. *
  3201. * Return: reo destination ring index
  3202. */
  3203. static enum cdp_host_reo_dest_ring
  3204. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  3205. {
  3206. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3207. if (pdev)
  3208. return pdev->reo_dest;
  3209. else
  3210. return cdp_host_reo_dest_ring_unknown;
  3211. }
  3212. #ifdef QCA_SUPPORT_SON
  3213. static void dp_son_peer_authorize(struct dp_peer *peer)
  3214. {
  3215. struct dp_soc *soc;
  3216. soc = peer->vdev->pdev->soc;
  3217. peer->peer_bs_inact_flag = 0;
  3218. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3219. return;
  3220. }
  3221. #else
  3222. static void dp_son_peer_authorize(struct dp_peer *peer)
  3223. {
  3224. return;
  3225. }
  3226. #endif
  3227. /*
  3228. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  3229. * @pdev_handle: device object
  3230. * @val: value to be set
  3231. *
  3232. * Return: void
  3233. */
  3234. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3235. uint32_t val)
  3236. {
  3237. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3238. /* Enable/Disable smart mesh filtering. This flag will be checked
  3239. * during rx processing to check if packets are from NAC clients.
  3240. */
  3241. pdev->filter_neighbour_peers = val;
  3242. return 0;
  3243. }
  3244. /*
  3245. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  3246. * address for smart mesh filtering
  3247. * @pdev_handle: device object
  3248. * @cmd: Add/Del command
  3249. * @macaddr: nac client mac address
  3250. *
  3251. * Return: void
  3252. */
  3253. static int dp_update_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3254. uint32_t cmd, uint8_t *macaddr)
  3255. {
  3256. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3257. struct dp_neighbour_peer *peer = NULL;
  3258. if (!macaddr)
  3259. goto fail0;
  3260. /* Store address of NAC (neighbour peer) which will be checked
  3261. * against TA of received packets.
  3262. */
  3263. if (cmd == DP_NAC_PARAM_ADD) {
  3264. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  3265. sizeof(*peer));
  3266. if (!peer) {
  3267. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3268. FL("DP neighbour peer node memory allocation failed"));
  3269. goto fail0;
  3270. }
  3271. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  3272. macaddr, DP_MAC_ADDR_LEN);
  3273. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3274. /* add this neighbour peer into the list */
  3275. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  3276. neighbour_peer_list_elem);
  3277. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3278. return 1;
  3279. } else if (cmd == DP_NAC_PARAM_DEL) {
  3280. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3281. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3282. neighbour_peer_list_elem) {
  3283. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  3284. macaddr, DP_MAC_ADDR_LEN)) {
  3285. /* delete this peer from the list */
  3286. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3287. peer, neighbour_peer_list_elem);
  3288. qdf_mem_free(peer);
  3289. break;
  3290. }
  3291. }
  3292. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3293. return 1;
  3294. }
  3295. fail0:
  3296. return 0;
  3297. }
  3298. /*
  3299. * dp_get_sec_type() - Get the security type
  3300. * @peer: Datapath peer handle
  3301. * @sec_idx: Security id (mcast, ucast)
  3302. *
  3303. * return sec_type: Security type
  3304. */
  3305. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  3306. {
  3307. struct dp_peer *dpeer = (struct dp_peer *)peer;
  3308. return dpeer->security[sec_idx].sec_type;
  3309. }
  3310. /*
  3311. * dp_peer_authorize() - authorize txrx peer
  3312. * @peer_handle: Datapath peer handle
  3313. * @authorize
  3314. *
  3315. */
  3316. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  3317. {
  3318. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3319. struct dp_soc *soc;
  3320. if (peer != NULL) {
  3321. soc = peer->vdev->pdev->soc;
  3322. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3323. dp_son_peer_authorize(peer);
  3324. peer->authorize = authorize ? 1 : 0;
  3325. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3326. }
  3327. }
  3328. #ifdef QCA_SUPPORT_SON
  3329. /*
  3330. * dp_txrx_update_inact_threshold() - Update inact timer threshold
  3331. * @pdev_handle: Device handle
  3332. * @new_threshold : updated threshold value
  3333. *
  3334. */
  3335. static void
  3336. dp_txrx_update_inact_threshold(struct cdp_pdev *pdev_handle,
  3337. u_int16_t new_threshold)
  3338. {
  3339. struct dp_vdev *vdev;
  3340. struct dp_peer *peer;
  3341. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3342. struct dp_soc *soc = pdev->soc;
  3343. u_int16_t old_threshold = soc->pdev_bs_inact_reload;
  3344. if (old_threshold == new_threshold)
  3345. return;
  3346. soc->pdev_bs_inact_reload = new_threshold;
  3347. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3348. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3349. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3350. if (vdev->opmode != wlan_op_mode_ap)
  3351. continue;
  3352. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3353. if (!peer->authorize)
  3354. continue;
  3355. if (old_threshold - peer->peer_bs_inact >=
  3356. new_threshold) {
  3357. dp_mark_peer_inact((void *)peer, true);
  3358. peer->peer_bs_inact = 0;
  3359. } else {
  3360. peer->peer_bs_inact = new_threshold -
  3361. (old_threshold - peer->peer_bs_inact);
  3362. }
  3363. }
  3364. }
  3365. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3366. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3367. }
  3368. /**
  3369. * dp_txrx_reset_inact_count(): Reset inact count
  3370. * @pdev_handle - device handle
  3371. *
  3372. * Return: void
  3373. */
  3374. static void
  3375. dp_txrx_reset_inact_count(struct cdp_pdev *pdev_handle)
  3376. {
  3377. struct dp_vdev *vdev = NULL;
  3378. struct dp_peer *peer = NULL;
  3379. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3380. struct dp_soc *soc = pdev->soc;
  3381. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3382. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3383. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3384. if (vdev->opmode != wlan_op_mode_ap)
  3385. continue;
  3386. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3387. if (!peer->authorize)
  3388. continue;
  3389. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3390. }
  3391. }
  3392. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3393. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3394. }
  3395. /**
  3396. * dp_set_inact_params(): set inactivity params
  3397. * @pdev_handle - device handle
  3398. * @inact_check_interval - inactivity interval
  3399. * @inact_normal - Inactivity normal
  3400. * @inact_overload - Inactivity overload
  3401. *
  3402. * Return: bool
  3403. */
  3404. bool dp_set_inact_params(struct cdp_pdev *pdev_handle,
  3405. u_int16_t inact_check_interval,
  3406. u_int16_t inact_normal, u_int16_t inact_overload)
  3407. {
  3408. struct dp_soc *soc;
  3409. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3410. if (!pdev)
  3411. return false;
  3412. soc = pdev->soc;
  3413. if (!soc)
  3414. return false;
  3415. soc->pdev_bs_inact_interval = inact_check_interval;
  3416. soc->pdev_bs_inact_normal = inact_normal;
  3417. soc->pdev_bs_inact_overload = inact_overload;
  3418. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3419. soc->pdev_bs_inact_normal);
  3420. return true;
  3421. }
  3422. /**
  3423. * dp_start_inact_timer(): Inactivity timer start
  3424. * @pdev_handle - device handle
  3425. * @enable - Inactivity timer start/stop
  3426. *
  3427. * Return: bool
  3428. */
  3429. bool dp_start_inact_timer(struct cdp_pdev *pdev_handle, bool enable)
  3430. {
  3431. struct dp_soc *soc;
  3432. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3433. if (!pdev)
  3434. return false;
  3435. soc = pdev->soc;
  3436. if (!soc)
  3437. return false;
  3438. if (enable) {
  3439. dp_txrx_reset_inact_count((struct cdp_pdev *)pdev);
  3440. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  3441. soc->pdev_bs_inact_interval * 1000);
  3442. } else {
  3443. qdf_timer_stop(&soc->pdev_bs_inact_timer);
  3444. }
  3445. return true;
  3446. }
  3447. /**
  3448. * dp_set_overload(): Set inactivity overload
  3449. * @pdev_handle - device handle
  3450. * @overload - overload status
  3451. *
  3452. * Return: void
  3453. */
  3454. void dp_set_overload(struct cdp_pdev *pdev_handle, bool overload)
  3455. {
  3456. struct dp_soc *soc;
  3457. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3458. if (!pdev)
  3459. return;
  3460. soc = pdev->soc;
  3461. if (!soc)
  3462. return;
  3463. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3464. overload ? soc->pdev_bs_inact_overload :
  3465. soc->pdev_bs_inact_normal);
  3466. }
  3467. /**
  3468. * dp_peer_is_inact(): check whether peer is inactive
  3469. * @peer_handle - datapath peer handle
  3470. *
  3471. * Return: bool
  3472. */
  3473. bool dp_peer_is_inact(void *peer_handle)
  3474. {
  3475. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3476. if (!peer)
  3477. return false;
  3478. return peer->peer_bs_inact_flag == 1;
  3479. }
  3480. /**
  3481. * dp_init_inact_timer: initialize the inact timer
  3482. * @soc - SOC handle
  3483. *
  3484. * Return: void
  3485. */
  3486. void dp_init_inact_timer(struct dp_soc *soc)
  3487. {
  3488. qdf_timer_init(soc->osdev, &soc->pdev_bs_inact_timer,
  3489. dp_txrx_peer_find_inact_timeout_handler,
  3490. (void *)soc, QDF_TIMER_TYPE_WAKE_APPS);
  3491. }
  3492. #else
  3493. bool dp_set_inact_params(struct cdp_pdev *pdev, u_int16_t inact_check_interval,
  3494. u_int16_t inact_normal, u_int16_t inact_overload)
  3495. {
  3496. return false;
  3497. }
  3498. bool dp_start_inact_timer(struct cdp_pdev *pdev, bool enable)
  3499. {
  3500. return false;
  3501. }
  3502. void dp_set_overload(struct cdp_pdev *pdev, bool overload)
  3503. {
  3504. return;
  3505. }
  3506. void dp_init_inact_timer(struct dp_soc *soc)
  3507. {
  3508. return;
  3509. }
  3510. bool dp_peer_is_inact(void *peer)
  3511. {
  3512. return false;
  3513. }
  3514. #endif
  3515. /*
  3516. * dp_peer_unref_delete() - unref and delete peer
  3517. * @peer_handle: Datapath peer handle
  3518. *
  3519. */
  3520. void dp_peer_unref_delete(void *peer_handle)
  3521. {
  3522. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3523. struct dp_peer *bss_peer = NULL;
  3524. struct dp_vdev *vdev = peer->vdev;
  3525. struct dp_pdev *pdev = vdev->pdev;
  3526. struct dp_soc *soc = pdev->soc;
  3527. struct dp_peer *tmppeer;
  3528. int found = 0;
  3529. uint16_t peer_id;
  3530. uint16_t vdev_id;
  3531. /*
  3532. * Hold the lock all the way from checking if the peer ref count
  3533. * is zero until the peer references are removed from the hash
  3534. * table and vdev list (if the peer ref count is zero).
  3535. * This protects against a new HL tx operation starting to use the
  3536. * peer object just after this function concludes it's done being used.
  3537. * Furthermore, the lock needs to be held while checking whether the
  3538. * vdev's list of peers is empty, to make sure that list is not modified
  3539. * concurrently with the empty check.
  3540. */
  3541. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3542. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3543. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  3544. peer, qdf_atomic_read(&peer->ref_cnt));
  3545. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  3546. peer_id = peer->peer_ids[0];
  3547. vdev_id = vdev->vdev_id;
  3548. /*
  3549. * Make sure that the reference to the peer in
  3550. * peer object map is removed
  3551. */
  3552. if (peer_id != HTT_INVALID_PEER)
  3553. soc->peer_id_to_obj_map[peer_id] = NULL;
  3554. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3555. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  3556. /* remove the reference to the peer from the hash table */
  3557. dp_peer_find_hash_remove(soc, peer);
  3558. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  3559. if (tmppeer == peer) {
  3560. found = 1;
  3561. break;
  3562. }
  3563. }
  3564. if (found) {
  3565. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  3566. peer_list_elem);
  3567. } else {
  3568. /*Ignoring the remove operation as peer not found*/
  3569. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3570. "peer %pK not found in vdev (%pK)->peer_list:%pK",
  3571. peer, vdev, &peer->vdev->peer_list);
  3572. }
  3573. /* cleanup the peer data */
  3574. dp_peer_cleanup(vdev, peer);
  3575. /* check whether the parent vdev has no peers left */
  3576. if (TAILQ_EMPTY(&vdev->peer_list)) {
  3577. /*
  3578. * Now that there are no references to the peer, we can
  3579. * release the peer reference lock.
  3580. */
  3581. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3582. /*
  3583. * Check if the parent vdev was waiting for its peers
  3584. * to be deleted, in order for it to be deleted too.
  3585. */
  3586. if (vdev->delete.pending) {
  3587. ol_txrx_vdev_delete_cb vdev_delete_cb =
  3588. vdev->delete.callback;
  3589. void *vdev_delete_context =
  3590. vdev->delete.context;
  3591. QDF_TRACE(QDF_MODULE_ID_DP,
  3592. QDF_TRACE_LEVEL_INFO_HIGH,
  3593. FL("deleting vdev object %pK (%pM)"
  3594. " - its last peer is done"),
  3595. vdev, vdev->mac_addr.raw);
  3596. /* all peers are gone, go ahead and delete it */
  3597. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  3598. FLOW_TYPE_VDEV,
  3599. vdev_id);
  3600. dp_tx_vdev_detach(vdev);
  3601. QDF_TRACE(QDF_MODULE_ID_DP,
  3602. QDF_TRACE_LEVEL_INFO_HIGH,
  3603. FL("deleting vdev object %pK (%pM)"),
  3604. vdev, vdev->mac_addr.raw);
  3605. qdf_mem_free(vdev);
  3606. vdev = NULL;
  3607. if (vdev_delete_cb)
  3608. vdev_delete_cb(vdev_delete_context);
  3609. }
  3610. } else {
  3611. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3612. }
  3613. if (vdev) {
  3614. if (vdev->vap_bss_peer == peer) {
  3615. vdev->vap_bss_peer = NULL;
  3616. }
  3617. }
  3618. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3619. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->osif_pdev,
  3620. vdev_id, peer->mac_addr.raw);
  3621. }
  3622. if (!vdev || !vdev->vap_bss_peer) {
  3623. goto free_peer;
  3624. }
  3625. #ifdef notyet
  3626. qdf_mempool_free(soc->osdev, soc->mempool_ol_ath_peer, peer);
  3627. #else
  3628. bss_peer = vdev->vap_bss_peer;
  3629. DP_UPDATE_STATS(bss_peer, peer);
  3630. free_peer:
  3631. qdf_mem_free(peer);
  3632. #endif
  3633. } else {
  3634. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3635. }
  3636. }
  3637. /*
  3638. * dp_peer_detach_wifi3() – Detach txrx peer
  3639. * @peer_handle: Datapath peer handle
  3640. * @bitmap: bitmap indicating special handling of request.
  3641. *
  3642. */
  3643. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  3644. {
  3645. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3646. /* redirect the peer's rx delivery function to point to a
  3647. * discard func
  3648. */
  3649. peer->rx_opt_proc = dp_rx_discard;
  3650. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3651. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  3652. #ifndef CONFIG_WIN
  3653. dp_local_peer_id_free(peer->vdev->pdev, peer);
  3654. #endif
  3655. qdf_spinlock_destroy(&peer->peer_info_lock);
  3656. /*
  3657. * Remove the reference added during peer_attach.
  3658. * The peer will still be left allocated until the
  3659. * PEER_UNMAP message arrives to remove the other
  3660. * reference, added by the PEER_MAP message.
  3661. */
  3662. dp_peer_unref_delete(peer_handle);
  3663. }
  3664. /*
  3665. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  3666. * @peer_handle: Datapath peer handle
  3667. *
  3668. */
  3669. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  3670. {
  3671. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  3672. return vdev->mac_addr.raw;
  3673. }
  3674. /*
  3675. * dp_vdev_set_wds() - Enable per packet stats
  3676. * @vdev_handle: DP VDEV handle
  3677. * @val: value
  3678. *
  3679. * Return: none
  3680. */
  3681. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  3682. {
  3683. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3684. vdev->wds_enabled = val;
  3685. return 0;
  3686. }
  3687. /*
  3688. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  3689. * @peer_handle: Datapath peer handle
  3690. *
  3691. */
  3692. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  3693. uint8_t vdev_id)
  3694. {
  3695. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  3696. struct dp_vdev *vdev = NULL;
  3697. if (qdf_unlikely(!pdev))
  3698. return NULL;
  3699. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3700. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3701. if (vdev->vdev_id == vdev_id)
  3702. break;
  3703. }
  3704. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3705. return (struct cdp_vdev *)vdev;
  3706. }
  3707. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  3708. {
  3709. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3710. return vdev->opmode;
  3711. }
  3712. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  3713. {
  3714. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  3715. struct dp_pdev *pdev = vdev->pdev;
  3716. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  3717. }
  3718. /**
  3719. * dp_reset_monitor_mode() - Disable monitor mode
  3720. * @pdev_handle: Datapath PDEV handle
  3721. *
  3722. * Return: 0 on success, not 0 on failure
  3723. */
  3724. static int dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  3725. {
  3726. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3727. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3728. struct dp_soc *soc = pdev->soc;
  3729. uint8_t pdev_id;
  3730. int mac_id;
  3731. pdev_id = pdev->pdev_id;
  3732. soc = pdev->soc;
  3733. qdf_spin_lock_bh(&pdev->mon_lock);
  3734. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3735. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3736. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  3737. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3738. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3739. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3740. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3741. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3742. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  3743. }
  3744. pdev->monitor_vdev = NULL;
  3745. qdf_spin_unlock_bh(&pdev->mon_lock);
  3746. return 0;
  3747. }
  3748. /**
  3749. * dp_set_nac() - set peer_nac
  3750. * @peer_handle: Datapath PEER handle
  3751. *
  3752. * Return: void
  3753. */
  3754. static void dp_set_nac(struct cdp_peer *peer_handle)
  3755. {
  3756. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3757. peer->nac = 1;
  3758. }
  3759. /**
  3760. * dp_get_tx_pending() - read pending tx
  3761. * @pdev_handle: Datapath PDEV handle
  3762. *
  3763. * Return: outstanding tx
  3764. */
  3765. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  3766. {
  3767. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3768. return qdf_atomic_read(&pdev->num_tx_outstanding);
  3769. }
  3770. /**
  3771. * dp_get_peer_mac_from_peer_id() - get peer mac
  3772. * @pdev_handle: Datapath PDEV handle
  3773. * @peer_id: Peer ID
  3774. * @peer_mac: MAC addr of PEER
  3775. *
  3776. * Return: void
  3777. */
  3778. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  3779. uint32_t peer_id, uint8_t *peer_mac)
  3780. {
  3781. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3782. struct dp_peer *peer;
  3783. if (pdev && peer_mac) {
  3784. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  3785. if (peer && peer->mac_addr.raw) {
  3786. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  3787. DP_MAC_ADDR_LEN);
  3788. }
  3789. }
  3790. }
  3791. /**
  3792. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  3793. * @vdev_handle: Datapath VDEV handle
  3794. * @smart_monitor: Flag to denote if its smart monitor mode
  3795. *
  3796. * Return: 0 on success, not 0 on failure
  3797. */
  3798. static int dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  3799. uint8_t smart_monitor)
  3800. {
  3801. /* Many monitor VAPs can exists in a system but only one can be up at
  3802. * anytime
  3803. */
  3804. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3805. struct dp_pdev *pdev;
  3806. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3807. struct dp_soc *soc;
  3808. uint8_t pdev_id;
  3809. int mac_id;
  3810. qdf_assert(vdev);
  3811. pdev = vdev->pdev;
  3812. pdev_id = pdev->pdev_id;
  3813. soc = pdev->soc;
  3814. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  3815. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  3816. pdev, pdev_id, soc, vdev);
  3817. /*Check if current pdev's monitor_vdev exists */
  3818. if (pdev->monitor_vdev) {
  3819. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3820. "vdev=%pK\n", vdev);
  3821. qdf_assert(vdev);
  3822. }
  3823. pdev->monitor_vdev = vdev;
  3824. /* If smart monitor mode, do not configure monitor ring */
  3825. if (smart_monitor)
  3826. return QDF_STATUS_SUCCESS;
  3827. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  3828. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]\n",
  3829. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  3830. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  3831. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  3832. pdev->mo_data_filter);
  3833. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3834. htt_tlv_filter.mpdu_start = 1;
  3835. htt_tlv_filter.msdu_start = 1;
  3836. htt_tlv_filter.packet = 1;
  3837. htt_tlv_filter.msdu_end = 1;
  3838. htt_tlv_filter.mpdu_end = 1;
  3839. htt_tlv_filter.packet_header = 1;
  3840. htt_tlv_filter.attention = 1;
  3841. htt_tlv_filter.ppdu_start = 0;
  3842. htt_tlv_filter.ppdu_end = 0;
  3843. htt_tlv_filter.ppdu_end_user_stats = 0;
  3844. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  3845. htt_tlv_filter.ppdu_end_status_done = 0;
  3846. htt_tlv_filter.header_per_msdu = 1;
  3847. htt_tlv_filter.enable_fp =
  3848. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  3849. htt_tlv_filter.enable_md = 0;
  3850. htt_tlv_filter.enable_mo =
  3851. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  3852. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  3853. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  3854. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  3855. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  3856. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  3857. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  3858. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3859. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  3860. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3861. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3862. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3863. }
  3864. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3865. htt_tlv_filter.mpdu_start = 1;
  3866. htt_tlv_filter.msdu_start = 0;
  3867. htt_tlv_filter.packet = 0;
  3868. htt_tlv_filter.msdu_end = 0;
  3869. htt_tlv_filter.mpdu_end = 0;
  3870. htt_tlv_filter.attention = 0;
  3871. htt_tlv_filter.ppdu_start = 1;
  3872. htt_tlv_filter.ppdu_end = 1;
  3873. htt_tlv_filter.ppdu_end_user_stats = 1;
  3874. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  3875. htt_tlv_filter.ppdu_end_status_done = 1;
  3876. htt_tlv_filter.enable_fp = 1;
  3877. htt_tlv_filter.enable_md = 0;
  3878. htt_tlv_filter.enable_mo = 1;
  3879. if (pdev->mcopy_mode) {
  3880. htt_tlv_filter.packet_header = 1;
  3881. }
  3882. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  3883. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  3884. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  3885. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  3886. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  3887. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  3888. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3889. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  3890. pdev->pdev_id);
  3891. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3892. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3893. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  3894. }
  3895. return QDF_STATUS_SUCCESS;
  3896. }
  3897. /**
  3898. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  3899. * @pdev_handle: Datapath PDEV handle
  3900. * @filter_val: Flag to select Filter for monitor mode
  3901. * Return: 0 on success, not 0 on failure
  3902. */
  3903. static int dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  3904. struct cdp_monitor_filter *filter_val)
  3905. {
  3906. /* Many monitor VAPs can exists in a system but only one can be up at
  3907. * anytime
  3908. */
  3909. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3910. struct dp_vdev *vdev = pdev->monitor_vdev;
  3911. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3912. struct dp_soc *soc;
  3913. uint8_t pdev_id;
  3914. int mac_id;
  3915. pdev_id = pdev->pdev_id;
  3916. soc = pdev->soc;
  3917. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  3918. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  3919. pdev, pdev_id, soc, vdev);
  3920. /*Check if current pdev's monitor_vdev exists */
  3921. if (!pdev->monitor_vdev) {
  3922. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3923. "vdev=%pK\n", vdev);
  3924. qdf_assert(vdev);
  3925. }
  3926. /* update filter mode, type in pdev structure */
  3927. pdev->mon_filter_mode = filter_val->mode;
  3928. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  3929. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  3930. pdev->fp_data_filter = filter_val->fp_data;
  3931. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  3932. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  3933. pdev->mo_data_filter = filter_val->mo_data;
  3934. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  3935. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]\n",
  3936. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  3937. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  3938. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  3939. pdev->mo_data_filter);
  3940. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3941. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3942. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  3943. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3944. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3945. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3946. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3947. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3948. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  3949. }
  3950. htt_tlv_filter.mpdu_start = 1;
  3951. htt_tlv_filter.msdu_start = 1;
  3952. htt_tlv_filter.packet = 1;
  3953. htt_tlv_filter.msdu_end = 1;
  3954. htt_tlv_filter.mpdu_end = 1;
  3955. htt_tlv_filter.packet_header = 1;
  3956. htt_tlv_filter.attention = 1;
  3957. htt_tlv_filter.ppdu_start = 0;
  3958. htt_tlv_filter.ppdu_end = 0;
  3959. htt_tlv_filter.ppdu_end_user_stats = 0;
  3960. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  3961. htt_tlv_filter.ppdu_end_status_done = 0;
  3962. htt_tlv_filter.header_per_msdu = 1;
  3963. htt_tlv_filter.enable_fp =
  3964. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  3965. htt_tlv_filter.enable_md = 0;
  3966. htt_tlv_filter.enable_mo =
  3967. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  3968. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  3969. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  3970. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  3971. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  3972. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  3973. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  3974. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3975. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  3976. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3977. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3978. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3979. }
  3980. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3981. htt_tlv_filter.mpdu_start = 1;
  3982. htt_tlv_filter.msdu_start = 0;
  3983. htt_tlv_filter.packet = 0;
  3984. htt_tlv_filter.msdu_end = 0;
  3985. htt_tlv_filter.mpdu_end = 0;
  3986. htt_tlv_filter.attention = 0;
  3987. htt_tlv_filter.ppdu_start = 1;
  3988. htt_tlv_filter.ppdu_end = 1;
  3989. htt_tlv_filter.ppdu_end_user_stats = 1;
  3990. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  3991. htt_tlv_filter.ppdu_end_status_done = 1;
  3992. htt_tlv_filter.enable_fp = 1;
  3993. htt_tlv_filter.enable_md = 0;
  3994. htt_tlv_filter.enable_mo = 1;
  3995. if (pdev->mcopy_mode) {
  3996. htt_tlv_filter.packet_header = 1;
  3997. }
  3998. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  3999. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4000. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4001. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4002. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4003. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4004. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4005. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4006. pdev->pdev_id);
  4007. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4008. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4009. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4010. }
  4011. return QDF_STATUS_SUCCESS;
  4012. }
  4013. /**
  4014. * dp_get_pdev_id_frm_pdev() - get pdev_id
  4015. * @pdev_handle: Datapath PDEV handle
  4016. *
  4017. * Return: pdev_id
  4018. */
  4019. static
  4020. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  4021. {
  4022. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4023. return pdev->pdev_id;
  4024. }
  4025. /**
  4026. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  4027. * @vdev_handle: Datapath VDEV handle
  4028. * Return: true on ucast filter flag set
  4029. */
  4030. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  4031. {
  4032. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4033. struct dp_pdev *pdev;
  4034. pdev = vdev->pdev;
  4035. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  4036. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  4037. return true;
  4038. return false;
  4039. }
  4040. /**
  4041. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  4042. * @vdev_handle: Datapath VDEV handle
  4043. * Return: true on mcast filter flag set
  4044. */
  4045. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  4046. {
  4047. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4048. struct dp_pdev *pdev;
  4049. pdev = vdev->pdev;
  4050. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  4051. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  4052. return true;
  4053. return false;
  4054. }
  4055. /**
  4056. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  4057. * @vdev_handle: Datapath VDEV handle
  4058. * Return: true on non data filter flag set
  4059. */
  4060. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  4061. {
  4062. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4063. struct dp_pdev *pdev;
  4064. pdev = vdev->pdev;
  4065. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  4066. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  4067. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  4068. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  4069. return true;
  4070. }
  4071. }
  4072. return false;
  4073. }
  4074. #ifdef MESH_MODE_SUPPORT
  4075. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  4076. {
  4077. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4078. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4079. FL("val %d"), val);
  4080. vdev->mesh_vdev = val;
  4081. }
  4082. /*
  4083. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  4084. * @vdev_hdl: virtual device object
  4085. * @val: value to be set
  4086. *
  4087. * Return: void
  4088. */
  4089. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  4090. {
  4091. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4092. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4093. FL("val %d"), val);
  4094. vdev->mesh_rx_filter = val;
  4095. }
  4096. #endif
  4097. /*
  4098. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  4099. * Current scope is bar recieved count
  4100. *
  4101. * @pdev_handle: DP_PDEV handle
  4102. *
  4103. * Return: void
  4104. */
  4105. #define STATS_PROC_TIMEOUT (HZ/1000)
  4106. static void
  4107. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  4108. {
  4109. struct dp_vdev *vdev;
  4110. struct dp_peer *peer;
  4111. uint32_t waitcnt;
  4112. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4113. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4114. if (!peer) {
  4115. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4116. FL("DP Invalid Peer refernce"));
  4117. return;
  4118. }
  4119. if (peer->delete_in_progress) {
  4120. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4121. FL("DP Peer deletion in progress"));
  4122. continue;
  4123. }
  4124. qdf_atomic_inc(&peer->ref_cnt);
  4125. waitcnt = 0;
  4126. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  4127. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  4128. && waitcnt < 10) {
  4129. schedule_timeout_interruptible(
  4130. STATS_PROC_TIMEOUT);
  4131. waitcnt++;
  4132. }
  4133. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  4134. dp_peer_unref_delete(peer);
  4135. }
  4136. }
  4137. }
  4138. /**
  4139. * dp_rx_bar_stats_cb(): BAR received stats callback
  4140. * @soc: SOC handle
  4141. * @cb_ctxt: Call back context
  4142. * @reo_status: Reo status
  4143. *
  4144. * return: void
  4145. */
  4146. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  4147. union hal_reo_status *reo_status)
  4148. {
  4149. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  4150. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  4151. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  4152. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  4153. queue_status->header.status);
  4154. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4155. return;
  4156. }
  4157. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  4158. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4159. }
  4160. /**
  4161. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  4162. * @vdev: DP VDEV handle
  4163. *
  4164. * return: void
  4165. */
  4166. void dp_aggregate_vdev_stats(struct dp_vdev *vdev)
  4167. {
  4168. struct dp_peer *peer = NULL;
  4169. struct dp_soc *soc = vdev->pdev->soc;
  4170. qdf_mem_set(&(vdev->stats.tx), sizeof(vdev->stats.tx), 0x0);
  4171. qdf_mem_set(&(vdev->stats.rx), sizeof(vdev->stats.rx), 0x0);
  4172. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  4173. DP_UPDATE_STATS(vdev, peer);
  4174. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4175. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->osif_pdev,
  4176. &vdev->stats, (uint16_t) vdev->vdev_id,
  4177. UPDATE_VDEV_STATS);
  4178. }
  4179. /**
  4180. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  4181. * @pdev: DP PDEV handle
  4182. *
  4183. * return: void
  4184. */
  4185. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  4186. {
  4187. struct dp_vdev *vdev = NULL;
  4188. struct dp_soc *soc = pdev->soc;
  4189. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  4190. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  4191. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  4192. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4193. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4194. dp_aggregate_vdev_stats(vdev);
  4195. DP_UPDATE_STATS(pdev, vdev);
  4196. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  4197. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  4198. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  4199. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  4200. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  4201. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  4202. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  4203. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  4204. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host);
  4205. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  4206. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host);
  4207. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  4208. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  4209. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  4210. DP_STATS_AGGR(pdev, vdev,
  4211. tx_i.mcast_en.dropped_map_error);
  4212. DP_STATS_AGGR(pdev, vdev,
  4213. tx_i.mcast_en.dropped_self_mac);
  4214. DP_STATS_AGGR(pdev, vdev,
  4215. tx_i.mcast_en.dropped_send_fail);
  4216. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  4217. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  4218. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  4219. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  4220. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na);
  4221. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  4222. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  4223. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  4224. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.exception_fw);
  4225. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.completion_fw);
  4226. pdev->stats.tx_i.dropped.dropped_pkt.num =
  4227. pdev->stats.tx_i.dropped.dma_error +
  4228. pdev->stats.tx_i.dropped.ring_full +
  4229. pdev->stats.tx_i.dropped.enqueue_fail +
  4230. pdev->stats.tx_i.dropped.desc_na +
  4231. pdev->stats.tx_i.dropped.res_full;
  4232. pdev->stats.tx.last_ack_rssi =
  4233. vdev->stats.tx.last_ack_rssi;
  4234. pdev->stats.tx_i.tso.num_seg =
  4235. vdev->stats.tx_i.tso.num_seg;
  4236. }
  4237. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4238. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4239. soc->cdp_soc.ol_ops->update_dp_stats(pdev->osif_pdev,
  4240. &pdev->stats, pdev->pdev_id, UPDATE_PDEV_STATS);
  4241. }
  4242. /**
  4243. * dp_vdev_getstats() - get vdev packet level stats
  4244. * @vdev_handle: Datapath VDEV handle
  4245. * @stats: cdp network device stats structure
  4246. *
  4247. * Return: void
  4248. */
  4249. static void dp_vdev_getstats(void *vdev_handle,
  4250. struct cdp_dev_stats *stats)
  4251. {
  4252. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4253. dp_aggregate_vdev_stats(vdev);
  4254. }
  4255. /**
  4256. * dp_pdev_getstats() - get pdev packet level stats
  4257. * @pdev_handle: Datapath PDEV handle
  4258. * @stats: cdp network device stats structure
  4259. *
  4260. * Return: void
  4261. */
  4262. static void dp_pdev_getstats(void *pdev_handle,
  4263. struct cdp_dev_stats *stats)
  4264. {
  4265. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4266. dp_aggregate_pdev_stats(pdev);
  4267. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  4268. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  4269. stats->tx_errors = pdev->stats.tx.tx_failed +
  4270. pdev->stats.tx_i.dropped.dropped_pkt.num;
  4271. stats->tx_dropped = stats->tx_errors;
  4272. stats->rx_packets = pdev->stats.rx.unicast.num +
  4273. pdev->stats.rx.multicast.num +
  4274. pdev->stats.rx.bcast.num;
  4275. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  4276. pdev->stats.rx.multicast.bytes +
  4277. pdev->stats.rx.bcast.bytes;
  4278. }
  4279. /**
  4280. * dp_get_device_stats() - get interface level packet stats
  4281. * @handle: device handle
  4282. * @stats: cdp network device stats structure
  4283. * @type: device type pdev/vdev
  4284. *
  4285. * Return: void
  4286. */
  4287. static void dp_get_device_stats(void *handle,
  4288. struct cdp_dev_stats *stats, uint8_t type)
  4289. {
  4290. switch (type) {
  4291. case UPDATE_VDEV_STATS:
  4292. dp_vdev_getstats(handle, stats);
  4293. break;
  4294. case UPDATE_PDEV_STATS:
  4295. dp_pdev_getstats(handle, stats);
  4296. break;
  4297. default:
  4298. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4299. "apstats cannot be updated for this input "
  4300. "type %d\n", type);
  4301. break;
  4302. }
  4303. }
  4304. /**
  4305. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  4306. * @pdev: DP_PDEV Handle
  4307. *
  4308. * Return:void
  4309. */
  4310. static inline void
  4311. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  4312. {
  4313. uint8_t index = 0;
  4314. DP_PRINT_STATS("PDEV Tx Stats:\n");
  4315. DP_PRINT_STATS("Received From Stack:");
  4316. DP_PRINT_STATS(" Packets = %d",
  4317. pdev->stats.tx_i.rcvd.num);
  4318. DP_PRINT_STATS(" Bytes = %llu",
  4319. pdev->stats.tx_i.rcvd.bytes);
  4320. DP_PRINT_STATS("Processed:");
  4321. DP_PRINT_STATS(" Packets = %d",
  4322. pdev->stats.tx_i.processed.num);
  4323. DP_PRINT_STATS(" Bytes = %llu",
  4324. pdev->stats.tx_i.processed.bytes);
  4325. DP_PRINT_STATS("Total Completions:");
  4326. DP_PRINT_STATS(" Packets = %u",
  4327. pdev->stats.tx.comp_pkt.num);
  4328. DP_PRINT_STATS(" Bytes = %llu",
  4329. pdev->stats.tx.comp_pkt.bytes);
  4330. DP_PRINT_STATS("Successful Completions:");
  4331. DP_PRINT_STATS(" Packets = %u",
  4332. pdev->stats.tx.tx_success.num);
  4333. DP_PRINT_STATS(" Bytes = %llu",
  4334. pdev->stats.tx.tx_success.bytes);
  4335. DP_PRINT_STATS("Dropped:");
  4336. DP_PRINT_STATS(" Total = %d",
  4337. pdev->stats.tx_i.dropped.dropped_pkt.num);
  4338. DP_PRINT_STATS(" Dma_map_error = %d",
  4339. pdev->stats.tx_i.dropped.dma_error);
  4340. DP_PRINT_STATS(" Ring Full = %d",
  4341. pdev->stats.tx_i.dropped.ring_full);
  4342. DP_PRINT_STATS(" Descriptor Not available = %d",
  4343. pdev->stats.tx_i.dropped.desc_na);
  4344. DP_PRINT_STATS(" HW enqueue failed= %d",
  4345. pdev->stats.tx_i.dropped.enqueue_fail);
  4346. DP_PRINT_STATS(" Resources Full = %d",
  4347. pdev->stats.tx_i.dropped.res_full);
  4348. DP_PRINT_STATS(" FW removed = %d",
  4349. pdev->stats.tx.dropped.fw_rem);
  4350. DP_PRINT_STATS(" FW removed transmitted = %d",
  4351. pdev->stats.tx.dropped.fw_rem_tx);
  4352. DP_PRINT_STATS(" FW removed untransmitted = %d",
  4353. pdev->stats.tx.dropped.fw_rem_notx);
  4354. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  4355. pdev->stats.tx.dropped.fw_reason1);
  4356. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  4357. pdev->stats.tx.dropped.fw_reason2);
  4358. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  4359. pdev->stats.tx.dropped.fw_reason3);
  4360. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  4361. pdev->stats.tx.dropped.age_out);
  4362. DP_PRINT_STATS("Scatter Gather:");
  4363. DP_PRINT_STATS(" Packets = %d",
  4364. pdev->stats.tx_i.sg.sg_pkt.num);
  4365. DP_PRINT_STATS(" Bytes = %llu",
  4366. pdev->stats.tx_i.sg.sg_pkt.bytes);
  4367. DP_PRINT_STATS(" Dropped By Host = %d",
  4368. pdev->stats.tx_i.sg.dropped_host);
  4369. DP_PRINT_STATS(" Dropped By Target = %d",
  4370. pdev->stats.tx_i.sg.dropped_target);
  4371. DP_PRINT_STATS("TSO:");
  4372. DP_PRINT_STATS(" Number of Segments = %d",
  4373. pdev->stats.tx_i.tso.num_seg);
  4374. DP_PRINT_STATS(" Packets = %d",
  4375. pdev->stats.tx_i.tso.tso_pkt.num);
  4376. DP_PRINT_STATS(" Bytes = %llu",
  4377. pdev->stats.tx_i.tso.tso_pkt.bytes);
  4378. DP_PRINT_STATS(" Dropped By Host = %d",
  4379. pdev->stats.tx_i.tso.dropped_host);
  4380. DP_PRINT_STATS("Mcast Enhancement:");
  4381. DP_PRINT_STATS(" Packets = %d",
  4382. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  4383. DP_PRINT_STATS(" Bytes = %llu",
  4384. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  4385. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  4386. pdev->stats.tx_i.mcast_en.dropped_map_error);
  4387. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  4388. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  4389. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  4390. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  4391. DP_PRINT_STATS(" Unicast sent = %d",
  4392. pdev->stats.tx_i.mcast_en.ucast);
  4393. DP_PRINT_STATS("Raw:");
  4394. DP_PRINT_STATS(" Packets = %d",
  4395. pdev->stats.tx_i.raw.raw_pkt.num);
  4396. DP_PRINT_STATS(" Bytes = %llu",
  4397. pdev->stats.tx_i.raw.raw_pkt.bytes);
  4398. DP_PRINT_STATS(" DMA map error = %d",
  4399. pdev->stats.tx_i.raw.dma_map_error);
  4400. DP_PRINT_STATS("Reinjected:");
  4401. DP_PRINT_STATS(" Packets = %d",
  4402. pdev->stats.tx_i.reinject_pkts.num);
  4403. DP_PRINT_STATS("Bytes = %llu\n",
  4404. pdev->stats.tx_i.reinject_pkts.bytes);
  4405. DP_PRINT_STATS("Inspected:");
  4406. DP_PRINT_STATS(" Packets = %d",
  4407. pdev->stats.tx_i.inspect_pkts.num);
  4408. DP_PRINT_STATS(" Bytes = %llu",
  4409. pdev->stats.tx_i.inspect_pkts.bytes);
  4410. DP_PRINT_STATS("Nawds Multicast:");
  4411. DP_PRINT_STATS(" Packets = %d",
  4412. pdev->stats.tx_i.nawds_mcast.num);
  4413. DP_PRINT_STATS(" Bytes = %llu",
  4414. pdev->stats.tx_i.nawds_mcast.bytes);
  4415. DP_PRINT_STATS("CCE Classified:");
  4416. DP_PRINT_STATS(" CCE Classified Packets: %u",
  4417. pdev->stats.tx_i.cce_classified);
  4418. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  4419. pdev->stats.tx_i.cce_classified_raw);
  4420. DP_PRINT_STATS("Mesh stats:");
  4421. DP_PRINT_STATS(" frames to firmware: %u",
  4422. pdev->stats.tx_i.mesh.exception_fw);
  4423. DP_PRINT_STATS(" completions from fw: %u",
  4424. pdev->stats.tx_i.mesh.completion_fw);
  4425. DP_PRINT_STATS("PPDU stats counter");
  4426. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  4427. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  4428. pdev->stats.ppdu_stats_counter[index]);
  4429. }
  4430. }
  4431. /**
  4432. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  4433. * @pdev: DP_PDEV Handle
  4434. *
  4435. * Return: void
  4436. */
  4437. static inline void
  4438. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  4439. {
  4440. DP_PRINT_STATS("PDEV Rx Stats:\n");
  4441. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  4442. DP_PRINT_STATS(" Packets = %d %d %d %d",
  4443. pdev->stats.rx.rcvd_reo[0].num,
  4444. pdev->stats.rx.rcvd_reo[1].num,
  4445. pdev->stats.rx.rcvd_reo[2].num,
  4446. pdev->stats.rx.rcvd_reo[3].num);
  4447. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  4448. pdev->stats.rx.rcvd_reo[0].bytes,
  4449. pdev->stats.rx.rcvd_reo[1].bytes,
  4450. pdev->stats.rx.rcvd_reo[2].bytes,
  4451. pdev->stats.rx.rcvd_reo[3].bytes);
  4452. DP_PRINT_STATS("Replenished:");
  4453. DP_PRINT_STATS(" Packets = %d",
  4454. pdev->stats.replenish.pkts.num);
  4455. DP_PRINT_STATS(" Bytes = %llu",
  4456. pdev->stats.replenish.pkts.bytes);
  4457. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  4458. pdev->stats.buf_freelist);
  4459. DP_PRINT_STATS(" Low threshold intr = %d",
  4460. pdev->stats.replenish.low_thresh_intrs);
  4461. DP_PRINT_STATS("Dropped:");
  4462. DP_PRINT_STATS(" msdu_not_done = %d",
  4463. pdev->stats.dropped.msdu_not_done);
  4464. DP_PRINT_STATS(" mon_rx_drop = %d",
  4465. pdev->stats.dropped.mon_rx_drop);
  4466. DP_PRINT_STATS("Sent To Stack:");
  4467. DP_PRINT_STATS(" Packets = %d",
  4468. pdev->stats.rx.to_stack.num);
  4469. DP_PRINT_STATS(" Bytes = %llu",
  4470. pdev->stats.rx.to_stack.bytes);
  4471. DP_PRINT_STATS("Multicast/Broadcast:");
  4472. DP_PRINT_STATS(" Packets = %d",
  4473. (pdev->stats.rx.multicast.num +
  4474. pdev->stats.rx.bcast.num));
  4475. DP_PRINT_STATS(" Bytes = %llu",
  4476. (pdev->stats.rx.multicast.bytes +
  4477. pdev->stats.rx.bcast.bytes));
  4478. DP_PRINT_STATS("Errors:");
  4479. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  4480. pdev->stats.replenish.rxdma_err);
  4481. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  4482. pdev->stats.err.desc_alloc_fail);
  4483. /* Get bar_recv_cnt */
  4484. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  4485. DP_PRINT_STATS("BAR Received Count: = %d",
  4486. pdev->stats.rx.bar_recv_cnt);
  4487. }
  4488. /**
  4489. * dp_print_soc_tx_stats(): Print SOC level stats
  4490. * @soc DP_SOC Handle
  4491. *
  4492. * Return: void
  4493. */
  4494. static inline void
  4495. dp_print_soc_tx_stats(struct dp_soc *soc)
  4496. {
  4497. DP_PRINT_STATS("SOC Tx Stats:\n");
  4498. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  4499. soc->stats.tx.desc_in_use);
  4500. DP_PRINT_STATS("Invalid peer:");
  4501. DP_PRINT_STATS(" Packets = %d",
  4502. soc->stats.tx.tx_invalid_peer.num);
  4503. DP_PRINT_STATS(" Bytes = %llu",
  4504. soc->stats.tx.tx_invalid_peer.bytes);
  4505. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  4506. soc->stats.tx.tcl_ring_full[0],
  4507. soc->stats.tx.tcl_ring_full[1],
  4508. soc->stats.tx.tcl_ring_full[2]);
  4509. }
  4510. /**
  4511. * dp_print_soc_rx_stats: Print SOC level Rx stats
  4512. * @soc: DP_SOC Handle
  4513. *
  4514. * Return:void
  4515. */
  4516. static inline void
  4517. dp_print_soc_rx_stats(struct dp_soc *soc)
  4518. {
  4519. uint32_t i;
  4520. char reo_error[DP_REO_ERR_LENGTH];
  4521. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  4522. uint8_t index = 0;
  4523. DP_PRINT_STATS("SOC Rx Stats:\n");
  4524. DP_PRINT_STATS("Errors:\n");
  4525. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  4526. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  4527. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  4528. DP_PRINT_STATS("Invalid RBM = %d",
  4529. soc->stats.rx.err.invalid_rbm);
  4530. DP_PRINT_STATS("Invalid Vdev = %d",
  4531. soc->stats.rx.err.invalid_vdev);
  4532. DP_PRINT_STATS("Invalid Pdev = %d",
  4533. soc->stats.rx.err.invalid_pdev);
  4534. DP_PRINT_STATS("Invalid Peer = %d",
  4535. soc->stats.rx.err.rx_invalid_peer.num);
  4536. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  4537. soc->stats.rx.err.hal_ring_access_fail);
  4538. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  4539. index += qdf_snprint(&rxdma_error[index],
  4540. DP_RXDMA_ERR_LENGTH - index,
  4541. " %d", soc->stats.rx.err.rxdma_error[i]);
  4542. }
  4543. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  4544. rxdma_error);
  4545. index = 0;
  4546. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  4547. index += qdf_snprint(&reo_error[index],
  4548. DP_REO_ERR_LENGTH - index,
  4549. " %d", soc->stats.rx.err.reo_error[i]);
  4550. }
  4551. DP_PRINT_STATS("REO Error(0-14):%s",
  4552. reo_error);
  4553. }
  4554. /**
  4555. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  4556. * @soc: DP_SOC handle
  4557. * @srng: DP_SRNG handle
  4558. * @ring_name: SRNG name
  4559. *
  4560. * Return: void
  4561. */
  4562. static inline void
  4563. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  4564. char *ring_name)
  4565. {
  4566. uint32_t tailp;
  4567. uint32_t headp;
  4568. if (srng->hal_srng != NULL) {
  4569. hal_api_get_tphp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  4570. DP_PRINT_STATS("%s : Head pointer = %d Tail Pointer = %d\n",
  4571. ring_name, headp, tailp);
  4572. }
  4573. }
  4574. /**
  4575. * dp_print_ring_stats(): Print tail and head pointer
  4576. * @pdev: DP_PDEV handle
  4577. *
  4578. * Return:void
  4579. */
  4580. static inline void
  4581. dp_print_ring_stats(struct dp_pdev *pdev)
  4582. {
  4583. uint32_t i;
  4584. char ring_name[STR_MAXLEN + 1];
  4585. int mac_id;
  4586. dp_print_ring_stat_from_hal(pdev->soc,
  4587. &pdev->soc->reo_exception_ring,
  4588. "Reo Exception Ring");
  4589. dp_print_ring_stat_from_hal(pdev->soc,
  4590. &pdev->soc->reo_reinject_ring,
  4591. "Reo Inject Ring");
  4592. dp_print_ring_stat_from_hal(pdev->soc,
  4593. &pdev->soc->reo_cmd_ring,
  4594. "Reo Command Ring");
  4595. dp_print_ring_stat_from_hal(pdev->soc,
  4596. &pdev->soc->reo_status_ring,
  4597. "Reo Status Ring");
  4598. dp_print_ring_stat_from_hal(pdev->soc,
  4599. &pdev->soc->rx_rel_ring,
  4600. "Rx Release ring");
  4601. dp_print_ring_stat_from_hal(pdev->soc,
  4602. &pdev->soc->tcl_cmd_ring,
  4603. "Tcl command Ring");
  4604. dp_print_ring_stat_from_hal(pdev->soc,
  4605. &pdev->soc->tcl_status_ring,
  4606. "Tcl Status Ring");
  4607. dp_print_ring_stat_from_hal(pdev->soc,
  4608. &pdev->soc->wbm_desc_rel_ring,
  4609. "Wbm Desc Rel Ring");
  4610. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  4611. snprintf(ring_name, STR_MAXLEN, "Reo Dest Ring %d", i);
  4612. dp_print_ring_stat_from_hal(pdev->soc,
  4613. &pdev->soc->reo_dest_ring[i],
  4614. ring_name);
  4615. }
  4616. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++) {
  4617. snprintf(ring_name, STR_MAXLEN, "Tcl Data Ring %d", i);
  4618. dp_print_ring_stat_from_hal(pdev->soc,
  4619. &pdev->soc->tcl_data_ring[i],
  4620. ring_name);
  4621. }
  4622. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  4623. snprintf(ring_name, STR_MAXLEN, "Tx Comp Ring %d", i);
  4624. dp_print_ring_stat_from_hal(pdev->soc,
  4625. &pdev->soc->tx_comp_ring[i],
  4626. ring_name);
  4627. }
  4628. dp_print_ring_stat_from_hal(pdev->soc,
  4629. &pdev->rx_refill_buf_ring,
  4630. "Rx Refill Buf Ring");
  4631. dp_print_ring_stat_from_hal(pdev->soc,
  4632. &pdev->rx_refill_buf_ring2,
  4633. "Second Rx Refill Buf Ring");
  4634. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4635. dp_print_ring_stat_from_hal(pdev->soc,
  4636. &pdev->rxdma_mon_buf_ring[mac_id],
  4637. "Rxdma Mon Buf Ring");
  4638. dp_print_ring_stat_from_hal(pdev->soc,
  4639. &pdev->rxdma_mon_dst_ring[mac_id],
  4640. "Rxdma Mon Dst Ring");
  4641. dp_print_ring_stat_from_hal(pdev->soc,
  4642. &pdev->rxdma_mon_status_ring[mac_id],
  4643. "Rxdma Mon Status Ring");
  4644. dp_print_ring_stat_from_hal(pdev->soc,
  4645. &pdev->rxdma_mon_desc_ring[mac_id],
  4646. "Rxdma mon desc Ring");
  4647. }
  4648. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  4649. snprintf(ring_name, STR_MAXLEN, "Rxdma err dst ring %d", i);
  4650. dp_print_ring_stat_from_hal(pdev->soc,
  4651. &pdev->rxdma_err_dst_ring[i],
  4652. ring_name);
  4653. }
  4654. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  4655. snprintf(ring_name, STR_MAXLEN, "Rx mac buf ring %d", i);
  4656. dp_print_ring_stat_from_hal(pdev->soc,
  4657. &pdev->rx_mac_buf_ring[i],
  4658. ring_name);
  4659. }
  4660. }
  4661. /**
  4662. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  4663. * @vdev: DP_VDEV handle
  4664. *
  4665. * Return:void
  4666. */
  4667. static inline void
  4668. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  4669. {
  4670. struct dp_peer *peer = NULL;
  4671. struct dp_soc *soc = (struct dp_soc *)vdev->pdev->soc;
  4672. DP_STATS_CLR(vdev->pdev);
  4673. DP_STATS_CLR(vdev->pdev->soc);
  4674. DP_STATS_CLR(vdev);
  4675. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4676. if (!peer)
  4677. return;
  4678. DP_STATS_CLR(peer);
  4679. if (soc->cdp_soc.ol_ops->update_dp_stats) {
  4680. soc->cdp_soc.ol_ops->update_dp_stats(
  4681. vdev->pdev->osif_pdev,
  4682. &peer->stats,
  4683. peer->peer_ids[0],
  4684. UPDATE_PEER_STATS);
  4685. }
  4686. }
  4687. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4688. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->osif_pdev,
  4689. &vdev->stats, (uint16_t)vdev->vdev_id,
  4690. UPDATE_VDEV_STATS);
  4691. }
  4692. /**
  4693. * dp_print_rx_rates(): Print Rx rate stats
  4694. * @vdev: DP_VDEV handle
  4695. *
  4696. * Return:void
  4697. */
  4698. static inline void
  4699. dp_print_rx_rates(struct dp_vdev *vdev)
  4700. {
  4701. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  4702. uint8_t i, mcs, pkt_type;
  4703. uint8_t index = 0;
  4704. char nss[DP_NSS_LENGTH];
  4705. DP_PRINT_STATS("Rx Rate Info:\n");
  4706. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4707. index = 0;
  4708. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4709. if (!dp_rate_string[pkt_type][mcs].valid)
  4710. continue;
  4711. DP_PRINT_STATS(" %s = %d",
  4712. dp_rate_string[pkt_type][mcs].mcs_type,
  4713. pdev->stats.rx.pkt_type[pkt_type].
  4714. mcs_count[mcs]);
  4715. }
  4716. DP_PRINT_STATS("\n");
  4717. }
  4718. index = 0;
  4719. for (i = 0; i < SS_COUNT; i++) {
  4720. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  4721. " %d", pdev->stats.rx.nss[i]);
  4722. }
  4723. DP_PRINT_STATS("NSS(1-8) = %s",
  4724. nss);
  4725. DP_PRINT_STATS("SGI ="
  4726. " 0.8us %d,"
  4727. " 0.4us %d,"
  4728. " 1.6us %d,"
  4729. " 3.2us %d,",
  4730. pdev->stats.rx.sgi_count[0],
  4731. pdev->stats.rx.sgi_count[1],
  4732. pdev->stats.rx.sgi_count[2],
  4733. pdev->stats.rx.sgi_count[3]);
  4734. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  4735. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  4736. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  4737. DP_PRINT_STATS("Reception Type ="
  4738. " SU: %d,"
  4739. " MU_MIMO:%d,"
  4740. " MU_OFDMA:%d,"
  4741. " MU_OFDMA_MIMO:%d\n",
  4742. pdev->stats.rx.reception_type[0],
  4743. pdev->stats.rx.reception_type[1],
  4744. pdev->stats.rx.reception_type[2],
  4745. pdev->stats.rx.reception_type[3]);
  4746. DP_PRINT_STATS("Aggregation:\n");
  4747. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  4748. pdev->stats.rx.ampdu_cnt);
  4749. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  4750. pdev->stats.rx.non_ampdu_cnt);
  4751. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  4752. pdev->stats.rx.amsdu_cnt);
  4753. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  4754. pdev->stats.rx.non_amsdu_cnt);
  4755. }
  4756. /**
  4757. * dp_print_tx_rates(): Print tx rates
  4758. * @vdev: DP_VDEV handle
  4759. *
  4760. * Return:void
  4761. */
  4762. static inline void
  4763. dp_print_tx_rates(struct dp_vdev *vdev)
  4764. {
  4765. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  4766. uint8_t mcs, pkt_type;
  4767. uint32_t index;
  4768. DP_PRINT_STATS("Tx Rate Info:\n");
  4769. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4770. index = 0;
  4771. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4772. if (!dp_rate_string[pkt_type][mcs].valid)
  4773. continue;
  4774. DP_PRINT_STATS(" %s = %d",
  4775. dp_rate_string[pkt_type][mcs].mcs_type,
  4776. pdev->stats.tx.pkt_type[pkt_type].
  4777. mcs_count[mcs]);
  4778. }
  4779. DP_PRINT_STATS("\n");
  4780. }
  4781. DP_PRINT_STATS("SGI ="
  4782. " 0.8us %d"
  4783. " 0.4us %d"
  4784. " 1.6us %d"
  4785. " 3.2us %d",
  4786. pdev->stats.tx.sgi_count[0],
  4787. pdev->stats.tx.sgi_count[1],
  4788. pdev->stats.tx.sgi_count[2],
  4789. pdev->stats.tx.sgi_count[3]);
  4790. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  4791. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  4792. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  4793. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  4794. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  4795. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  4796. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  4797. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  4798. DP_PRINT_STATS("Aggregation:\n");
  4799. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  4800. pdev->stats.tx.amsdu_cnt);
  4801. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  4802. pdev->stats.tx.non_amsdu_cnt);
  4803. }
  4804. /**
  4805. * dp_print_peer_stats():print peer stats
  4806. * @peer: DP_PEER handle
  4807. *
  4808. * return void
  4809. */
  4810. static inline void dp_print_peer_stats(struct dp_peer *peer)
  4811. {
  4812. uint8_t i, mcs, pkt_type;
  4813. uint32_t index;
  4814. char nss[DP_NSS_LENGTH];
  4815. DP_PRINT_STATS("Node Tx Stats:\n");
  4816. DP_PRINT_STATS("Total Packet Completions = %d",
  4817. peer->stats.tx.comp_pkt.num);
  4818. DP_PRINT_STATS("Total Bytes Completions = %llu",
  4819. peer->stats.tx.comp_pkt.bytes);
  4820. DP_PRINT_STATS("Success Packets = %d",
  4821. peer->stats.tx.tx_success.num);
  4822. DP_PRINT_STATS("Success Bytes = %llu",
  4823. peer->stats.tx.tx_success.bytes);
  4824. DP_PRINT_STATS("Unicast Success Packets = %d",
  4825. peer->stats.tx.ucast.num);
  4826. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  4827. peer->stats.tx.ucast.bytes);
  4828. DP_PRINT_STATS("Multicast Success Packets = %d",
  4829. peer->stats.tx.mcast.num);
  4830. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  4831. peer->stats.tx.mcast.bytes);
  4832. DP_PRINT_STATS("Broadcast Success Packets = %d",
  4833. peer->stats.tx.bcast.num);
  4834. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  4835. peer->stats.tx.bcast.bytes);
  4836. DP_PRINT_STATS("Packets Failed = %d",
  4837. peer->stats.tx.tx_failed);
  4838. DP_PRINT_STATS("Packets In OFDMA = %d",
  4839. peer->stats.tx.ofdma);
  4840. DP_PRINT_STATS("Packets In STBC = %d",
  4841. peer->stats.tx.stbc);
  4842. DP_PRINT_STATS("Packets In LDPC = %d",
  4843. peer->stats.tx.ldpc);
  4844. DP_PRINT_STATS("Packet Retries = %d",
  4845. peer->stats.tx.retries);
  4846. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  4847. peer->stats.tx.amsdu_cnt);
  4848. DP_PRINT_STATS("Last Packet RSSI = %d",
  4849. peer->stats.tx.last_ack_rssi);
  4850. DP_PRINT_STATS("Dropped At FW: Removed = %d",
  4851. peer->stats.tx.dropped.fw_rem);
  4852. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  4853. peer->stats.tx.dropped.fw_rem_tx);
  4854. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  4855. peer->stats.tx.dropped.fw_rem_notx);
  4856. DP_PRINT_STATS("Dropped : Age Out = %d",
  4857. peer->stats.tx.dropped.age_out);
  4858. DP_PRINT_STATS("NAWDS : ");
  4859. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  4860. peer->stats.tx.nawds_mcast_drop);
  4861. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  4862. peer->stats.tx.nawds_mcast.num);
  4863. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  4864. peer->stats.tx.nawds_mcast.bytes);
  4865. DP_PRINT_STATS("Rate Info:");
  4866. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4867. index = 0;
  4868. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4869. if (!dp_rate_string[pkt_type][mcs].valid)
  4870. continue;
  4871. DP_PRINT_STATS(" %s = %d",
  4872. dp_rate_string[pkt_type][mcs].mcs_type,
  4873. peer->stats.tx.pkt_type[pkt_type].
  4874. mcs_count[mcs]);
  4875. }
  4876. DP_PRINT_STATS("\n");
  4877. }
  4878. DP_PRINT_STATS("SGI = "
  4879. " 0.8us %d"
  4880. " 0.4us %d"
  4881. " 1.6us %d"
  4882. " 3.2us %d",
  4883. peer->stats.tx.sgi_count[0],
  4884. peer->stats.tx.sgi_count[1],
  4885. peer->stats.tx.sgi_count[2],
  4886. peer->stats.tx.sgi_count[3]);
  4887. DP_PRINT_STATS("Excess Retries per AC ");
  4888. DP_PRINT_STATS(" Best effort = %d",
  4889. peer->stats.tx.excess_retries_per_ac[0]);
  4890. DP_PRINT_STATS(" Background= %d",
  4891. peer->stats.tx.excess_retries_per_ac[1]);
  4892. DP_PRINT_STATS(" Video = %d",
  4893. peer->stats.tx.excess_retries_per_ac[2]);
  4894. DP_PRINT_STATS(" Voice = %d",
  4895. peer->stats.tx.excess_retries_per_ac[3]);
  4896. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  4897. peer->stats.tx.bw[2], peer->stats.tx.bw[3],
  4898. peer->stats.tx.bw[4], peer->stats.tx.bw[5]);
  4899. index = 0;
  4900. for (i = 0; i < SS_COUNT; i++) {
  4901. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  4902. " %d", peer->stats.tx.nss[i]);
  4903. }
  4904. DP_PRINT_STATS("NSS(1-8) = %s",
  4905. nss);
  4906. DP_PRINT_STATS("Aggregation:");
  4907. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  4908. peer->stats.tx.amsdu_cnt);
  4909. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  4910. peer->stats.tx.non_amsdu_cnt);
  4911. DP_PRINT_STATS("Node Rx Stats:");
  4912. DP_PRINT_STATS("Packets Sent To Stack = %d",
  4913. peer->stats.rx.to_stack.num);
  4914. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  4915. peer->stats.rx.to_stack.bytes);
  4916. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  4917. DP_PRINT_STATS("Ring Id = %d", i);
  4918. DP_PRINT_STATS(" Packets Received = %d",
  4919. peer->stats.rx.rcvd_reo[i].num);
  4920. DP_PRINT_STATS(" Bytes Received = %llu",
  4921. peer->stats.rx.rcvd_reo[i].bytes);
  4922. }
  4923. DP_PRINT_STATS("Multicast Packets Received = %d",
  4924. peer->stats.rx.multicast.num);
  4925. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  4926. peer->stats.rx.multicast.bytes);
  4927. DP_PRINT_STATS("Broadcast Packets Received = %d",
  4928. peer->stats.rx.bcast.num);
  4929. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  4930. peer->stats.rx.bcast.bytes);
  4931. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  4932. peer->stats.rx.intra_bss.pkts.num);
  4933. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  4934. peer->stats.rx.intra_bss.pkts.bytes);
  4935. DP_PRINT_STATS("Raw Packets Received = %d",
  4936. peer->stats.rx.raw.num);
  4937. DP_PRINT_STATS("Raw Bytes Received = %llu",
  4938. peer->stats.rx.raw.bytes);
  4939. DP_PRINT_STATS("Errors: MIC Errors = %d",
  4940. peer->stats.rx.err.mic_err);
  4941. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  4942. peer->stats.rx.err.decrypt_err);
  4943. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  4944. peer->stats.rx.non_ampdu_cnt);
  4945. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  4946. peer->stats.rx.ampdu_cnt);
  4947. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  4948. peer->stats.rx.non_amsdu_cnt);
  4949. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  4950. peer->stats.rx.amsdu_cnt);
  4951. DP_PRINT_STATS("NAWDS : ");
  4952. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  4953. peer->stats.rx.nawds_mcast_drop);
  4954. DP_PRINT_STATS("SGI ="
  4955. " 0.8us %d"
  4956. " 0.4us %d"
  4957. " 1.6us %d"
  4958. " 3.2us %d",
  4959. peer->stats.rx.sgi_count[0],
  4960. peer->stats.rx.sgi_count[1],
  4961. peer->stats.rx.sgi_count[2],
  4962. peer->stats.rx.sgi_count[3]);
  4963. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  4964. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  4965. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  4966. DP_PRINT_STATS("Reception Type ="
  4967. " SU %d,"
  4968. " MU_MIMO %d,"
  4969. " MU_OFDMA %d,"
  4970. " MU_OFDMA_MIMO %d",
  4971. peer->stats.rx.reception_type[0],
  4972. peer->stats.rx.reception_type[1],
  4973. peer->stats.rx.reception_type[2],
  4974. peer->stats.rx.reception_type[3]);
  4975. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4976. index = 0;
  4977. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4978. if (!dp_rate_string[pkt_type][mcs].valid)
  4979. continue;
  4980. DP_PRINT_STATS(" %s = %d",
  4981. dp_rate_string[pkt_type][mcs].mcs_type,
  4982. peer->stats.rx.pkt_type[pkt_type].
  4983. mcs_count[mcs]);
  4984. }
  4985. DP_PRINT_STATS("\n");
  4986. }
  4987. index = 0;
  4988. for (i = 0; i < SS_COUNT; i++) {
  4989. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  4990. " %d", peer->stats.rx.nss[i]);
  4991. }
  4992. DP_PRINT_STATS("NSS(1-8) = %s",
  4993. nss);
  4994. DP_PRINT_STATS("Aggregation:");
  4995. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  4996. peer->stats.rx.ampdu_cnt);
  4997. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  4998. peer->stats.rx.non_ampdu_cnt);
  4999. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  5000. peer->stats.rx.amsdu_cnt);
  5001. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  5002. peer->stats.rx.non_amsdu_cnt);
  5003. }
  5004. /**
  5005. * dp_print_host_stats()- Function to print the stats aggregated at host
  5006. * @vdev_handle: DP_VDEV handle
  5007. * @type: host stats type
  5008. *
  5009. * Available Stat types
  5010. * TXRX_CLEAR_STATS : Clear the stats
  5011. * TXRX_RX_RATE_STATS: Print Rx Rate Info
  5012. * TXRX_TX_RATE_STATS: Print Tx Rate Info
  5013. * TXRX_TX_HOST_STATS: Print Tx Stats
  5014. * TXRX_RX_HOST_STATS: Print Rx Stats
  5015. * TXRX_AST_STATS: Print AST Stats
  5016. * TXRX_SRNG_PTR_STATS: Print SRNG ring pointer stats
  5017. *
  5018. * Return: 0 on success, print error message in case of failure
  5019. */
  5020. static int
  5021. dp_print_host_stats(struct cdp_vdev *vdev_handle, enum cdp_host_txrx_stats type)
  5022. {
  5023. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5024. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5025. dp_aggregate_pdev_stats(pdev);
  5026. switch (type) {
  5027. case TXRX_CLEAR_STATS:
  5028. dp_txrx_host_stats_clr(vdev);
  5029. break;
  5030. case TXRX_RX_RATE_STATS:
  5031. dp_print_rx_rates(vdev);
  5032. break;
  5033. case TXRX_TX_RATE_STATS:
  5034. dp_print_tx_rates(vdev);
  5035. break;
  5036. case TXRX_TX_HOST_STATS:
  5037. dp_print_pdev_tx_stats(pdev);
  5038. dp_print_soc_tx_stats(pdev->soc);
  5039. break;
  5040. case TXRX_RX_HOST_STATS:
  5041. dp_print_pdev_rx_stats(pdev);
  5042. dp_print_soc_rx_stats(pdev->soc);
  5043. break;
  5044. case TXRX_AST_STATS:
  5045. dp_print_ast_stats(pdev->soc);
  5046. dp_print_peer_table(vdev);
  5047. break;
  5048. case TXRX_SRNG_PTR_STATS:
  5049. dp_print_ring_stats(pdev);
  5050. break;
  5051. default:
  5052. DP_TRACE(FATAL, "Wrong Input For TxRx Host Stats");
  5053. break;
  5054. }
  5055. return 0;
  5056. }
  5057. /*
  5058. * dp_get_host_peer_stats()- function to print peer stats
  5059. * @pdev_handle: DP_PDEV handle
  5060. * @mac_addr: mac address of the peer
  5061. *
  5062. * Return: void
  5063. */
  5064. static void
  5065. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  5066. {
  5067. struct dp_peer *peer;
  5068. uint8_t local_id;
  5069. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  5070. &local_id);
  5071. if (!peer) {
  5072. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5073. "%s: Invalid peer\n", __func__);
  5074. return;
  5075. }
  5076. dp_print_peer_stats(peer);
  5077. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  5078. return;
  5079. }
  5080. /*
  5081. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  5082. * @pdev: DP_PDEV handle
  5083. *
  5084. * Return: void
  5085. */
  5086. static void
  5087. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  5088. {
  5089. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5090. int mac_id;
  5091. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  5092. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5093. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5094. pdev->pdev_id);
  5095. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5096. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5097. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5098. }
  5099. }
  5100. /*
  5101. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  5102. * @pdev: DP_PDEV handle
  5103. *
  5104. * Return: void
  5105. */
  5106. static void
  5107. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  5108. {
  5109. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  5110. int mac_id;
  5111. htt_tlv_filter.mpdu_start = 1;
  5112. htt_tlv_filter.msdu_start = 0;
  5113. htt_tlv_filter.packet = 0;
  5114. htt_tlv_filter.msdu_end = 0;
  5115. htt_tlv_filter.mpdu_end = 0;
  5116. htt_tlv_filter.attention = 0;
  5117. htt_tlv_filter.ppdu_start = 1;
  5118. htt_tlv_filter.ppdu_end = 1;
  5119. htt_tlv_filter.ppdu_end_user_stats = 1;
  5120. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5121. htt_tlv_filter.ppdu_end_status_done = 1;
  5122. htt_tlv_filter.enable_fp = 1;
  5123. htt_tlv_filter.enable_md = 0;
  5124. if (pdev->mcopy_mode) {
  5125. htt_tlv_filter.packet_header = 1;
  5126. htt_tlv_filter.enable_mo = 1;
  5127. }
  5128. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5129. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5130. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5131. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5132. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5133. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5134. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5135. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5136. pdev->pdev_id);
  5137. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5138. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5139. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5140. }
  5141. }
  5142. /*
  5143. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  5144. * @pdev_handle: DP_PDEV handle
  5145. * @val: user provided value
  5146. *
  5147. * Return: void
  5148. */
  5149. static void
  5150. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  5151. {
  5152. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5153. switch (val) {
  5154. case 0:
  5155. pdev->tx_sniffer_enable = 0;
  5156. pdev->mcopy_mode = 0;
  5157. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en) {
  5158. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5159. dp_ppdu_ring_reset(pdev);
  5160. } else if (pdev->enhanced_stats_en) {
  5161. dp_h2t_cfg_stats_msg_send(pdev,
  5162. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  5163. }
  5164. break;
  5165. case 1:
  5166. pdev->tx_sniffer_enable = 1;
  5167. pdev->mcopy_mode = 0;
  5168. if (!pdev->pktlog_ppdu_stats)
  5169. dp_h2t_cfg_stats_msg_send(pdev,
  5170. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  5171. break;
  5172. case 2:
  5173. pdev->mcopy_mode = 1;
  5174. pdev->tx_sniffer_enable = 0;
  5175. if (!pdev->enhanced_stats_en)
  5176. dp_ppdu_ring_cfg(pdev);
  5177. if (!pdev->pktlog_ppdu_stats)
  5178. dp_h2t_cfg_stats_msg_send(pdev,
  5179. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  5180. break;
  5181. default:
  5182. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5183. "Invalid value\n");
  5184. break;
  5185. }
  5186. }
  5187. /*
  5188. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  5189. * @pdev_handle: DP_PDEV handle
  5190. *
  5191. * Return: void
  5192. */
  5193. static void
  5194. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  5195. {
  5196. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5197. pdev->enhanced_stats_en = 1;
  5198. if (!pdev->mcopy_mode)
  5199. dp_ppdu_ring_cfg(pdev);
  5200. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable && !pdev->mcopy_mode)
  5201. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  5202. }
  5203. /*
  5204. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  5205. * @pdev_handle: DP_PDEV handle
  5206. *
  5207. * Return: void
  5208. */
  5209. static void
  5210. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  5211. {
  5212. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5213. pdev->enhanced_stats_en = 0;
  5214. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable && !pdev->mcopy_mode)
  5215. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5216. if (!pdev->mcopy_mode)
  5217. dp_ppdu_ring_reset(pdev);
  5218. }
  5219. /*
  5220. * dp_get_fw_peer_stats()- function to print peer stats
  5221. * @pdev_handle: DP_PDEV handle
  5222. * @mac_addr: mac address of the peer
  5223. * @cap: Type of htt stats requested
  5224. *
  5225. * Currently Supporting only MAC ID based requests Only
  5226. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  5227. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  5228. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  5229. *
  5230. * Return: void
  5231. */
  5232. static void
  5233. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  5234. uint32_t cap)
  5235. {
  5236. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5237. int i;
  5238. uint32_t config_param0 = 0;
  5239. uint32_t config_param1 = 0;
  5240. uint32_t config_param2 = 0;
  5241. uint32_t config_param3 = 0;
  5242. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  5243. config_param0 |= (1 << (cap + 1));
  5244. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  5245. config_param1 |= (1 << i);
  5246. }
  5247. config_param2 |= (mac_addr[0] & 0x000000ff);
  5248. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  5249. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  5250. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  5251. config_param3 |= (mac_addr[4] & 0x000000ff);
  5252. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  5253. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  5254. config_param0, config_param1, config_param2,
  5255. config_param3, 0, 0, 0);
  5256. }
  5257. /* This struct definition will be removed from here
  5258. * once it get added in FW headers*/
  5259. struct httstats_cmd_req {
  5260. uint32_t config_param0;
  5261. uint32_t config_param1;
  5262. uint32_t config_param2;
  5263. uint32_t config_param3;
  5264. int cookie;
  5265. u_int8_t stats_id;
  5266. };
  5267. /*
  5268. * dp_get_htt_stats: function to process the httstas request
  5269. * @pdev_handle: DP pdev handle
  5270. * @data: pointer to request data
  5271. * @data_len: length for request data
  5272. *
  5273. * return: void
  5274. */
  5275. static void
  5276. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  5277. {
  5278. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5279. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  5280. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  5281. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  5282. req->config_param0, req->config_param1,
  5283. req->config_param2, req->config_param3,
  5284. req->cookie, 0, 0);
  5285. }
  5286. /*
  5287. * dp_set_pdev_param: function to set parameters in pdev
  5288. * @pdev_handle: DP pdev handle
  5289. * @param: parameter type to be set
  5290. * @val: value of parameter to be set
  5291. *
  5292. * return: void
  5293. */
  5294. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  5295. enum cdp_pdev_param_type param, uint8_t val)
  5296. {
  5297. switch (param) {
  5298. case CDP_CONFIG_DEBUG_SNIFFER:
  5299. dp_config_debug_sniffer(pdev_handle, val);
  5300. break;
  5301. default:
  5302. break;
  5303. }
  5304. }
  5305. /*
  5306. * dp_set_vdev_param: function to set parameters in vdev
  5307. * @param: parameter type to be set
  5308. * @val: value of parameter to be set
  5309. *
  5310. * return: void
  5311. */
  5312. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  5313. enum cdp_vdev_param_type param, uint32_t val)
  5314. {
  5315. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5316. switch (param) {
  5317. case CDP_ENABLE_WDS:
  5318. vdev->wds_enabled = val;
  5319. break;
  5320. case CDP_ENABLE_NAWDS:
  5321. vdev->nawds_enabled = val;
  5322. break;
  5323. case CDP_ENABLE_MCAST_EN:
  5324. vdev->mcast_enhancement_en = val;
  5325. break;
  5326. case CDP_ENABLE_PROXYSTA:
  5327. vdev->proxysta_vdev = val;
  5328. break;
  5329. case CDP_UPDATE_TDLS_FLAGS:
  5330. vdev->tdls_link_connected = val;
  5331. break;
  5332. case CDP_CFG_WDS_AGING_TIMER:
  5333. if (val == 0)
  5334. qdf_timer_stop(&vdev->pdev->soc->wds_aging_timer);
  5335. else if (val != vdev->wds_aging_timer_val)
  5336. qdf_timer_mod(&vdev->pdev->soc->wds_aging_timer, val);
  5337. vdev->wds_aging_timer_val = val;
  5338. break;
  5339. case CDP_ENABLE_AP_BRIDGE:
  5340. if (wlan_op_mode_sta != vdev->opmode)
  5341. vdev->ap_bridge_enabled = val;
  5342. else
  5343. vdev->ap_bridge_enabled = false;
  5344. break;
  5345. case CDP_ENABLE_CIPHER:
  5346. vdev->sec_type = val;
  5347. break;
  5348. case CDP_ENABLE_QWRAP_ISOLATION:
  5349. vdev->isolation_vdev = val;
  5350. break;
  5351. default:
  5352. break;
  5353. }
  5354. dp_tx_vdev_update_search_flags(vdev);
  5355. }
  5356. /**
  5357. * dp_peer_set_nawds: set nawds bit in peer
  5358. * @peer_handle: pointer to peer
  5359. * @value: enable/disable nawds
  5360. *
  5361. * return: void
  5362. */
  5363. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  5364. {
  5365. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5366. peer->nawds_enabled = value;
  5367. }
  5368. /*
  5369. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  5370. * @vdev_handle: DP_VDEV handle
  5371. * @map_id:ID of map that needs to be updated
  5372. *
  5373. * Return: void
  5374. */
  5375. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  5376. uint8_t map_id)
  5377. {
  5378. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5379. vdev->dscp_tid_map_id = map_id;
  5380. return;
  5381. }
  5382. /*
  5383. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  5384. * @pdev_handle: DP_PDEV handle
  5385. * @buf: to hold pdev_stats
  5386. *
  5387. * Return: int
  5388. */
  5389. static int
  5390. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  5391. {
  5392. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5393. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  5394. struct cdp_txrx_stats_req req = {0,};
  5395. dp_aggregate_pdev_stats(pdev);
  5396. req.stats = HTT_DBG_EXT_STATS_PDEV_TX;
  5397. req.cookie_val = 1;
  5398. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  5399. req.param1, req.param2, req.param3, 0,
  5400. req.cookie_val, 0);
  5401. msleep(DP_MAX_SLEEP_TIME);
  5402. req.stats = HTT_DBG_EXT_STATS_PDEV_RX;
  5403. req.cookie_val = 1;
  5404. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  5405. req.param1, req.param2, req.param3, 0,
  5406. req.cookie_val, 0);
  5407. msleep(DP_MAX_SLEEP_TIME);
  5408. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  5409. return TXRX_STATS_LEVEL;
  5410. }
  5411. /**
  5412. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  5413. * @pdev: DP_PDEV handle
  5414. * @map_id: ID of map that needs to be updated
  5415. * @tos: index value in map
  5416. * @tid: tid value passed by the user
  5417. *
  5418. * Return: void
  5419. */
  5420. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  5421. uint8_t map_id, uint8_t tos, uint8_t tid)
  5422. {
  5423. uint8_t dscp;
  5424. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  5425. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  5426. pdev->dscp_tid_map[map_id][dscp] = tid;
  5427. if (map_id < HAL_MAX_HW_DSCP_TID_MAPS)
  5428. hal_tx_update_dscp_tid(pdev->soc->hal_soc, tid,
  5429. map_id, dscp);
  5430. return;
  5431. }
  5432. /**
  5433. * dp_fw_stats_process(): Process TxRX FW stats request
  5434. * @vdev_handle: DP VDEV handle
  5435. * @req: stats request
  5436. *
  5437. * return: int
  5438. */
  5439. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  5440. struct cdp_txrx_stats_req *req)
  5441. {
  5442. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5443. struct dp_pdev *pdev = NULL;
  5444. uint32_t stats = req->stats;
  5445. uint8_t channel = req->channel;
  5446. if (!vdev) {
  5447. DP_TRACE(NONE, "VDEV not found");
  5448. return 1;
  5449. }
  5450. pdev = vdev->pdev;
  5451. /*
  5452. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  5453. * from param0 to param3 according to below rule:
  5454. *
  5455. * PARAM:
  5456. * - config_param0 : start_offset (stats type)
  5457. * - config_param1 : stats bmask from start offset
  5458. * - config_param2 : stats bmask from start offset + 32
  5459. * - config_param3 : stats bmask from start offset + 64
  5460. */
  5461. if (req->stats == CDP_TXRX_STATS_0) {
  5462. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  5463. req->param1 = 0xFFFFFFFF;
  5464. req->param2 = 0xFFFFFFFF;
  5465. req->param3 = 0xFFFFFFFF;
  5466. }
  5467. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  5468. req->param1, req->param2, req->param3,
  5469. 0, 0, channel);
  5470. }
  5471. /**
  5472. * dp_txrx_stats_request - function to map to firmware and host stats
  5473. * @vdev: virtual handle
  5474. * @req: stats request
  5475. *
  5476. * Return: integer
  5477. */
  5478. static int dp_txrx_stats_request(struct cdp_vdev *vdev,
  5479. struct cdp_txrx_stats_req *req)
  5480. {
  5481. int host_stats;
  5482. int fw_stats;
  5483. enum cdp_stats stats;
  5484. if (!vdev || !req) {
  5485. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5486. "Invalid vdev/req instance");
  5487. return 0;
  5488. }
  5489. stats = req->stats;
  5490. if (stats >= CDP_TXRX_MAX_STATS)
  5491. return 0;
  5492. /*
  5493. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  5494. * has to be updated if new FW HTT stats added
  5495. */
  5496. if (stats > CDP_TXRX_STATS_HTT_MAX)
  5497. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  5498. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  5499. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  5500. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5501. "stats: %u fw_stats_type: %d host_stats_type: %d",
  5502. stats, fw_stats, host_stats);
  5503. if (fw_stats != TXRX_FW_STATS_INVALID) {
  5504. /* update request with FW stats type */
  5505. req->stats = fw_stats;
  5506. return dp_fw_stats_process(vdev, req);
  5507. }
  5508. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  5509. (host_stats <= TXRX_HOST_STATS_MAX))
  5510. return dp_print_host_stats(vdev, host_stats);
  5511. else
  5512. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5513. "Wrong Input for TxRx Stats");
  5514. return 0;
  5515. }
  5516. /*
  5517. * dp_print_napi_stats(): NAPI stats
  5518. * @soc - soc handle
  5519. */
  5520. static void dp_print_napi_stats(struct dp_soc *soc)
  5521. {
  5522. hif_print_napi_stats(soc->hif_handle);
  5523. }
  5524. /*
  5525. * dp_print_per_ring_stats(): Packet count per ring
  5526. * @soc - soc handle
  5527. */
  5528. static void dp_print_per_ring_stats(struct dp_soc *soc)
  5529. {
  5530. uint8_t ring;
  5531. uint16_t core;
  5532. uint64_t total_packets;
  5533. DP_TRACE(FATAL, "Reo packets per ring:");
  5534. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  5535. total_packets = 0;
  5536. DP_TRACE(FATAL, "Packets on ring %u:", ring);
  5537. for (core = 0; core < NR_CPUS; core++) {
  5538. DP_TRACE(FATAL, "Packets arriving on core %u: %llu",
  5539. core, soc->stats.rx.ring_packets[core][ring]);
  5540. total_packets += soc->stats.rx.ring_packets[core][ring];
  5541. }
  5542. DP_TRACE(FATAL, "Total packets on ring %u: %llu",
  5543. ring, total_packets);
  5544. }
  5545. }
  5546. /*
  5547. * dp_txrx_path_stats() - Function to display dump stats
  5548. * @soc - soc handle
  5549. *
  5550. * return: none
  5551. */
  5552. static void dp_txrx_path_stats(struct dp_soc *soc)
  5553. {
  5554. uint8_t error_code;
  5555. uint8_t loop_pdev;
  5556. struct dp_pdev *pdev;
  5557. uint8_t i;
  5558. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  5559. pdev = soc->pdev_list[loop_pdev];
  5560. dp_aggregate_pdev_stats(pdev);
  5561. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5562. "Tx path Statistics:");
  5563. DP_TRACE(FATAL, "from stack: %u msdus (%llu bytes)",
  5564. pdev->stats.tx_i.rcvd.num,
  5565. pdev->stats.tx_i.rcvd.bytes);
  5566. DP_TRACE(FATAL, "processed from host: %u msdus (%llu bytes)",
  5567. pdev->stats.tx_i.processed.num,
  5568. pdev->stats.tx_i.processed.bytes);
  5569. DP_TRACE(FATAL, "successfully transmitted: %u msdus (%llu bytes)",
  5570. pdev->stats.tx.tx_success.num,
  5571. pdev->stats.tx.tx_success.bytes);
  5572. DP_TRACE(FATAL, "Dropped in host:");
  5573. DP_TRACE(FATAL, "Total packets dropped: %u,",
  5574. pdev->stats.tx_i.dropped.dropped_pkt.num);
  5575. DP_TRACE(FATAL, "Descriptor not available: %u",
  5576. pdev->stats.tx_i.dropped.desc_na);
  5577. DP_TRACE(FATAL, "Ring full: %u",
  5578. pdev->stats.tx_i.dropped.ring_full);
  5579. DP_TRACE(FATAL, "Enqueue fail: %u",
  5580. pdev->stats.tx_i.dropped.enqueue_fail);
  5581. DP_TRACE(FATAL, "DMA Error: %u",
  5582. pdev->stats.tx_i.dropped.dma_error);
  5583. DP_TRACE(FATAL, "Dropped in hardware:");
  5584. DP_TRACE(FATAL, "total packets dropped: %u",
  5585. pdev->stats.tx.tx_failed);
  5586. DP_TRACE(FATAL, "mpdu age out: %u",
  5587. pdev->stats.tx.dropped.age_out);
  5588. DP_TRACE(FATAL, "firmware removed: %u",
  5589. pdev->stats.tx.dropped.fw_rem);
  5590. DP_TRACE(FATAL, "firmware removed tx: %u",
  5591. pdev->stats.tx.dropped.fw_rem_tx);
  5592. DP_TRACE(FATAL, "firmware removed notx %u",
  5593. pdev->stats.tx.dropped.fw_rem_notx);
  5594. DP_TRACE(FATAL, "peer_invalid: %u",
  5595. pdev->soc->stats.tx.tx_invalid_peer.num);
  5596. DP_TRACE(FATAL, "Tx packets sent per interrupt:");
  5597. DP_TRACE(FATAL, "Single Packet: %u",
  5598. pdev->stats.tx_comp_histogram.pkts_1);
  5599. DP_TRACE(FATAL, "2-20 Packets: %u",
  5600. pdev->stats.tx_comp_histogram.pkts_2_20);
  5601. DP_TRACE(FATAL, "21-40 Packets: %u",
  5602. pdev->stats.tx_comp_histogram.pkts_21_40);
  5603. DP_TRACE(FATAL, "41-60 Packets: %u",
  5604. pdev->stats.tx_comp_histogram.pkts_41_60);
  5605. DP_TRACE(FATAL, "61-80 Packets: %u",
  5606. pdev->stats.tx_comp_histogram.pkts_61_80);
  5607. DP_TRACE(FATAL, "81-100 Packets: %u",
  5608. pdev->stats.tx_comp_histogram.pkts_81_100);
  5609. DP_TRACE(FATAL, "101-200 Packets: %u",
  5610. pdev->stats.tx_comp_histogram.pkts_101_200);
  5611. DP_TRACE(FATAL, " 201+ Packets: %u",
  5612. pdev->stats.tx_comp_histogram.pkts_201_plus);
  5613. DP_TRACE(FATAL, "Rx path statistics");
  5614. DP_TRACE(FATAL, "delivered %u msdus ( %llu bytes),",
  5615. pdev->stats.rx.to_stack.num,
  5616. pdev->stats.rx.to_stack.bytes);
  5617. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  5618. DP_TRACE(FATAL, "received on reo[%d] %u msdus ( %llu bytes),",
  5619. i, pdev->stats.rx.rcvd_reo[i].num,
  5620. pdev->stats.rx.rcvd_reo[i].bytes);
  5621. DP_TRACE(FATAL, "intra-bss packets %u msdus ( %llu bytes),",
  5622. pdev->stats.rx.intra_bss.pkts.num,
  5623. pdev->stats.rx.intra_bss.pkts.bytes);
  5624. DP_TRACE(FATAL, "intra-bss fails %u msdus ( %llu bytes),",
  5625. pdev->stats.rx.intra_bss.fail.num,
  5626. pdev->stats.rx.intra_bss.fail.bytes);
  5627. DP_TRACE(FATAL, "raw packets %u msdus ( %llu bytes),",
  5628. pdev->stats.rx.raw.num,
  5629. pdev->stats.rx.raw.bytes);
  5630. DP_TRACE(FATAL, "dropped: error %u msdus",
  5631. pdev->stats.rx.err.mic_err);
  5632. DP_TRACE(FATAL, "peer invalid %u",
  5633. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  5634. DP_TRACE(FATAL, "Reo Statistics");
  5635. DP_TRACE(FATAL, "rbm error: %u msdus",
  5636. pdev->soc->stats.rx.err.invalid_rbm);
  5637. DP_TRACE(FATAL, "hal ring access fail: %u msdus",
  5638. pdev->soc->stats.rx.err.hal_ring_access_fail);
  5639. DP_TRACE(FATAL, "Reo errors");
  5640. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  5641. error_code++) {
  5642. DP_TRACE(FATAL, "Reo error number (%u): %u msdus",
  5643. error_code,
  5644. pdev->soc->stats.rx.err.reo_error[error_code]);
  5645. }
  5646. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  5647. error_code++) {
  5648. DP_TRACE(FATAL, "Rxdma error number (%u): %u msdus",
  5649. error_code,
  5650. pdev->soc->stats.rx.err
  5651. .rxdma_error[error_code]);
  5652. }
  5653. DP_TRACE(FATAL, "Rx packets reaped per interrupt:");
  5654. DP_TRACE(FATAL, "Single Packet: %u",
  5655. pdev->stats.rx_ind_histogram.pkts_1);
  5656. DP_TRACE(FATAL, "2-20 Packets: %u",
  5657. pdev->stats.rx_ind_histogram.pkts_2_20);
  5658. DP_TRACE(FATAL, "21-40 Packets: %u",
  5659. pdev->stats.rx_ind_histogram.pkts_21_40);
  5660. DP_TRACE(FATAL, "41-60 Packets: %u",
  5661. pdev->stats.rx_ind_histogram.pkts_41_60);
  5662. DP_TRACE(FATAL, "61-80 Packets: %u",
  5663. pdev->stats.rx_ind_histogram.pkts_61_80);
  5664. DP_TRACE(FATAL, "81-100 Packets: %u",
  5665. pdev->stats.rx_ind_histogram.pkts_81_100);
  5666. DP_TRACE(FATAL, "101-200 Packets: %u",
  5667. pdev->stats.rx_ind_histogram.pkts_101_200);
  5668. DP_TRACE(FATAL, " 201+ Packets: %u",
  5669. pdev->stats.rx_ind_histogram.pkts_201_plus);
  5670. DP_TRACE_STATS(ERROR, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  5671. __func__,
  5672. pdev->soc->wlan_cfg_ctx->tso_enabled,
  5673. pdev->soc->wlan_cfg_ctx->lro_enabled,
  5674. pdev->soc->wlan_cfg_ctx->rx_hash,
  5675. pdev->soc->wlan_cfg_ctx->napi_enabled);
  5676. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  5677. DP_TRACE_STATS(ERROR, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  5678. __func__,
  5679. pdev->soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold,
  5680. pdev->soc->wlan_cfg_ctx->tx_flow_start_queue_offset);
  5681. #endif
  5682. }
  5683. }
  5684. /*
  5685. * dp_txrx_dump_stats() - Dump statistics
  5686. * @value - Statistics option
  5687. */
  5688. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  5689. enum qdf_stats_verbosity_level level)
  5690. {
  5691. struct dp_soc *soc =
  5692. (struct dp_soc *)psoc;
  5693. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5694. if (!soc) {
  5695. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5696. "%s: soc is NULL", __func__);
  5697. return QDF_STATUS_E_INVAL;
  5698. }
  5699. switch (value) {
  5700. case CDP_TXRX_PATH_STATS:
  5701. dp_txrx_path_stats(soc);
  5702. break;
  5703. case CDP_RX_RING_STATS:
  5704. dp_print_per_ring_stats(soc);
  5705. break;
  5706. case CDP_TXRX_TSO_STATS:
  5707. /* TODO: NOT IMPLEMENTED */
  5708. break;
  5709. case CDP_DUMP_TX_FLOW_POOL_INFO:
  5710. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  5711. break;
  5712. case CDP_DP_NAPI_STATS:
  5713. dp_print_napi_stats(soc);
  5714. break;
  5715. case CDP_TXRX_DESC_STATS:
  5716. /* TODO: NOT IMPLEMENTED */
  5717. break;
  5718. default:
  5719. status = QDF_STATUS_E_INVAL;
  5720. break;
  5721. }
  5722. return status;
  5723. }
  5724. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  5725. /**
  5726. * dp_update_flow_control_parameters() - API to store datapath
  5727. * config parameters
  5728. * @soc: soc handle
  5729. * @cfg: ini parameter handle
  5730. *
  5731. * Return: void
  5732. */
  5733. static inline
  5734. void dp_update_flow_control_parameters(struct dp_soc *soc,
  5735. struct cdp_config_params *params)
  5736. {
  5737. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  5738. params->tx_flow_stop_queue_threshold;
  5739. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  5740. params->tx_flow_start_queue_offset;
  5741. }
  5742. #else
  5743. static inline
  5744. void dp_update_flow_control_parameters(struct dp_soc *soc,
  5745. struct cdp_config_params *params)
  5746. {
  5747. }
  5748. #endif
  5749. /**
  5750. * dp_update_config_parameters() - API to store datapath
  5751. * config parameters
  5752. * @soc: soc handle
  5753. * @cfg: ini parameter handle
  5754. *
  5755. * Return: status
  5756. */
  5757. static
  5758. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  5759. struct cdp_config_params *params)
  5760. {
  5761. struct dp_soc *soc = (struct dp_soc *)psoc;
  5762. if (!(soc)) {
  5763. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5764. "%s: Invalid handle", __func__);
  5765. return QDF_STATUS_E_INVAL;
  5766. }
  5767. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  5768. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  5769. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  5770. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  5771. params->tcp_udp_checksumoffload;
  5772. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  5773. dp_update_flow_control_parameters(soc, params);
  5774. return QDF_STATUS_SUCCESS;
  5775. }
  5776. /**
  5777. * dp_txrx_set_wds_rx_policy() - API to store datapath
  5778. * config parameters
  5779. * @vdev_handle - datapath vdev handle
  5780. * @cfg: ini parameter handle
  5781. *
  5782. * Return: status
  5783. */
  5784. #ifdef WDS_VENDOR_EXTENSION
  5785. void
  5786. dp_txrx_set_wds_rx_policy(
  5787. struct cdp_vdev *vdev_handle,
  5788. u_int32_t val)
  5789. {
  5790. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5791. struct dp_peer *peer;
  5792. if (vdev->opmode == wlan_op_mode_ap) {
  5793. /* for ap, set it on bss_peer */
  5794. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5795. if (peer->bss_peer) {
  5796. peer->wds_ecm.wds_rx_filter = 1;
  5797. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  5798. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  5799. break;
  5800. }
  5801. }
  5802. } else if (vdev->opmode == wlan_op_mode_sta) {
  5803. peer = TAILQ_FIRST(&vdev->peer_list);
  5804. peer->wds_ecm.wds_rx_filter = 1;
  5805. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  5806. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  5807. }
  5808. }
  5809. /**
  5810. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  5811. *
  5812. * @peer_handle - datapath peer handle
  5813. * @wds_tx_ucast: policy for unicast transmission
  5814. * @wds_tx_mcast: policy for multicast transmission
  5815. *
  5816. * Return: void
  5817. */
  5818. void
  5819. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  5820. int wds_tx_ucast, int wds_tx_mcast)
  5821. {
  5822. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5823. if (wds_tx_ucast || wds_tx_mcast) {
  5824. peer->wds_enabled = 1;
  5825. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  5826. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  5827. } else {
  5828. peer->wds_enabled = 0;
  5829. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  5830. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  5831. }
  5832. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5833. FL("Policy Update set to :\
  5834. peer->wds_enabled %d\
  5835. peer->wds_ecm.wds_tx_ucast_4addr %d\
  5836. peer->wds_ecm.wds_tx_mcast_4addr %d\n"),
  5837. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  5838. peer->wds_ecm.wds_tx_mcast_4addr);
  5839. return;
  5840. }
  5841. #endif
  5842. static struct cdp_wds_ops dp_ops_wds = {
  5843. .vdev_set_wds = dp_vdev_set_wds,
  5844. #ifdef WDS_VENDOR_EXTENSION
  5845. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  5846. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  5847. #endif
  5848. };
  5849. /*
  5850. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  5851. * @soc - datapath soc handle
  5852. * @peer - datapath peer handle
  5853. *
  5854. * Delete the AST entries belonging to a peer
  5855. */
  5856. #ifdef FEATURE_AST
  5857. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  5858. struct dp_peer *peer)
  5859. {
  5860. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  5861. qdf_spin_lock_bh(&soc->ast_lock);
  5862. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  5863. dp_peer_del_ast(soc, ast_entry);
  5864. qdf_spin_unlock_bh(&soc->ast_lock);
  5865. }
  5866. #else
  5867. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  5868. struct dp_peer *peer)
  5869. {
  5870. }
  5871. #endif
  5872. /*
  5873. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  5874. * @vdev_handle - datapath vdev handle
  5875. * @callback - callback function
  5876. * @ctxt: callback context
  5877. *
  5878. */
  5879. static void
  5880. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  5881. ol_txrx_data_tx_cb callback, void *ctxt)
  5882. {
  5883. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5884. vdev->tx_non_std_data_callback.func = callback;
  5885. vdev->tx_non_std_data_callback.ctxt = ctxt;
  5886. }
  5887. /**
  5888. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  5889. * @pdev_hdl: datapath pdev handle
  5890. *
  5891. * Return: opaque pointer to dp txrx handle
  5892. */
  5893. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  5894. {
  5895. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  5896. return pdev->dp_txrx_handle;
  5897. }
  5898. /**
  5899. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  5900. * @pdev_hdl: datapath pdev handle
  5901. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  5902. *
  5903. * Return: void
  5904. */
  5905. static void
  5906. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  5907. {
  5908. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  5909. pdev->dp_txrx_handle = dp_txrx_hdl;
  5910. }
  5911. /**
  5912. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  5913. * @soc_handle: datapath soc handle
  5914. *
  5915. * Return: opaque pointer to external dp (non-core DP)
  5916. */
  5917. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  5918. {
  5919. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  5920. return soc->external_txrx_handle;
  5921. }
  5922. /**
  5923. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  5924. * @soc_handle: datapath soc handle
  5925. * @txrx_handle: opaque pointer to external dp (non-core DP)
  5926. *
  5927. * Return: void
  5928. */
  5929. static void
  5930. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  5931. {
  5932. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  5933. soc->external_txrx_handle = txrx_handle;
  5934. }
  5935. #ifdef FEATURE_AST
  5936. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  5937. {
  5938. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  5939. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  5940. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  5941. /*
  5942. * For BSS peer, new peer is not created on alloc_node if the
  5943. * peer with same address already exists , instead refcnt is
  5944. * increased for existing peer. Correspondingly in delete path,
  5945. * only refcnt is decreased; and peer is only deleted , when all
  5946. * references are deleted. So delete_in_progress should not be set
  5947. * for bss_peer, unless only 2 reference remains (peer map reference
  5948. * and peer hash table reference).
  5949. */
  5950. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  5951. return;
  5952. }
  5953. peer->delete_in_progress = true;
  5954. dp_peer_delete_ast_entries(soc, peer);
  5955. }
  5956. #endif
  5957. #ifdef ATH_SUPPORT_NAC_RSSI
  5958. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  5959. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  5960. uint8_t chan_num)
  5961. {
  5962. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5963. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5964. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  5965. pdev->nac_rssi_filtering = 1;
  5966. /* Store address of NAC (neighbour peer) which will be checked
  5967. * against TA of received packets.
  5968. */
  5969. if (cmd == CDP_NAC_PARAM_ADD) {
  5970. qdf_mem_copy(vdev->cdp_nac_rssi.client_mac,
  5971. client_macaddr, DP_MAC_ADDR_LEN);
  5972. vdev->cdp_nac_rssi_enabled = 1;
  5973. } else if (cmd == CDP_NAC_PARAM_DEL) {
  5974. if (!qdf_mem_cmp(vdev->cdp_nac_rssi.client_mac,
  5975. client_macaddr, DP_MAC_ADDR_LEN)) {
  5976. /* delete this peer from the list */
  5977. qdf_mem_zero(vdev->cdp_nac_rssi.client_mac,
  5978. DP_MAC_ADDR_LEN);
  5979. }
  5980. vdev->cdp_nac_rssi_enabled = 0;
  5981. }
  5982. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  5983. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  5984. (vdev->pdev->osif_pdev, vdev->vdev_id, cmd, bssid);
  5985. return QDF_STATUS_SUCCESS;
  5986. }
  5987. #endif
  5988. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  5989. uint32_t max_peers)
  5990. {
  5991. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  5992. soc->max_peers = max_peers;
  5993. qdf_print ("%s max_peers %u\n", __func__, max_peers);
  5994. if (dp_peer_find_attach(soc))
  5995. return QDF_STATUS_E_FAILURE;
  5996. return QDF_STATUS_SUCCESS;
  5997. }
  5998. static struct cdp_cmn_ops dp_ops_cmn = {
  5999. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  6000. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  6001. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  6002. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  6003. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  6004. .txrx_peer_create = dp_peer_create_wifi3,
  6005. .txrx_peer_setup = dp_peer_setup_wifi3,
  6006. #ifdef FEATURE_AST
  6007. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  6008. #else
  6009. .txrx_peer_teardown = NULL,
  6010. #endif
  6011. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  6012. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  6013. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  6014. .txrx_peer_ast_hash_find = dp_peer_ast_hash_find_wifi3,
  6015. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  6016. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  6017. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  6018. .txrx_peer_delete = dp_peer_delete_wifi3,
  6019. .txrx_vdev_register = dp_vdev_register_wifi3,
  6020. .txrx_soc_detach = dp_soc_detach_wifi3,
  6021. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  6022. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  6023. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  6024. .txrx_ath_getstats = dp_get_device_stats,
  6025. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  6026. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  6027. .delba_process = dp_delba_process_wifi3,
  6028. .set_addba_response = dp_set_addba_response,
  6029. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  6030. .flush_cache_rx_queue = NULL,
  6031. /* TODO: get API's for dscp-tid need to be added*/
  6032. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  6033. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  6034. .txrx_stats_request = dp_txrx_stats_request,
  6035. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  6036. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  6037. .txrx_set_nac = dp_set_nac,
  6038. .txrx_get_tx_pending = dp_get_tx_pending,
  6039. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  6040. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  6041. .display_stats = dp_txrx_dump_stats,
  6042. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  6043. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  6044. #ifdef DP_INTR_POLL_BASED
  6045. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  6046. #else
  6047. .txrx_intr_attach = dp_soc_interrupt_attach,
  6048. #endif
  6049. .txrx_intr_detach = dp_soc_interrupt_detach,
  6050. .set_pn_check = dp_set_pn_check_wifi3,
  6051. .update_config_parameters = dp_update_config_parameters,
  6052. /* TODO: Add other functions */
  6053. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  6054. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  6055. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  6056. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  6057. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  6058. .tx_send = dp_tx_send,
  6059. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  6060. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  6061. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  6062. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  6063. };
  6064. static struct cdp_ctrl_ops dp_ops_ctrl = {
  6065. .txrx_peer_authorize = dp_peer_authorize,
  6066. #ifdef QCA_SUPPORT_SON
  6067. .txrx_set_inact_params = dp_set_inact_params,
  6068. .txrx_start_inact_timer = dp_start_inact_timer,
  6069. .txrx_set_overload = dp_set_overload,
  6070. .txrx_peer_is_inact = dp_peer_is_inact,
  6071. .txrx_mark_peer_inact = dp_mark_peer_inact,
  6072. #endif
  6073. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  6074. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  6075. #ifdef MESH_MODE_SUPPORT
  6076. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  6077. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  6078. #endif
  6079. .txrx_set_vdev_param = dp_set_vdev_param,
  6080. .txrx_peer_set_nawds = dp_peer_set_nawds,
  6081. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  6082. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  6083. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  6084. .txrx_update_filter_neighbour_peers =
  6085. dp_update_filter_neighbour_peers,
  6086. .txrx_get_sec_type = dp_get_sec_type,
  6087. /* TODO: Add other functions */
  6088. .txrx_wdi_event_sub = dp_wdi_event_sub,
  6089. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  6090. #ifdef WDI_EVENT_ENABLE
  6091. .txrx_get_pldev = dp_get_pldev,
  6092. #endif
  6093. .txrx_set_pdev_param = dp_set_pdev_param,
  6094. #ifdef ATH_SUPPORT_NAC_RSSI
  6095. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  6096. #endif
  6097. };
  6098. static struct cdp_me_ops dp_ops_me = {
  6099. #ifdef ATH_SUPPORT_IQUE
  6100. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  6101. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  6102. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  6103. #endif
  6104. };
  6105. static struct cdp_mon_ops dp_ops_mon = {
  6106. .txrx_monitor_set_filter_ucast_data = NULL,
  6107. .txrx_monitor_set_filter_mcast_data = NULL,
  6108. .txrx_monitor_set_filter_non_data = NULL,
  6109. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  6110. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  6111. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  6112. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  6113. /* Added support for HK advance filter */
  6114. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  6115. };
  6116. static struct cdp_host_stats_ops dp_ops_host_stats = {
  6117. .txrx_per_peer_stats = dp_get_host_peer_stats,
  6118. .get_fw_peer_stats = dp_get_fw_peer_stats,
  6119. .get_htt_stats = dp_get_htt_stats,
  6120. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  6121. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  6122. .txrx_stats_publish = dp_txrx_stats_publish,
  6123. /* TODO */
  6124. };
  6125. static struct cdp_raw_ops dp_ops_raw = {
  6126. /* TODO */
  6127. };
  6128. #ifdef CONFIG_WIN
  6129. static struct cdp_pflow_ops dp_ops_pflow = {
  6130. /* TODO */
  6131. };
  6132. #endif /* CONFIG_WIN */
  6133. #ifdef FEATURE_RUNTIME_PM
  6134. /**
  6135. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  6136. * @opaque_pdev: DP pdev context
  6137. *
  6138. * DP is ready to runtime suspend if there are no pending TX packets.
  6139. *
  6140. * Return: QDF_STATUS
  6141. */
  6142. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  6143. {
  6144. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6145. struct dp_soc *soc = pdev->soc;
  6146. /* Call DP TX flow control API to check if there is any
  6147. pending packets */
  6148. if (soc->intr_mode == DP_INTR_POLL)
  6149. qdf_timer_stop(&soc->int_timer);
  6150. return QDF_STATUS_SUCCESS;
  6151. }
  6152. /**
  6153. * dp_runtime_resume() - ensure DP is ready to runtime resume
  6154. * @opaque_pdev: DP pdev context
  6155. *
  6156. * Resume DP for runtime PM.
  6157. *
  6158. * Return: QDF_STATUS
  6159. */
  6160. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  6161. {
  6162. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6163. struct dp_soc *soc = pdev->soc;
  6164. void *hal_srng;
  6165. int i;
  6166. if (soc->intr_mode == DP_INTR_POLL)
  6167. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6168. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  6169. hal_srng = soc->tcl_data_ring[i].hal_srng;
  6170. if (hal_srng) {
  6171. /* We actually only need to acquire the lock */
  6172. hal_srng_access_start(soc->hal_soc, hal_srng);
  6173. /* Update SRC ring head pointer for HW to send
  6174. all pending packets */
  6175. hal_srng_access_end(soc->hal_soc, hal_srng);
  6176. }
  6177. }
  6178. return QDF_STATUS_SUCCESS;
  6179. }
  6180. #endif /* FEATURE_RUNTIME_PM */
  6181. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  6182. {
  6183. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6184. struct dp_soc *soc = pdev->soc;
  6185. if (soc->intr_mode == DP_INTR_POLL)
  6186. qdf_timer_stop(&soc->int_timer);
  6187. return QDF_STATUS_SUCCESS;
  6188. }
  6189. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  6190. {
  6191. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6192. struct dp_soc *soc = pdev->soc;
  6193. if (soc->intr_mode == DP_INTR_POLL)
  6194. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6195. return QDF_STATUS_SUCCESS;
  6196. }
  6197. #ifndef CONFIG_WIN
  6198. static struct cdp_misc_ops dp_ops_misc = {
  6199. .tx_non_std = dp_tx_non_std,
  6200. .get_opmode = dp_get_opmode,
  6201. #ifdef FEATURE_RUNTIME_PM
  6202. .runtime_suspend = dp_runtime_suspend,
  6203. .runtime_resume = dp_runtime_resume,
  6204. #endif /* FEATURE_RUNTIME_PM */
  6205. .pkt_log_init = dp_pkt_log_init,
  6206. .pkt_log_con_service = dp_pkt_log_con_service,
  6207. };
  6208. static struct cdp_flowctl_ops dp_ops_flowctl = {
  6209. /* WIFI 3.0 DP implement as required. */
  6210. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6211. .flow_pool_map_handler = dp_tx_flow_pool_map,
  6212. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  6213. .register_pause_cb = dp_txrx_register_pause_cb,
  6214. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  6215. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  6216. };
  6217. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  6218. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6219. };
  6220. #ifdef IPA_OFFLOAD
  6221. static struct cdp_ipa_ops dp_ops_ipa = {
  6222. .ipa_get_resource = dp_ipa_get_resource,
  6223. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  6224. .ipa_op_response = dp_ipa_op_response,
  6225. .ipa_register_op_cb = dp_ipa_register_op_cb,
  6226. .ipa_get_stat = dp_ipa_get_stat,
  6227. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  6228. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  6229. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  6230. .ipa_setup = dp_ipa_setup,
  6231. .ipa_cleanup = dp_ipa_cleanup,
  6232. .ipa_setup_iface = dp_ipa_setup_iface,
  6233. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  6234. .ipa_enable_pipes = dp_ipa_enable_pipes,
  6235. .ipa_disable_pipes = dp_ipa_disable_pipes,
  6236. .ipa_set_perf_level = dp_ipa_set_perf_level
  6237. };
  6238. #endif
  6239. static struct cdp_bus_ops dp_ops_bus = {
  6240. .bus_suspend = dp_bus_suspend,
  6241. .bus_resume = dp_bus_resume
  6242. };
  6243. static struct cdp_ocb_ops dp_ops_ocb = {
  6244. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6245. };
  6246. static struct cdp_throttle_ops dp_ops_throttle = {
  6247. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6248. };
  6249. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  6250. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6251. };
  6252. static struct cdp_cfg_ops dp_ops_cfg = {
  6253. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6254. };
  6255. /*
  6256. * dp_wrapper_peer_get_ref_by_addr - wrapper function to get to peer
  6257. * @dev: physical device instance
  6258. * @peer_mac_addr: peer mac address
  6259. * @local_id: local id for the peer
  6260. * @debug_id: to track enum peer access
  6261. * Return: peer instance pointer
  6262. */
  6263. static inline void *
  6264. dp_wrapper_peer_get_ref_by_addr(struct cdp_pdev *dev, u8 *peer_mac_addr,
  6265. u8 *local_id,
  6266. enum peer_debug_id_type debug_id)
  6267. {
  6268. /*
  6269. * Currently this function does not implement the "get ref"
  6270. * functionality and is mapped to dp_find_peer_by_addr which does not
  6271. * increment the peer ref count. So the peer state is uncertain after
  6272. * calling this API. The functionality needs to be implemented.
  6273. * Accordingly the corresponding release_ref function is NULL.
  6274. */
  6275. return dp_find_peer_by_addr(dev, peer_mac_addr, local_id);
  6276. }
  6277. static struct cdp_peer_ops dp_ops_peer = {
  6278. .register_peer = dp_register_peer,
  6279. .clear_peer = dp_clear_peer,
  6280. .find_peer_by_addr = dp_find_peer_by_addr,
  6281. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  6282. .peer_get_ref_by_addr = dp_wrapper_peer_get_ref_by_addr,
  6283. .peer_release_ref = NULL,
  6284. .local_peer_id = dp_local_peer_id,
  6285. .peer_find_by_local_id = dp_peer_find_by_local_id,
  6286. .peer_state_update = dp_peer_state_update,
  6287. .get_vdevid = dp_get_vdevid,
  6288. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  6289. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  6290. .get_vdev_for_peer = dp_get_vdev_for_peer,
  6291. .get_peer_state = dp_get_peer_state,
  6292. .last_assoc_received = dp_get_last_assoc_received,
  6293. .last_disassoc_received = dp_get_last_disassoc_received,
  6294. .last_deauth_received = dp_get_last_deauth_received,
  6295. };
  6296. #endif
  6297. static struct cdp_ops dp_txrx_ops = {
  6298. .cmn_drv_ops = &dp_ops_cmn,
  6299. .ctrl_ops = &dp_ops_ctrl,
  6300. .me_ops = &dp_ops_me,
  6301. .mon_ops = &dp_ops_mon,
  6302. .host_stats_ops = &dp_ops_host_stats,
  6303. .wds_ops = &dp_ops_wds,
  6304. .raw_ops = &dp_ops_raw,
  6305. #ifdef CONFIG_WIN
  6306. .pflow_ops = &dp_ops_pflow,
  6307. #endif /* CONFIG_WIN */
  6308. #ifndef CONFIG_WIN
  6309. .misc_ops = &dp_ops_misc,
  6310. .cfg_ops = &dp_ops_cfg,
  6311. .flowctl_ops = &dp_ops_flowctl,
  6312. .l_flowctl_ops = &dp_ops_l_flowctl,
  6313. #ifdef IPA_OFFLOAD
  6314. .ipa_ops = &dp_ops_ipa,
  6315. #endif
  6316. .bus_ops = &dp_ops_bus,
  6317. .ocb_ops = &dp_ops_ocb,
  6318. .peer_ops = &dp_ops_peer,
  6319. .throttle_ops = &dp_ops_throttle,
  6320. .mob_stats_ops = &dp_ops_mob_stats,
  6321. #endif
  6322. };
  6323. /*
  6324. * dp_soc_set_txrx_ring_map()
  6325. * @dp_soc: DP handler for soc
  6326. *
  6327. * Return: Void
  6328. */
  6329. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  6330. {
  6331. uint32_t i;
  6332. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  6333. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_DEFAULT_MAP][i];
  6334. }
  6335. }
  6336. /*
  6337. * dp_soc_attach_wifi3() - Attach txrx SOC
  6338. * @ctrl_psoc: Opaque SOC handle from control plane
  6339. * @htc_handle: Opaque HTC handle
  6340. * @hif_handle: Opaque HIF handle
  6341. * @qdf_osdev: QDF device
  6342. *
  6343. * Return: DP SOC handle on success, NULL on failure
  6344. */
  6345. /*
  6346. * Local prototype added to temporarily address warning caused by
  6347. * -Wmissing-prototypes. A more correct solution, namely to expose
  6348. * a prototype in an appropriate header file, will come later.
  6349. */
  6350. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  6351. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  6352. struct ol_if_ops *ol_ops);
  6353. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  6354. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  6355. struct ol_if_ops *ol_ops)
  6356. {
  6357. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  6358. if (!soc) {
  6359. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6360. FL("DP SOC memory allocation failed"));
  6361. goto fail0;
  6362. }
  6363. soc->cdp_soc.ops = &dp_txrx_ops;
  6364. soc->cdp_soc.ol_ops = ol_ops;
  6365. soc->ctrl_psoc = ctrl_psoc;
  6366. soc->osdev = qdf_osdev;
  6367. soc->hif_handle = hif_handle;
  6368. soc->hal_soc = hif_get_hal_handle(hif_handle);
  6369. soc->htt_handle = htt_soc_attach(soc, ctrl_psoc, htc_handle,
  6370. soc->hal_soc, qdf_osdev);
  6371. if (!soc->htt_handle) {
  6372. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6373. FL("HTT attach failed"));
  6374. goto fail1;
  6375. }
  6376. soc->wlan_cfg_ctx = wlan_cfg_soc_attach();
  6377. if (!soc->wlan_cfg_ctx) {
  6378. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6379. FL("wlan_cfg_soc_attach failed"));
  6380. goto fail2;
  6381. }
  6382. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx, rx_hash);
  6383. soc->cce_disable = false;
  6384. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  6385. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  6386. CDP_CFG_MAX_PEER_ID);
  6387. if (ret != -EINVAL) {
  6388. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  6389. }
  6390. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  6391. CDP_CFG_CCE_DISABLE);
  6392. if (ret == 1)
  6393. soc->cce_disable = true;
  6394. }
  6395. qdf_spinlock_create(&soc->peer_ref_mutex);
  6396. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  6397. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  6398. /* fill the tx/rx cpu ring map*/
  6399. dp_soc_set_txrx_ring_map(soc);
  6400. qdf_spinlock_create(&soc->htt_stats.lock);
  6401. /* initialize work queue for stats processing */
  6402. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  6403. /*Initialize inactivity timer for wifison */
  6404. dp_init_inact_timer(soc);
  6405. return (void *)soc;
  6406. fail2:
  6407. htt_soc_detach(soc->htt_handle);
  6408. fail1:
  6409. qdf_mem_free(soc);
  6410. fail0:
  6411. return NULL;
  6412. }
  6413. /*
  6414. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  6415. *
  6416. * @soc: handle to DP soc
  6417. * @mac_id: MAC id
  6418. *
  6419. * Return: Return pdev corresponding to MAC
  6420. */
  6421. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  6422. {
  6423. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  6424. return soc->pdev_list[mac_id];
  6425. /* Typically for MCL as there only 1 PDEV*/
  6426. return soc->pdev_list[0];
  6427. }
  6428. /*
  6429. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  6430. * @soc: DP SoC context
  6431. * @max_mac_rings: No of MAC rings
  6432. *
  6433. * Return: None
  6434. */
  6435. static
  6436. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  6437. int *max_mac_rings)
  6438. {
  6439. bool dbs_enable = false;
  6440. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  6441. dbs_enable = soc->cdp_soc.ol_ops->
  6442. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  6443. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  6444. }
  6445. /*
  6446. * dp_set_pktlog_wifi3() - attach txrx vdev
  6447. * @pdev: Datapath PDEV handle
  6448. * @event: which event's notifications are being subscribed to
  6449. * @enable: WDI event subscribe or not. (True or False)
  6450. *
  6451. * Return: Success, NULL on failure
  6452. */
  6453. #ifdef WDI_EVENT_ENABLE
  6454. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  6455. bool enable)
  6456. {
  6457. struct dp_soc *soc = pdev->soc;
  6458. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6459. int max_mac_rings = wlan_cfg_get_num_mac_rings
  6460. (pdev->wlan_cfg_ctx);
  6461. uint8_t mac_id = 0;
  6462. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  6463. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  6464. FL("Max_mac_rings %d \n"),
  6465. max_mac_rings);
  6466. if (enable) {
  6467. switch (event) {
  6468. case WDI_EVENT_RX_DESC:
  6469. if (pdev->monitor_vdev) {
  6470. /* Nothing needs to be done if monitor mode is
  6471. * enabled
  6472. */
  6473. return 0;
  6474. }
  6475. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  6476. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  6477. htt_tlv_filter.mpdu_start = 1;
  6478. htt_tlv_filter.msdu_start = 1;
  6479. htt_tlv_filter.msdu_end = 1;
  6480. htt_tlv_filter.mpdu_end = 1;
  6481. htt_tlv_filter.packet_header = 1;
  6482. htt_tlv_filter.attention = 1;
  6483. htt_tlv_filter.ppdu_start = 1;
  6484. htt_tlv_filter.ppdu_end = 1;
  6485. htt_tlv_filter.ppdu_end_user_stats = 1;
  6486. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6487. htt_tlv_filter.ppdu_end_status_done = 1;
  6488. htt_tlv_filter.enable_fp = 1;
  6489. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6490. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6491. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6492. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6493. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6494. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6495. for (mac_id = 0; mac_id < max_mac_rings;
  6496. mac_id++) {
  6497. int mac_for_pdev =
  6498. dp_get_mac_id_for_pdev(mac_id,
  6499. pdev->pdev_id);
  6500. htt_h2t_rx_ring_cfg(soc->htt_handle,
  6501. mac_for_pdev,
  6502. pdev->rxdma_mon_status_ring[mac_id]
  6503. .hal_srng,
  6504. RXDMA_MONITOR_STATUS,
  6505. RX_BUFFER_SIZE,
  6506. &htt_tlv_filter);
  6507. }
  6508. if (soc->reap_timer_init)
  6509. qdf_timer_mod(&soc->mon_reap_timer,
  6510. DP_INTR_POLL_TIMER_MS);
  6511. }
  6512. break;
  6513. case WDI_EVENT_LITE_RX:
  6514. if (pdev->monitor_vdev) {
  6515. /* Nothing needs to be done if monitor mode is
  6516. * enabled
  6517. */
  6518. return 0;
  6519. }
  6520. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  6521. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  6522. htt_tlv_filter.ppdu_start = 1;
  6523. htt_tlv_filter.ppdu_end = 1;
  6524. htt_tlv_filter.ppdu_end_user_stats = 1;
  6525. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6526. htt_tlv_filter.ppdu_end_status_done = 1;
  6527. htt_tlv_filter.mpdu_start = 1;
  6528. htt_tlv_filter.enable_fp = 1;
  6529. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6530. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6531. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6532. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6533. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6534. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6535. for (mac_id = 0; mac_id < max_mac_rings;
  6536. mac_id++) {
  6537. int mac_for_pdev =
  6538. dp_get_mac_id_for_pdev(mac_id,
  6539. pdev->pdev_id);
  6540. htt_h2t_rx_ring_cfg(soc->htt_handle,
  6541. mac_for_pdev,
  6542. pdev->rxdma_mon_status_ring[mac_id]
  6543. .hal_srng,
  6544. RXDMA_MONITOR_STATUS,
  6545. RX_BUFFER_SIZE_PKTLOG_LITE,
  6546. &htt_tlv_filter);
  6547. }
  6548. if (soc->reap_timer_init)
  6549. qdf_timer_mod(&soc->mon_reap_timer,
  6550. DP_INTR_POLL_TIMER_MS);
  6551. }
  6552. break;
  6553. case WDI_EVENT_LITE_T2H:
  6554. if (pdev->monitor_vdev) {
  6555. /* Nothing needs to be done if monitor mode is
  6556. * enabled
  6557. */
  6558. return 0;
  6559. }
  6560. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  6561. int mac_for_pdev = dp_get_mac_id_for_pdev(
  6562. mac_id, pdev->pdev_id);
  6563. pdev->pktlog_ppdu_stats = true;
  6564. dp_h2t_cfg_stats_msg_send(pdev,
  6565. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  6566. mac_for_pdev);
  6567. }
  6568. break;
  6569. default:
  6570. /* Nothing needs to be done for other pktlog types */
  6571. break;
  6572. }
  6573. } else {
  6574. switch (event) {
  6575. case WDI_EVENT_RX_DESC:
  6576. case WDI_EVENT_LITE_RX:
  6577. if (pdev->monitor_vdev) {
  6578. /* Nothing needs to be done if monitor mode is
  6579. * enabled
  6580. */
  6581. return 0;
  6582. }
  6583. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  6584. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  6585. for (mac_id = 0; mac_id < max_mac_rings;
  6586. mac_id++) {
  6587. int mac_for_pdev =
  6588. dp_get_mac_id_for_pdev(mac_id,
  6589. pdev->pdev_id);
  6590. htt_h2t_rx_ring_cfg(soc->htt_handle,
  6591. mac_for_pdev,
  6592. pdev->rxdma_mon_status_ring[mac_id]
  6593. .hal_srng,
  6594. RXDMA_MONITOR_STATUS,
  6595. RX_BUFFER_SIZE,
  6596. &htt_tlv_filter);
  6597. }
  6598. if (soc->reap_timer_init)
  6599. qdf_timer_stop(&soc->mon_reap_timer);
  6600. }
  6601. break;
  6602. case WDI_EVENT_LITE_T2H:
  6603. if (pdev->monitor_vdev) {
  6604. /* Nothing needs to be done if monitor mode is
  6605. * enabled
  6606. */
  6607. return 0;
  6608. }
  6609. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  6610. * passing value 0. Once these macros will define in htt
  6611. * header file will use proper macros
  6612. */
  6613. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  6614. int mac_for_pdev =
  6615. dp_get_mac_id_for_pdev(mac_id,
  6616. pdev->pdev_id);
  6617. pdev->pktlog_ppdu_stats = false;
  6618. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6619. dp_h2t_cfg_stats_msg_send(pdev, 0,
  6620. mac_for_pdev);
  6621. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  6622. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  6623. mac_for_pdev);
  6624. } else if (pdev->enhanced_stats_en) {
  6625. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  6626. mac_for_pdev);
  6627. }
  6628. }
  6629. break;
  6630. default:
  6631. /* Nothing needs to be done for other pktlog types */
  6632. break;
  6633. }
  6634. }
  6635. return 0;
  6636. }
  6637. #endif
  6638. #ifdef CONFIG_MCL
  6639. /*
  6640. * dp_service_mon_rings()- timer to reap monitor rings
  6641. * reqd as we are not getting ppdu end interrupts
  6642. * @arg: SoC Handle
  6643. *
  6644. * Return:
  6645. *
  6646. */
  6647. static void dp_service_mon_rings(void *arg)
  6648. {
  6649. struct dp_soc *soc = (struct dp_soc *) arg;
  6650. int ring = 0, work_done, mac_id;
  6651. struct dp_pdev *pdev = NULL;
  6652. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  6653. pdev = soc->pdev_list[ring];
  6654. if (pdev == NULL)
  6655. continue;
  6656. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6657. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6658. pdev->pdev_id);
  6659. work_done = dp_mon_process(soc, mac_for_pdev,
  6660. QCA_NAPI_BUDGET);
  6661. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  6662. FL("Reaped %d descs from Monitor rings"),
  6663. work_done);
  6664. }
  6665. }
  6666. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  6667. }
  6668. #ifndef REMOVE_PKT_LOG
  6669. /**
  6670. * dp_pkt_log_init() - API to initialize packet log
  6671. * @ppdev: physical device handle
  6672. * @scn: HIF context
  6673. *
  6674. * Return: none
  6675. */
  6676. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  6677. {
  6678. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  6679. if (handle->pkt_log_init) {
  6680. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6681. "%s: Packet log not initialized", __func__);
  6682. return;
  6683. }
  6684. pktlog_sethandle(&handle->pl_dev, scn);
  6685. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  6686. if (pktlogmod_init(scn)) {
  6687. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6688. "%s: pktlogmod_init failed", __func__);
  6689. handle->pkt_log_init = false;
  6690. } else {
  6691. handle->pkt_log_init = true;
  6692. }
  6693. }
  6694. /**
  6695. * dp_pkt_log_con_service() - connect packet log service
  6696. * @ppdev: physical device handle
  6697. * @scn: device context
  6698. *
  6699. * Return: none
  6700. */
  6701. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  6702. {
  6703. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  6704. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  6705. pktlog_htc_attach();
  6706. }
  6707. /**
  6708. * dp_pktlogmod_exit() - API to cleanup pktlog info
  6709. * @handle: Pdev handle
  6710. *
  6711. * Return: none
  6712. */
  6713. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  6714. {
  6715. void *scn = (void *)handle->soc->hif_handle;
  6716. if (!scn) {
  6717. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6718. "%s: Invalid hif(scn) handle", __func__);
  6719. return;
  6720. }
  6721. pktlogmod_exit(scn);
  6722. handle->pkt_log_init = false;
  6723. }
  6724. #endif
  6725. #else
  6726. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  6727. #endif