cam_mem_mgr.c 34 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2016-2020, The Linux Foundation. All rights reserved.
  4. */
  5. #include <linux/module.h>
  6. #include <linux/types.h>
  7. #include <linux/mutex.h>
  8. #include <linux/slab.h>
  9. #include <linux/dma-buf.h>
  10. #include <linux/version.h>
  11. #include <linux/debugfs.h>
  12. #include "cam_compat.h"
  13. #include "cam_req_mgr_util.h"
  14. #include "cam_mem_mgr.h"
  15. #include "cam_smmu_api.h"
  16. #include "cam_debug_util.h"
  17. #include "cam_trace.h"
  18. #include "cam_common_util.h"
  19. static struct cam_mem_table tbl;
  20. static atomic_t cam_mem_mgr_state = ATOMIC_INIT(CAM_MEM_MGR_UNINITIALIZED);
  21. static void cam_mem_mgr_print_tbl(void)
  22. {
  23. int i;
  24. uint64_t ms, tmp, hrs, min, sec;
  25. struct timespec64 *ts = NULL;
  26. struct timespec64 current_ts;
  27. ktime_get_real_ts64(&(current_ts));
  28. tmp = current_ts.tv_sec;
  29. ms = (current_ts.tv_nsec) / 1000000;
  30. sec = do_div(tmp, 60);
  31. min = do_div(tmp, 60);
  32. hrs = do_div(tmp, 24);
  33. CAM_INFO(CAM_MEM, "***%llu:%llu:%llu:%llu Mem mgr table dump***",
  34. hrs, min, sec, ms);
  35. for (i = 1; i < CAM_MEM_BUFQ_MAX; i++) {
  36. if (tbl.bufq[i].active) {
  37. ts = &tbl.bufq[i].timestamp;
  38. tmp = ts->tv_sec;
  39. ms = (ts->tv_nsec) / 1000000;
  40. sec = do_div(tmp, 60);
  41. min = do_div(tmp, 60);
  42. hrs = do_div(tmp, 24);
  43. CAM_INFO(CAM_MEM,
  44. "%llu:%llu:%llu:%llu idx %d fd %d size %llu",
  45. hrs, min, sec, ms, i, tbl.bufq[i].fd,
  46. tbl.bufq[i].len);
  47. }
  48. }
  49. }
  50. static int cam_mem_util_get_dma_dir(uint32_t flags)
  51. {
  52. int rc = -EINVAL;
  53. if (flags & CAM_MEM_FLAG_HW_READ_ONLY)
  54. rc = DMA_TO_DEVICE;
  55. else if (flags & CAM_MEM_FLAG_HW_WRITE_ONLY)
  56. rc = DMA_FROM_DEVICE;
  57. else if (flags & CAM_MEM_FLAG_HW_READ_WRITE)
  58. rc = DMA_BIDIRECTIONAL;
  59. else if (flags & CAM_MEM_FLAG_PROTECTED_MODE)
  60. rc = DMA_BIDIRECTIONAL;
  61. return rc;
  62. }
  63. static int cam_mem_util_map_cpu_va(struct dma_buf *dmabuf,
  64. uintptr_t *vaddr,
  65. size_t *len)
  66. {
  67. int rc = 0;
  68. void *addr;
  69. /*
  70. * dma_buf_begin_cpu_access() and dma_buf_end_cpu_access()
  71. * need to be called in pair to avoid stability issue.
  72. */
  73. rc = dma_buf_begin_cpu_access(dmabuf, DMA_BIDIRECTIONAL);
  74. if (rc) {
  75. CAM_ERR(CAM_MEM, "dma begin access failed rc=%d", rc);
  76. return rc;
  77. }
  78. addr = dma_buf_vmap(dmabuf);
  79. if (!addr) {
  80. CAM_ERR(CAM_MEM, "kernel map fail");
  81. *vaddr = 0;
  82. *len = 0;
  83. rc = -ENOSPC;
  84. goto fail;
  85. }
  86. *vaddr = (uint64_t)addr;
  87. *len = dmabuf->size;
  88. return 0;
  89. fail:
  90. dma_buf_end_cpu_access(dmabuf, DMA_BIDIRECTIONAL);
  91. return rc;
  92. }
  93. static int cam_mem_util_unmap_cpu_va(struct dma_buf *dmabuf,
  94. uint64_t vaddr)
  95. {
  96. int rc = 0;
  97. if (!dmabuf || !vaddr) {
  98. CAM_ERR(CAM_MEM, "Invalid input args %pK %llX", dmabuf, vaddr);
  99. return -EINVAL;
  100. }
  101. dma_buf_vunmap(dmabuf, (void *)vaddr);
  102. /*
  103. * dma_buf_begin_cpu_access() and
  104. * dma_buf_end_cpu_access() need to be called in pair
  105. * to avoid stability issue.
  106. */
  107. rc = dma_buf_end_cpu_access(dmabuf, DMA_BIDIRECTIONAL);
  108. if (rc) {
  109. CAM_ERR(CAM_MEM, "Failed in end cpu access, dmabuf=%pK",
  110. dmabuf);
  111. return rc;
  112. }
  113. return rc;
  114. }
  115. static int cam_mem_mgr_create_debug_fs(void)
  116. {
  117. int rc = 0;
  118. struct dentry *dbgfileptr = NULL;
  119. dbgfileptr = debugfs_create_dir("camera_memmgr", NULL);
  120. if (!dbgfileptr) {
  121. CAM_ERR(CAM_MEM,"DebugFS could not create directory!");
  122. rc = -ENOENT;
  123. goto end;
  124. }
  125. /* Store parent inode for cleanup in caller */
  126. tbl.dentry = dbgfileptr;
  127. dbgfileptr = debugfs_create_bool("alloc_profile_enable", 0644,
  128. tbl.dentry, &tbl.alloc_profile_enable);
  129. if (IS_ERR(dbgfileptr)) {
  130. if (PTR_ERR(dbgfileptr) == -ENODEV)
  131. CAM_WARN(CAM_MEM, "DebugFS not enabled in kernel!");
  132. else
  133. rc = PTR_ERR(dbgfileptr);
  134. }
  135. end:
  136. return rc;
  137. }
  138. int cam_mem_mgr_init(void)
  139. {
  140. int i;
  141. int bitmap_size;
  142. memset(tbl.bufq, 0, sizeof(tbl.bufq));
  143. bitmap_size = BITS_TO_LONGS(CAM_MEM_BUFQ_MAX) * sizeof(long);
  144. tbl.bitmap = kzalloc(bitmap_size, GFP_KERNEL);
  145. if (!tbl.bitmap)
  146. return -ENOMEM;
  147. tbl.bits = bitmap_size * BITS_PER_BYTE;
  148. bitmap_zero(tbl.bitmap, tbl.bits);
  149. /* We need to reserve slot 0 because 0 is invalid */
  150. set_bit(0, tbl.bitmap);
  151. for (i = 1; i < CAM_MEM_BUFQ_MAX; i++) {
  152. tbl.bufq[i].fd = -1;
  153. tbl.bufq[i].buf_handle = -1;
  154. }
  155. mutex_init(&tbl.m_lock);
  156. atomic_set(&cam_mem_mgr_state, CAM_MEM_MGR_INITIALIZED);
  157. cam_mem_mgr_create_debug_fs();
  158. return 0;
  159. }
  160. static int32_t cam_mem_get_slot(void)
  161. {
  162. int32_t idx;
  163. mutex_lock(&tbl.m_lock);
  164. idx = find_first_zero_bit(tbl.bitmap, tbl.bits);
  165. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  166. mutex_unlock(&tbl.m_lock);
  167. return -ENOMEM;
  168. }
  169. set_bit(idx, tbl.bitmap);
  170. tbl.bufq[idx].active = true;
  171. ktime_get_real_ts64(&(tbl.bufq[idx].timestamp));
  172. mutex_init(&tbl.bufq[idx].q_lock);
  173. mutex_unlock(&tbl.m_lock);
  174. return idx;
  175. }
  176. static void cam_mem_put_slot(int32_t idx)
  177. {
  178. mutex_lock(&tbl.m_lock);
  179. mutex_lock(&tbl.bufq[idx].q_lock);
  180. tbl.bufq[idx].active = false;
  181. tbl.bufq[idx].is_internal = false;
  182. memset(&tbl.bufq[idx].timestamp, 0, sizeof(struct timespec64));
  183. mutex_unlock(&tbl.bufq[idx].q_lock);
  184. mutex_destroy(&tbl.bufq[idx].q_lock);
  185. clear_bit(idx, tbl.bitmap);
  186. mutex_unlock(&tbl.m_lock);
  187. }
  188. int cam_mem_get_io_buf(int32_t buf_handle, int32_t mmu_handle,
  189. dma_addr_t *iova_ptr, size_t *len_ptr)
  190. {
  191. int rc = 0, idx;
  192. *len_ptr = 0;
  193. if (!atomic_read(&cam_mem_mgr_state)) {
  194. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  195. return -EINVAL;
  196. }
  197. idx = CAM_MEM_MGR_GET_HDL_IDX(buf_handle);
  198. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0)
  199. return -ENOENT;
  200. if (!tbl.bufq[idx].active)
  201. return -EAGAIN;
  202. mutex_lock(&tbl.bufq[idx].q_lock);
  203. if (buf_handle != tbl.bufq[idx].buf_handle) {
  204. rc = -EINVAL;
  205. goto handle_mismatch;
  206. }
  207. if (CAM_MEM_MGR_IS_SECURE_HDL(buf_handle))
  208. rc = cam_smmu_get_stage2_iova(mmu_handle,
  209. tbl.bufq[idx].fd,
  210. iova_ptr,
  211. len_ptr);
  212. else
  213. rc = cam_smmu_get_iova(mmu_handle,
  214. tbl.bufq[idx].fd,
  215. iova_ptr,
  216. len_ptr);
  217. if (rc) {
  218. CAM_ERR(CAM_MEM,
  219. "fail to map buf_hdl:0x%x, mmu_hdl: 0x%x for fd:%d",
  220. buf_handle, mmu_handle, tbl.bufq[idx].fd);
  221. goto handle_mismatch;
  222. }
  223. CAM_DBG(CAM_MEM,
  224. "handle:0x%x fd:%d iova_ptr:%pK len_ptr:%llu",
  225. mmu_handle, tbl.bufq[idx].fd, iova_ptr, *len_ptr);
  226. handle_mismatch:
  227. mutex_unlock(&tbl.bufq[idx].q_lock);
  228. return rc;
  229. }
  230. EXPORT_SYMBOL(cam_mem_get_io_buf);
  231. int cam_mem_get_cpu_buf(int32_t buf_handle, uintptr_t *vaddr_ptr, size_t *len)
  232. {
  233. int idx;
  234. if (!atomic_read(&cam_mem_mgr_state)) {
  235. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  236. return -EINVAL;
  237. }
  238. if (!atomic_read(&cam_mem_mgr_state)) {
  239. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  240. return -EINVAL;
  241. }
  242. if (!buf_handle || !vaddr_ptr || !len)
  243. return -EINVAL;
  244. idx = CAM_MEM_MGR_GET_HDL_IDX(buf_handle);
  245. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0)
  246. return -EINVAL;
  247. if (!tbl.bufq[idx].active)
  248. return -EPERM;
  249. if (buf_handle != tbl.bufq[idx].buf_handle)
  250. return -EINVAL;
  251. if (!(tbl.bufq[idx].flags & CAM_MEM_FLAG_KMD_ACCESS))
  252. return -EINVAL;
  253. if (tbl.bufq[idx].kmdvaddr) {
  254. *vaddr_ptr = tbl.bufq[idx].kmdvaddr;
  255. *len = tbl.bufq[idx].len;
  256. } else {
  257. CAM_ERR(CAM_MEM, "No KMD access was requested for 0x%x handle",
  258. buf_handle);
  259. return -EINVAL;
  260. }
  261. return 0;
  262. }
  263. EXPORT_SYMBOL(cam_mem_get_cpu_buf);
  264. int cam_mem_mgr_cache_ops(struct cam_mem_cache_ops_cmd *cmd)
  265. {
  266. int rc = 0, idx;
  267. uint32_t cache_dir;
  268. unsigned long dmabuf_flag = 0;
  269. if (!atomic_read(&cam_mem_mgr_state)) {
  270. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  271. return -EINVAL;
  272. }
  273. if (!cmd)
  274. return -EINVAL;
  275. idx = CAM_MEM_MGR_GET_HDL_IDX(cmd->buf_handle);
  276. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0)
  277. return -EINVAL;
  278. mutex_lock(&tbl.bufq[idx].q_lock);
  279. if (!tbl.bufq[idx].active) {
  280. rc = -EINVAL;
  281. goto end;
  282. }
  283. if (cmd->buf_handle != tbl.bufq[idx].buf_handle) {
  284. rc = -EINVAL;
  285. goto end;
  286. }
  287. rc = dma_buf_get_flags(tbl.bufq[idx].dma_buf, &dmabuf_flag);
  288. if (rc) {
  289. CAM_ERR(CAM_MEM, "cache get flags failed %d", rc);
  290. goto end;
  291. }
  292. if (dmabuf_flag & ION_FLAG_CACHED) {
  293. switch (cmd->mem_cache_ops) {
  294. case CAM_MEM_CLEAN_CACHE:
  295. cache_dir = DMA_TO_DEVICE;
  296. break;
  297. case CAM_MEM_INV_CACHE:
  298. cache_dir = DMA_FROM_DEVICE;
  299. break;
  300. case CAM_MEM_CLEAN_INV_CACHE:
  301. cache_dir = DMA_BIDIRECTIONAL;
  302. break;
  303. default:
  304. CAM_ERR(CAM_MEM,
  305. "invalid cache ops :%d", cmd->mem_cache_ops);
  306. rc = -EINVAL;
  307. goto end;
  308. }
  309. } else {
  310. CAM_DBG(CAM_MEM, "BUF is not cached");
  311. goto end;
  312. }
  313. rc = dma_buf_begin_cpu_access(tbl.bufq[idx].dma_buf,
  314. (cmd->mem_cache_ops == CAM_MEM_CLEAN_INV_CACHE) ?
  315. DMA_BIDIRECTIONAL : DMA_TO_DEVICE);
  316. if (rc) {
  317. CAM_ERR(CAM_MEM, "dma begin access failed rc=%d", rc);
  318. goto end;
  319. }
  320. rc = dma_buf_end_cpu_access(tbl.bufq[idx].dma_buf,
  321. cache_dir);
  322. if (rc) {
  323. CAM_ERR(CAM_MEM, "dma end access failed rc=%d", rc);
  324. goto end;
  325. }
  326. end:
  327. mutex_unlock(&tbl.bufq[idx].q_lock);
  328. return rc;
  329. }
  330. EXPORT_SYMBOL(cam_mem_mgr_cache_ops);
  331. static int cam_mem_util_get_dma_buf(size_t len,
  332. unsigned int heap_id_mask,
  333. unsigned int flags,
  334. struct dma_buf **buf)
  335. {
  336. int rc = 0;
  337. if (!buf) {
  338. CAM_ERR(CAM_MEM, "Invalid params");
  339. return -EINVAL;
  340. }
  341. *buf = ion_alloc(len, heap_id_mask, flags);
  342. if (IS_ERR_OR_NULL(*buf))
  343. return -ENOMEM;
  344. return rc;
  345. }
  346. static int cam_mem_util_get_dma_buf_fd(size_t len,
  347. size_t align,
  348. unsigned int heap_id_mask,
  349. unsigned int flags,
  350. struct dma_buf **buf,
  351. int *fd)
  352. {
  353. struct dma_buf *dmabuf = NULL;
  354. int rc = 0;
  355. struct timespec64 ts1, ts2;
  356. long microsec = 0;
  357. if (!buf || !fd) {
  358. CAM_ERR(CAM_MEM, "Invalid params, buf=%pK, fd=%pK", buf, fd);
  359. return -EINVAL;
  360. }
  361. if (tbl.alloc_profile_enable)
  362. CAM_GET_TIMESTAMP(ts1);
  363. *buf = ion_alloc(len, heap_id_mask, flags);
  364. if (IS_ERR_OR_NULL(*buf))
  365. return -ENOMEM;
  366. *fd = dma_buf_fd(*buf, O_CLOEXEC);
  367. if (*fd < 0) {
  368. CAM_ERR(CAM_MEM, "get fd fail, *fd=%d", *fd);
  369. rc = -EINVAL;
  370. goto get_fd_fail;
  371. }
  372. /*
  373. * increment the ref count so that ref count becomes 2 here
  374. * when we close fd, refcount becomes 1 and when we do
  375. * dmap_put_buf, ref count becomes 0 and memory will be freed.
  376. */
  377. dmabuf = dma_buf_get(*fd);
  378. if (IS_ERR_OR_NULL(dmabuf)) {
  379. CAM_ERR(CAM_MEM, "dma_buf_get failed, *fd=%d", *fd);
  380. rc = -EINVAL;
  381. }
  382. if (tbl.alloc_profile_enable) {
  383. CAM_GET_TIMESTAMP(ts2);
  384. CAM_GET_TIMESTAMP_DIFF_IN_MICRO(ts1, ts2, microsec);
  385. trace_cam_log_event("IONAllocProfile", "size and time in micro",
  386. len, microsec);
  387. }
  388. return rc;
  389. get_fd_fail:
  390. dma_buf_put(*buf);
  391. return rc;
  392. }
  393. static int cam_mem_util_ion_alloc(struct cam_mem_mgr_alloc_cmd *cmd,
  394. struct dma_buf **dmabuf,
  395. int *fd)
  396. {
  397. uint32_t heap_id;
  398. uint32_t ion_flag = 0;
  399. int rc;
  400. if ((cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE) &&
  401. (cmd->flags & CAM_MEM_FLAG_CDSP_OUTPUT)) {
  402. heap_id = ION_HEAP(ION_SECURE_DISPLAY_HEAP_ID);
  403. ion_flag |=
  404. ION_FLAG_SECURE | ION_FLAG_CP_CAMERA | ION_FLAG_CP_CDSP;
  405. } else if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE) {
  406. heap_id = ION_HEAP(ION_SECURE_DISPLAY_HEAP_ID);
  407. ion_flag |= ION_FLAG_SECURE | ION_FLAG_CP_CAMERA;
  408. } else {
  409. heap_id = ION_HEAP(ION_SYSTEM_HEAP_ID) |
  410. ION_HEAP(ION_CAMERA_HEAP_ID);
  411. }
  412. if (cmd->flags & CAM_MEM_FLAG_CACHE)
  413. ion_flag |= ION_FLAG_CACHED;
  414. else
  415. ion_flag &= ~ION_FLAG_CACHED;
  416. rc = cam_mem_util_get_dma_buf_fd(cmd->len,
  417. cmd->align,
  418. heap_id,
  419. ion_flag,
  420. dmabuf,
  421. fd);
  422. return rc;
  423. }
  424. static int cam_mem_util_check_alloc_flags(struct cam_mem_mgr_alloc_cmd *cmd)
  425. {
  426. if (cmd->num_hdl > CAM_MEM_MMU_MAX_HANDLE) {
  427. CAM_ERR(CAM_MEM, "Num of mmu hdl exceeded maximum(%d)",
  428. CAM_MEM_MMU_MAX_HANDLE);
  429. return -EINVAL;
  430. }
  431. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE &&
  432. cmd->flags & CAM_MEM_FLAG_KMD_ACCESS) {
  433. CAM_ERR(CAM_MEM, "Kernel mapping in secure mode not allowed");
  434. return -EINVAL;
  435. }
  436. return 0;
  437. }
  438. static int cam_mem_util_check_map_flags(struct cam_mem_mgr_map_cmd *cmd)
  439. {
  440. if (!cmd->flags) {
  441. CAM_ERR(CAM_MEM, "Invalid flags");
  442. return -EINVAL;
  443. }
  444. if (cmd->num_hdl > CAM_MEM_MMU_MAX_HANDLE) {
  445. CAM_ERR(CAM_MEM, "Num of mmu hdl %d exceeded maximum(%d)",
  446. cmd->num_hdl, CAM_MEM_MMU_MAX_HANDLE);
  447. return -EINVAL;
  448. }
  449. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE &&
  450. cmd->flags & CAM_MEM_FLAG_KMD_ACCESS) {
  451. CAM_ERR(CAM_MEM,
  452. "Kernel mapping in secure mode not allowed, flags=0x%x",
  453. cmd->flags);
  454. return -EINVAL;
  455. }
  456. if (cmd->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) {
  457. CAM_ERR(CAM_MEM,
  458. "Shared memory buffers are not allowed to be mapped");
  459. return -EINVAL;
  460. }
  461. return 0;
  462. }
  463. static int cam_mem_util_map_hw_va(uint32_t flags,
  464. int32_t *mmu_hdls,
  465. int32_t num_hdls,
  466. int fd,
  467. dma_addr_t *hw_vaddr,
  468. size_t *len,
  469. enum cam_smmu_region_id region,
  470. bool is_internal)
  471. {
  472. int i;
  473. int rc = -1;
  474. int dir = cam_mem_util_get_dma_dir(flags);
  475. bool dis_delayed_unmap = false;
  476. if (dir < 0) {
  477. CAM_ERR(CAM_MEM, "fail to map DMA direction, dir=%d", dir);
  478. return dir;
  479. }
  480. if (flags & CAM_MEM_FLAG_DISABLE_DELAYED_UNMAP)
  481. dis_delayed_unmap = true;
  482. CAM_DBG(CAM_MEM,
  483. "map_hw_va : fd = %d, flags = 0x%x, dir=%d, num_hdls=%d",
  484. fd, flags, dir, num_hdls);
  485. if (flags & CAM_MEM_FLAG_PROTECTED_MODE) {
  486. for (i = 0; i < num_hdls; i++) {
  487. rc = cam_smmu_map_stage2_iova(mmu_hdls[i],
  488. fd,
  489. dir,
  490. hw_vaddr,
  491. len);
  492. if (rc < 0) {
  493. CAM_ERR(CAM_MEM,
  494. "Failed to securely map to smmu, i=%d, fd=%d, dir=%d, mmu_hdl=%d, rc=%d",
  495. i, fd, dir, mmu_hdls[i], rc);
  496. goto multi_map_fail;
  497. }
  498. }
  499. } else {
  500. for (i = 0; i < num_hdls; i++) {
  501. rc = cam_smmu_map_user_iova(mmu_hdls[i],
  502. fd,
  503. dis_delayed_unmap,
  504. dir,
  505. (dma_addr_t *)hw_vaddr,
  506. len,
  507. region,
  508. is_internal);
  509. if (rc < 0) {
  510. CAM_ERR(CAM_MEM,
  511. "Failed to map to smmu, i=%d, fd=%d, dir=%d, mmu_hdl=%d, region=%d, rc=%d",
  512. i, fd, dir, mmu_hdls[i], region, rc);
  513. goto multi_map_fail;
  514. }
  515. }
  516. }
  517. return rc;
  518. multi_map_fail:
  519. if (flags & CAM_MEM_FLAG_PROTECTED_MODE)
  520. for (--i; i > 0; i--)
  521. cam_smmu_unmap_stage2_iova(mmu_hdls[i], fd);
  522. else
  523. for (--i; i > 0; i--)
  524. cam_smmu_unmap_user_iova(mmu_hdls[i],
  525. fd,
  526. CAM_SMMU_REGION_IO);
  527. return rc;
  528. }
  529. int cam_mem_mgr_alloc_and_map(struct cam_mem_mgr_alloc_cmd *cmd)
  530. {
  531. int rc;
  532. int32_t idx;
  533. struct dma_buf *dmabuf = NULL;
  534. int fd = -1;
  535. dma_addr_t hw_vaddr = 0;
  536. size_t len;
  537. uintptr_t kvaddr = 0;
  538. size_t klen;
  539. if (!atomic_read(&cam_mem_mgr_state)) {
  540. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  541. return -EINVAL;
  542. }
  543. if (!cmd) {
  544. CAM_ERR(CAM_MEM, " Invalid argument");
  545. return -EINVAL;
  546. }
  547. len = cmd->len;
  548. rc = cam_mem_util_check_alloc_flags(cmd);
  549. if (rc) {
  550. CAM_ERR(CAM_MEM, "Invalid flags: flags = 0x%X, rc=%d",
  551. cmd->flags, rc);
  552. return rc;
  553. }
  554. rc = cam_mem_util_ion_alloc(cmd,
  555. &dmabuf,
  556. &fd);
  557. if (rc) {
  558. CAM_ERR(CAM_MEM,
  559. "Ion Alloc failed, len=%llu, align=%llu, flags=0x%x, num_hdl=%d",
  560. cmd->len, cmd->align, cmd->flags, cmd->num_hdl);
  561. cam_mem_mgr_print_tbl();
  562. return rc;
  563. }
  564. idx = cam_mem_get_slot();
  565. if (idx < 0) {
  566. CAM_ERR(CAM_MEM, "Failed in getting mem slot, idx=%d", idx);
  567. rc = -ENOMEM;
  568. goto slot_fail;
  569. }
  570. if ((cmd->flags & CAM_MEM_FLAG_HW_READ_WRITE) ||
  571. (cmd->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) ||
  572. (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)) {
  573. enum cam_smmu_region_id region;
  574. if (cmd->flags & CAM_MEM_FLAG_HW_READ_WRITE)
  575. region = CAM_SMMU_REGION_IO;
  576. if (cmd->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS)
  577. region = CAM_SMMU_REGION_SHARED;
  578. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)
  579. region = CAM_SMMU_REGION_SECHEAP;
  580. rc = cam_mem_util_map_hw_va(cmd->flags,
  581. cmd->mmu_hdls,
  582. cmd->num_hdl,
  583. fd,
  584. &hw_vaddr,
  585. &len,
  586. region,
  587. true);
  588. if (rc) {
  589. CAM_ERR(CAM_MEM,
  590. "Failed in map_hw_va len=%llu, flags=0x%x, fd=%d, region=%d, num_hdl=%d, rc=%d",
  591. len, cmd->flags,
  592. fd, region, cmd->num_hdl, rc);
  593. if (rc == -EALREADY) {
  594. if ((size_t)dmabuf->size != len)
  595. rc = -EBADR;
  596. cam_mem_mgr_print_tbl();
  597. }
  598. goto map_hw_fail;
  599. }
  600. }
  601. mutex_lock(&tbl.bufq[idx].q_lock);
  602. tbl.bufq[idx].fd = fd;
  603. tbl.bufq[idx].dma_buf = NULL;
  604. tbl.bufq[idx].flags = cmd->flags;
  605. tbl.bufq[idx].buf_handle = GET_MEM_HANDLE(idx, fd);
  606. tbl.bufq[idx].is_internal = true;
  607. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)
  608. CAM_MEM_MGR_SET_SECURE_HDL(tbl.bufq[idx].buf_handle, true);
  609. if (cmd->flags & CAM_MEM_FLAG_KMD_ACCESS) {
  610. rc = cam_mem_util_map_cpu_va(dmabuf, &kvaddr, &klen);
  611. if (rc) {
  612. CAM_ERR(CAM_MEM, "dmabuf: %pK mapping failed: %d",
  613. dmabuf, rc);
  614. goto map_kernel_fail;
  615. }
  616. }
  617. if (cmd->flags & CAM_MEM_FLAG_KMD_DEBUG_FLAG)
  618. tbl.dbg_buf_idx = idx;
  619. tbl.bufq[idx].kmdvaddr = kvaddr;
  620. tbl.bufq[idx].vaddr = hw_vaddr;
  621. tbl.bufq[idx].dma_buf = dmabuf;
  622. tbl.bufq[idx].len = cmd->len;
  623. tbl.bufq[idx].num_hdl = cmd->num_hdl;
  624. memcpy(tbl.bufq[idx].hdls, cmd->mmu_hdls,
  625. sizeof(int32_t) * cmd->num_hdl);
  626. tbl.bufq[idx].is_imported = false;
  627. mutex_unlock(&tbl.bufq[idx].q_lock);
  628. cmd->out.buf_handle = tbl.bufq[idx].buf_handle;
  629. cmd->out.fd = tbl.bufq[idx].fd;
  630. cmd->out.vaddr = 0;
  631. CAM_DBG(CAM_MEM,
  632. "fd=%d, flags=0x%x, num_hdl=%d, idx=%d, buf handle=%x, len=%zu",
  633. cmd->out.fd, cmd->flags, cmd->num_hdl, idx, cmd->out.buf_handle,
  634. tbl.bufq[idx].len);
  635. return rc;
  636. map_kernel_fail:
  637. mutex_unlock(&tbl.bufq[idx].q_lock);
  638. map_hw_fail:
  639. cam_mem_put_slot(idx);
  640. slot_fail:
  641. dma_buf_put(dmabuf);
  642. return rc;
  643. }
  644. static bool cam_mem_util_is_map_internal(int32_t fd)
  645. {
  646. uint32_t i;
  647. bool is_internal = false;
  648. mutex_lock(&tbl.m_lock);
  649. for_each_set_bit(i, tbl.bitmap, tbl.bits) {
  650. if (tbl.bufq[i].fd == fd) {
  651. is_internal = tbl.bufq[i].is_internal;
  652. break;
  653. }
  654. }
  655. mutex_unlock(&tbl.m_lock);
  656. return is_internal;
  657. }
  658. int cam_mem_mgr_map(struct cam_mem_mgr_map_cmd *cmd)
  659. {
  660. int32_t idx;
  661. int rc;
  662. struct dma_buf *dmabuf;
  663. dma_addr_t hw_vaddr = 0;
  664. size_t len = 0;
  665. bool is_internal = false;
  666. if (!atomic_read(&cam_mem_mgr_state)) {
  667. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  668. return -EINVAL;
  669. }
  670. if (!cmd || (cmd->fd < 0)) {
  671. CAM_ERR(CAM_MEM, "Invalid argument");
  672. return -EINVAL;
  673. }
  674. if (cmd->num_hdl > CAM_MEM_MMU_MAX_HANDLE) {
  675. CAM_ERR(CAM_MEM, "Num of mmu hdl %d exceeded maximum(%d)",
  676. cmd->num_hdl, CAM_MEM_MMU_MAX_HANDLE);
  677. return -EINVAL;
  678. }
  679. rc = cam_mem_util_check_map_flags(cmd);
  680. if (rc) {
  681. CAM_ERR(CAM_MEM, "Invalid flags: flags = %X", cmd->flags);
  682. return rc;
  683. }
  684. dmabuf = dma_buf_get(cmd->fd);
  685. if (IS_ERR_OR_NULL((void *)(dmabuf))) {
  686. CAM_ERR(CAM_MEM, "Failed to import dma_buf fd");
  687. return -EINVAL;
  688. }
  689. is_internal = cam_mem_util_is_map_internal(cmd->fd);
  690. if ((cmd->flags & CAM_MEM_FLAG_HW_READ_WRITE) ||
  691. (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)) {
  692. rc = cam_mem_util_map_hw_va(cmd->flags,
  693. cmd->mmu_hdls,
  694. cmd->num_hdl,
  695. cmd->fd,
  696. &hw_vaddr,
  697. &len,
  698. CAM_SMMU_REGION_IO,
  699. is_internal);
  700. if (rc) {
  701. CAM_ERR(CAM_MEM,
  702. "Failed in map_hw_va, flags=0x%x, fd=%d, len=%llu, region=%d, num_hdl=%d, rc=%d",
  703. cmd->flags, cmd->fd, len,
  704. CAM_SMMU_REGION_IO, cmd->num_hdl, rc);
  705. if (rc == -EALREADY) {
  706. if ((size_t)dmabuf->size != len) {
  707. rc = -EBADR;
  708. cam_mem_mgr_print_tbl();
  709. }
  710. }
  711. goto map_fail;
  712. }
  713. }
  714. idx = cam_mem_get_slot();
  715. if (idx < 0) {
  716. rc = -ENOMEM;
  717. goto map_fail;
  718. }
  719. mutex_lock(&tbl.bufq[idx].q_lock);
  720. tbl.bufq[idx].fd = cmd->fd;
  721. tbl.bufq[idx].dma_buf = NULL;
  722. tbl.bufq[idx].flags = cmd->flags;
  723. tbl.bufq[idx].buf_handle = GET_MEM_HANDLE(idx, cmd->fd);
  724. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)
  725. CAM_MEM_MGR_SET_SECURE_HDL(tbl.bufq[idx].buf_handle, true);
  726. tbl.bufq[idx].kmdvaddr = 0;
  727. if (cmd->num_hdl > 0)
  728. tbl.bufq[idx].vaddr = hw_vaddr;
  729. else
  730. tbl.bufq[idx].vaddr = 0;
  731. tbl.bufq[idx].dma_buf = dmabuf;
  732. tbl.bufq[idx].len = len;
  733. tbl.bufq[idx].num_hdl = cmd->num_hdl;
  734. memcpy(tbl.bufq[idx].hdls, cmd->mmu_hdls,
  735. sizeof(int32_t) * cmd->num_hdl);
  736. tbl.bufq[idx].is_imported = true;
  737. tbl.bufq[idx].is_internal = is_internal;
  738. mutex_unlock(&tbl.bufq[idx].q_lock);
  739. cmd->out.buf_handle = tbl.bufq[idx].buf_handle;
  740. cmd->out.vaddr = 0;
  741. cmd->out.size = (uint32_t)len;
  742. CAM_DBG(CAM_MEM,
  743. "fd=%d, flags=0x%x, num_hdl=%d, idx=%d, buf handle=%x, len=%zu",
  744. cmd->fd, cmd->flags, cmd->num_hdl, idx, cmd->out.buf_handle,
  745. tbl.bufq[idx].len);
  746. return rc;
  747. map_fail:
  748. dma_buf_put(dmabuf);
  749. return rc;
  750. }
  751. static int cam_mem_util_unmap_hw_va(int32_t idx,
  752. enum cam_smmu_region_id region,
  753. enum cam_smmu_mapping_client client)
  754. {
  755. int i;
  756. uint32_t flags;
  757. int32_t *mmu_hdls;
  758. int num_hdls;
  759. int fd;
  760. int rc = 0;
  761. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  762. CAM_ERR(CAM_MEM, "Incorrect index");
  763. return -EINVAL;
  764. }
  765. flags = tbl.bufq[idx].flags;
  766. mmu_hdls = tbl.bufq[idx].hdls;
  767. num_hdls = tbl.bufq[idx].num_hdl;
  768. fd = tbl.bufq[idx].fd;
  769. CAM_DBG(CAM_MEM,
  770. "unmap_hw_va : idx=%d, fd=%x, flags=0x%x, num_hdls=%d, client=%d",
  771. idx, fd, flags, num_hdls, client);
  772. if (flags & CAM_MEM_FLAG_PROTECTED_MODE) {
  773. for (i = 0; i < num_hdls; i++) {
  774. rc = cam_smmu_unmap_stage2_iova(mmu_hdls[i], fd);
  775. if (rc < 0) {
  776. CAM_ERR(CAM_MEM,
  777. "Failed in secure unmap, i=%d, fd=%d, mmu_hdl=%d, rc=%d",
  778. i, fd, mmu_hdls[i], rc);
  779. goto unmap_end;
  780. }
  781. }
  782. } else {
  783. for (i = 0; i < num_hdls; i++) {
  784. if (client == CAM_SMMU_MAPPING_USER) {
  785. rc = cam_smmu_unmap_user_iova(mmu_hdls[i],
  786. fd, region);
  787. } else if (client == CAM_SMMU_MAPPING_KERNEL) {
  788. rc = cam_smmu_unmap_kernel_iova(mmu_hdls[i],
  789. tbl.bufq[idx].dma_buf, region);
  790. } else {
  791. CAM_ERR(CAM_MEM,
  792. "invalid caller for unmapping : %d",
  793. client);
  794. rc = -EINVAL;
  795. }
  796. if (rc < 0) {
  797. CAM_ERR(CAM_MEM,
  798. "Failed in unmap, i=%d, fd=%d, mmu_hdl=%d, region=%d, rc=%d",
  799. i, fd, mmu_hdls[i], region, rc);
  800. goto unmap_end;
  801. }
  802. }
  803. }
  804. return rc;
  805. unmap_end:
  806. CAM_ERR(CAM_MEM, "unmapping failed");
  807. return rc;
  808. }
  809. static void cam_mem_mgr_unmap_active_buf(int idx)
  810. {
  811. enum cam_smmu_region_id region = CAM_SMMU_REGION_SHARED;
  812. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_SHARED_ACCESS)
  813. region = CAM_SMMU_REGION_SHARED;
  814. else if (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_READ_WRITE)
  815. region = CAM_SMMU_REGION_IO;
  816. cam_mem_util_unmap_hw_va(idx, region, CAM_SMMU_MAPPING_USER);
  817. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_KMD_ACCESS)
  818. cam_mem_util_unmap_cpu_va(tbl.bufq[idx].dma_buf,
  819. tbl.bufq[idx].kmdvaddr);
  820. }
  821. static int cam_mem_mgr_cleanup_table(void)
  822. {
  823. int i;
  824. mutex_lock(&tbl.m_lock);
  825. for (i = 1; i < CAM_MEM_BUFQ_MAX; i++) {
  826. if (!tbl.bufq[i].active) {
  827. CAM_DBG(CAM_MEM,
  828. "Buffer inactive at idx=%d, continuing", i);
  829. continue;
  830. } else {
  831. CAM_DBG(CAM_MEM,
  832. "Active buffer at idx=%d, possible leak needs unmapping",
  833. i);
  834. cam_mem_mgr_unmap_active_buf(i);
  835. }
  836. mutex_lock(&tbl.bufq[i].q_lock);
  837. if (tbl.bufq[i].dma_buf) {
  838. dma_buf_put(tbl.bufq[i].dma_buf);
  839. tbl.bufq[i].dma_buf = NULL;
  840. }
  841. tbl.bufq[i].fd = -1;
  842. tbl.bufq[i].flags = 0;
  843. tbl.bufq[i].buf_handle = -1;
  844. tbl.bufq[i].vaddr = 0;
  845. tbl.bufq[i].len = 0;
  846. memset(tbl.bufq[i].hdls, 0,
  847. sizeof(int32_t) * tbl.bufq[i].num_hdl);
  848. tbl.bufq[i].num_hdl = 0;
  849. tbl.bufq[i].dma_buf = NULL;
  850. tbl.bufq[i].active = false;
  851. tbl.bufq[i].is_internal = false;
  852. mutex_unlock(&tbl.bufq[i].q_lock);
  853. mutex_destroy(&tbl.bufq[i].q_lock);
  854. }
  855. bitmap_zero(tbl.bitmap, tbl.bits);
  856. /* We need to reserve slot 0 because 0 is invalid */
  857. set_bit(0, tbl.bitmap);
  858. mutex_unlock(&tbl.m_lock);
  859. return 0;
  860. }
  861. void cam_mem_mgr_deinit(void)
  862. {
  863. atomic_set(&cam_mem_mgr_state, CAM_MEM_MGR_UNINITIALIZED);
  864. cam_mem_mgr_cleanup_table();
  865. debugfs_remove_recursive(tbl.dentry);
  866. mutex_lock(&tbl.m_lock);
  867. bitmap_zero(tbl.bitmap, tbl.bits);
  868. kfree(tbl.bitmap);
  869. tbl.bitmap = NULL;
  870. tbl.dbg_buf_idx = -1;
  871. mutex_unlock(&tbl.m_lock);
  872. mutex_destroy(&tbl.m_lock);
  873. }
  874. static int cam_mem_util_unmap(int32_t idx,
  875. enum cam_smmu_mapping_client client)
  876. {
  877. int rc = 0;
  878. enum cam_smmu_region_id region = CAM_SMMU_REGION_SHARED;
  879. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  880. CAM_ERR(CAM_MEM, "Incorrect index");
  881. return -EINVAL;
  882. }
  883. CAM_DBG(CAM_MEM, "Flags = %X idx %d", tbl.bufq[idx].flags, idx);
  884. mutex_lock(&tbl.m_lock);
  885. if ((!tbl.bufq[idx].active) &&
  886. (tbl.bufq[idx].vaddr) == 0) {
  887. CAM_WARN(CAM_MEM, "Buffer at idx=%d is already unmapped,",
  888. idx);
  889. mutex_unlock(&tbl.m_lock);
  890. return 0;
  891. }
  892. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_KMD_ACCESS) {
  893. if (tbl.bufq[idx].dma_buf && tbl.bufq[idx].kmdvaddr) {
  894. rc = cam_mem_util_unmap_cpu_va(tbl.bufq[idx].dma_buf,
  895. tbl.bufq[idx].kmdvaddr);
  896. if (rc)
  897. CAM_ERR(CAM_MEM,
  898. "Failed, dmabuf=%pK, kmdvaddr=%pK",
  899. tbl.bufq[idx].dma_buf,
  900. (void *) tbl.bufq[idx].kmdvaddr);
  901. }
  902. }
  903. /* SHARED flag gets precedence, all other flags after it */
  904. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) {
  905. region = CAM_SMMU_REGION_SHARED;
  906. } else {
  907. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_READ_WRITE)
  908. region = CAM_SMMU_REGION_IO;
  909. }
  910. if ((tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_READ_WRITE) ||
  911. (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) ||
  912. (tbl.bufq[idx].flags & CAM_MEM_FLAG_PROTECTED_MODE)) {
  913. if (cam_mem_util_unmap_hw_va(idx, region, client))
  914. CAM_ERR(CAM_MEM, "Failed, dmabuf=%pK",
  915. tbl.bufq[idx].dma_buf);
  916. if (client == CAM_SMMU_MAPPING_KERNEL)
  917. tbl.bufq[idx].dma_buf = NULL;
  918. }
  919. mutex_lock(&tbl.bufq[idx].q_lock);
  920. tbl.bufq[idx].flags = 0;
  921. tbl.bufq[idx].buf_handle = -1;
  922. tbl.bufq[idx].vaddr = 0;
  923. memset(tbl.bufq[idx].hdls, 0,
  924. sizeof(int32_t) * CAM_MEM_MMU_MAX_HANDLE);
  925. CAM_DBG(CAM_MEM,
  926. "Ion buf at idx = %d freeing fd = %d, imported %d, dma_buf %pK",
  927. idx, tbl.bufq[idx].fd,
  928. tbl.bufq[idx].is_imported,
  929. tbl.bufq[idx].dma_buf);
  930. if (tbl.bufq[idx].dma_buf)
  931. dma_buf_put(tbl.bufq[idx].dma_buf);
  932. tbl.bufq[idx].fd = -1;
  933. tbl.bufq[idx].dma_buf = NULL;
  934. tbl.bufq[idx].is_imported = false;
  935. tbl.bufq[idx].is_internal = false;
  936. tbl.bufq[idx].len = 0;
  937. tbl.bufq[idx].num_hdl = 0;
  938. tbl.bufq[idx].active = false;
  939. memset(&tbl.bufq[idx].timestamp, 0, sizeof(struct timespec64));
  940. mutex_unlock(&tbl.bufq[idx].q_lock);
  941. mutex_destroy(&tbl.bufq[idx].q_lock);
  942. clear_bit(idx, tbl.bitmap);
  943. mutex_unlock(&tbl.m_lock);
  944. return rc;
  945. }
  946. int cam_mem_mgr_release(struct cam_mem_mgr_release_cmd *cmd)
  947. {
  948. int idx;
  949. int rc;
  950. if (!atomic_read(&cam_mem_mgr_state)) {
  951. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  952. return -EINVAL;
  953. }
  954. if (!cmd) {
  955. CAM_ERR(CAM_MEM, "Invalid argument");
  956. return -EINVAL;
  957. }
  958. idx = CAM_MEM_MGR_GET_HDL_IDX(cmd->buf_handle);
  959. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  960. CAM_ERR(CAM_MEM, "Incorrect index %d extracted from mem handle",
  961. idx);
  962. return -EINVAL;
  963. }
  964. if (!tbl.bufq[idx].active) {
  965. CAM_ERR(CAM_MEM, "Released buffer state should be active");
  966. return -EINVAL;
  967. }
  968. if (tbl.bufq[idx].buf_handle != cmd->buf_handle) {
  969. CAM_ERR(CAM_MEM,
  970. "Released buf handle %d not matching within table %d, idx=%d",
  971. cmd->buf_handle, tbl.bufq[idx].buf_handle, idx);
  972. return -EINVAL;
  973. }
  974. CAM_DBG(CAM_MEM, "Releasing hdl = %x, idx = %d", cmd->buf_handle, idx);
  975. rc = cam_mem_util_unmap(idx, CAM_SMMU_MAPPING_USER);
  976. return rc;
  977. }
  978. int cam_mem_mgr_request_mem(struct cam_mem_mgr_request_desc *inp,
  979. struct cam_mem_mgr_memory_desc *out)
  980. {
  981. struct dma_buf *buf = NULL;
  982. int ion_fd = -1;
  983. int rc = 0;
  984. uint32_t heap_id;
  985. int32_t ion_flag = 0;
  986. uintptr_t kvaddr;
  987. dma_addr_t iova = 0;
  988. size_t request_len = 0;
  989. uint32_t mem_handle;
  990. int32_t idx;
  991. int32_t smmu_hdl = 0;
  992. int32_t num_hdl = 0;
  993. enum cam_smmu_region_id region = CAM_SMMU_REGION_SHARED;
  994. if (!atomic_read(&cam_mem_mgr_state)) {
  995. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  996. return -EINVAL;
  997. }
  998. if (!inp || !out) {
  999. CAM_ERR(CAM_MEM, "Invalid params");
  1000. return -EINVAL;
  1001. }
  1002. if (!(inp->flags & CAM_MEM_FLAG_HW_READ_WRITE ||
  1003. inp->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS ||
  1004. inp->flags & CAM_MEM_FLAG_CACHE)) {
  1005. CAM_ERR(CAM_MEM, "Invalid flags for request mem");
  1006. return -EINVAL;
  1007. }
  1008. if (inp->flags & CAM_MEM_FLAG_CACHE)
  1009. ion_flag |= ION_FLAG_CACHED;
  1010. else
  1011. ion_flag &= ~ION_FLAG_CACHED;
  1012. heap_id = ION_HEAP(ION_SYSTEM_HEAP_ID) |
  1013. ION_HEAP(ION_CAMERA_HEAP_ID);
  1014. rc = cam_mem_util_get_dma_buf(inp->size,
  1015. heap_id,
  1016. ion_flag,
  1017. &buf);
  1018. if (rc) {
  1019. CAM_ERR(CAM_MEM, "ION alloc failed for shared buffer");
  1020. goto ion_fail;
  1021. } else {
  1022. CAM_DBG(CAM_MEM, "Got dma_buf = %pK", buf);
  1023. }
  1024. /*
  1025. * we are mapping kva always here,
  1026. * update flags so that we do unmap properly
  1027. */
  1028. inp->flags |= CAM_MEM_FLAG_KMD_ACCESS;
  1029. rc = cam_mem_util_map_cpu_va(buf, &kvaddr, &request_len);
  1030. if (rc) {
  1031. CAM_ERR(CAM_MEM, "Failed to get kernel vaddr");
  1032. goto map_fail;
  1033. }
  1034. if (!inp->smmu_hdl) {
  1035. CAM_ERR(CAM_MEM, "Invalid SMMU handle");
  1036. rc = -EINVAL;
  1037. goto smmu_fail;
  1038. }
  1039. /* SHARED flag gets precedence, all other flags after it */
  1040. if (inp->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) {
  1041. region = CAM_SMMU_REGION_SHARED;
  1042. } else {
  1043. if (inp->flags & CAM_MEM_FLAG_HW_READ_WRITE)
  1044. region = CAM_SMMU_REGION_IO;
  1045. }
  1046. rc = cam_smmu_map_kernel_iova(inp->smmu_hdl,
  1047. buf,
  1048. CAM_SMMU_MAP_RW,
  1049. &iova,
  1050. &request_len,
  1051. region);
  1052. if (rc < 0) {
  1053. CAM_ERR(CAM_MEM, "SMMU mapping failed");
  1054. goto smmu_fail;
  1055. }
  1056. smmu_hdl = inp->smmu_hdl;
  1057. num_hdl = 1;
  1058. idx = cam_mem_get_slot();
  1059. if (idx < 0) {
  1060. rc = -ENOMEM;
  1061. goto slot_fail;
  1062. }
  1063. mutex_lock(&tbl.bufq[idx].q_lock);
  1064. mem_handle = GET_MEM_HANDLE(idx, ion_fd);
  1065. tbl.bufq[idx].dma_buf = buf;
  1066. tbl.bufq[idx].fd = -1;
  1067. tbl.bufq[idx].flags = inp->flags;
  1068. tbl.bufq[idx].buf_handle = mem_handle;
  1069. tbl.bufq[idx].kmdvaddr = kvaddr;
  1070. tbl.bufq[idx].vaddr = iova;
  1071. tbl.bufq[idx].len = inp->size;
  1072. tbl.bufq[idx].num_hdl = num_hdl;
  1073. memcpy(tbl.bufq[idx].hdls, &smmu_hdl,
  1074. sizeof(int32_t));
  1075. tbl.bufq[idx].is_imported = false;
  1076. mutex_unlock(&tbl.bufq[idx].q_lock);
  1077. out->kva = kvaddr;
  1078. out->iova = (uint32_t)iova;
  1079. out->smmu_hdl = smmu_hdl;
  1080. out->mem_handle = mem_handle;
  1081. out->len = inp->size;
  1082. out->region = region;
  1083. return rc;
  1084. slot_fail:
  1085. cam_smmu_unmap_kernel_iova(inp->smmu_hdl,
  1086. buf, region);
  1087. smmu_fail:
  1088. cam_mem_util_unmap_cpu_va(buf, kvaddr);
  1089. map_fail:
  1090. dma_buf_put(buf);
  1091. ion_fail:
  1092. return rc;
  1093. }
  1094. EXPORT_SYMBOL(cam_mem_mgr_request_mem);
  1095. int cam_mem_mgr_release_mem(struct cam_mem_mgr_memory_desc *inp)
  1096. {
  1097. int32_t idx;
  1098. int rc;
  1099. if (!atomic_read(&cam_mem_mgr_state)) {
  1100. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  1101. return -EINVAL;
  1102. }
  1103. if (!inp) {
  1104. CAM_ERR(CAM_MEM, "Invalid argument");
  1105. return -EINVAL;
  1106. }
  1107. idx = CAM_MEM_MGR_GET_HDL_IDX(inp->mem_handle);
  1108. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  1109. CAM_ERR(CAM_MEM, "Incorrect index extracted from mem handle");
  1110. return -EINVAL;
  1111. }
  1112. if (!tbl.bufq[idx].active) {
  1113. if (tbl.bufq[idx].vaddr == 0) {
  1114. CAM_ERR(CAM_MEM, "buffer is released already");
  1115. return 0;
  1116. }
  1117. CAM_ERR(CAM_MEM, "Released buffer state should be active");
  1118. return -EINVAL;
  1119. }
  1120. if (tbl.bufq[idx].buf_handle != inp->mem_handle) {
  1121. CAM_ERR(CAM_MEM,
  1122. "Released buf handle not matching within table");
  1123. return -EINVAL;
  1124. }
  1125. CAM_DBG(CAM_MEM, "Releasing hdl = %X", inp->mem_handle);
  1126. rc = cam_mem_util_unmap(idx, CAM_SMMU_MAPPING_KERNEL);
  1127. return rc;
  1128. }
  1129. EXPORT_SYMBOL(cam_mem_mgr_release_mem);
  1130. int cam_mem_mgr_reserve_memory_region(struct cam_mem_mgr_request_desc *inp,
  1131. enum cam_smmu_region_id region,
  1132. struct cam_mem_mgr_memory_desc *out)
  1133. {
  1134. struct dma_buf *buf = NULL;
  1135. int rc = 0;
  1136. int ion_fd = -1;
  1137. uint32_t heap_id;
  1138. dma_addr_t iova = 0;
  1139. size_t request_len = 0;
  1140. uint32_t mem_handle;
  1141. int32_t idx;
  1142. int32_t smmu_hdl = 0;
  1143. int32_t num_hdl = 0;
  1144. if (!atomic_read(&cam_mem_mgr_state)) {
  1145. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  1146. return -EINVAL;
  1147. }
  1148. if (!inp || !out) {
  1149. CAM_ERR(CAM_MEM, "Invalid param(s)");
  1150. return -EINVAL;
  1151. }
  1152. if (!inp->smmu_hdl) {
  1153. CAM_ERR(CAM_MEM, "Invalid SMMU handle");
  1154. return -EINVAL;
  1155. }
  1156. if (region != CAM_SMMU_REGION_SECHEAP) {
  1157. CAM_ERR(CAM_MEM, "Only secondary heap supported");
  1158. return -EINVAL;
  1159. }
  1160. heap_id = ION_HEAP(ION_SYSTEM_HEAP_ID) |
  1161. ION_HEAP(ION_CAMERA_HEAP_ID);
  1162. rc = cam_mem_util_get_dma_buf(inp->size,
  1163. heap_id,
  1164. 0,
  1165. &buf);
  1166. if (rc) {
  1167. CAM_ERR(CAM_MEM, "ION alloc failed for sec heap buffer");
  1168. goto ion_fail;
  1169. } else {
  1170. CAM_DBG(CAM_MEM, "Got dma_buf = %pK", buf);
  1171. }
  1172. rc = cam_smmu_reserve_sec_heap(inp->smmu_hdl,
  1173. buf,
  1174. &iova,
  1175. &request_len);
  1176. if (rc) {
  1177. CAM_ERR(CAM_MEM, "Reserving secondary heap failed");
  1178. goto smmu_fail;
  1179. }
  1180. smmu_hdl = inp->smmu_hdl;
  1181. num_hdl = 1;
  1182. idx = cam_mem_get_slot();
  1183. if (idx < 0) {
  1184. rc = -ENOMEM;
  1185. goto slot_fail;
  1186. }
  1187. mutex_lock(&tbl.bufq[idx].q_lock);
  1188. mem_handle = GET_MEM_HANDLE(idx, ion_fd);
  1189. tbl.bufq[idx].fd = -1;
  1190. tbl.bufq[idx].dma_buf = buf;
  1191. tbl.bufq[idx].flags = inp->flags;
  1192. tbl.bufq[idx].buf_handle = mem_handle;
  1193. tbl.bufq[idx].kmdvaddr = 0;
  1194. tbl.bufq[idx].vaddr = iova;
  1195. tbl.bufq[idx].len = request_len;
  1196. tbl.bufq[idx].num_hdl = num_hdl;
  1197. memcpy(tbl.bufq[idx].hdls, &smmu_hdl,
  1198. sizeof(int32_t));
  1199. tbl.bufq[idx].is_imported = false;
  1200. mutex_unlock(&tbl.bufq[idx].q_lock);
  1201. out->kva = 0;
  1202. out->iova = (uint32_t)iova;
  1203. out->smmu_hdl = smmu_hdl;
  1204. out->mem_handle = mem_handle;
  1205. out->len = request_len;
  1206. out->region = region;
  1207. return rc;
  1208. slot_fail:
  1209. cam_smmu_release_sec_heap(smmu_hdl);
  1210. smmu_fail:
  1211. dma_buf_put(buf);
  1212. ion_fail:
  1213. return rc;
  1214. }
  1215. EXPORT_SYMBOL(cam_mem_mgr_reserve_memory_region);
  1216. int cam_mem_mgr_free_memory_region(struct cam_mem_mgr_memory_desc *inp)
  1217. {
  1218. int32_t idx;
  1219. int rc;
  1220. int32_t smmu_hdl;
  1221. if (!atomic_read(&cam_mem_mgr_state)) {
  1222. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  1223. return -EINVAL;
  1224. }
  1225. if (!inp) {
  1226. CAM_ERR(CAM_MEM, "Invalid argument");
  1227. return -EINVAL;
  1228. }
  1229. if (inp->region != CAM_SMMU_REGION_SECHEAP) {
  1230. CAM_ERR(CAM_MEM, "Only secondary heap supported");
  1231. return -EINVAL;
  1232. }
  1233. idx = CAM_MEM_MGR_GET_HDL_IDX(inp->mem_handle);
  1234. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  1235. CAM_ERR(CAM_MEM, "Incorrect index extracted from mem handle");
  1236. return -EINVAL;
  1237. }
  1238. if (!tbl.bufq[idx].active) {
  1239. if (tbl.bufq[idx].vaddr == 0) {
  1240. CAM_ERR(CAM_MEM, "buffer is released already");
  1241. return 0;
  1242. }
  1243. CAM_ERR(CAM_MEM, "Released buffer state should be active");
  1244. return -EINVAL;
  1245. }
  1246. if (tbl.bufq[idx].buf_handle != inp->mem_handle) {
  1247. CAM_ERR(CAM_MEM,
  1248. "Released buf handle not matching within table");
  1249. return -EINVAL;
  1250. }
  1251. if (tbl.bufq[idx].num_hdl != 1) {
  1252. CAM_ERR(CAM_MEM,
  1253. "Sec heap region should have only one smmu hdl");
  1254. return -ENODEV;
  1255. }
  1256. memcpy(&smmu_hdl, tbl.bufq[idx].hdls,
  1257. sizeof(int32_t));
  1258. if (inp->smmu_hdl != smmu_hdl) {
  1259. CAM_ERR(CAM_MEM,
  1260. "Passed SMMU handle doesn't match with internal hdl");
  1261. return -ENODEV;
  1262. }
  1263. rc = cam_smmu_release_sec_heap(inp->smmu_hdl);
  1264. if (rc) {
  1265. CAM_ERR(CAM_MEM,
  1266. "Sec heap region release failed");
  1267. return -ENODEV;
  1268. }
  1269. CAM_DBG(CAM_MEM, "Releasing hdl = %X", inp->mem_handle);
  1270. rc = cam_mem_util_unmap(idx, CAM_SMMU_MAPPING_KERNEL);
  1271. if (rc)
  1272. CAM_ERR(CAM_MEM, "unmapping secondary heap failed");
  1273. return rc;
  1274. }
  1275. EXPORT_SYMBOL(cam_mem_mgr_free_memory_region);