sde_kms.c 114 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579
  1. /*
  2. * Copyright (c) 2014-2020, The Linux Foundation. All rights reserved.
  3. * Copyright (C) 2013 Red Hat
  4. * Author: Rob Clark <[email protected]>
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License version 2 as published by
  8. * the Free Software Foundation.
  9. *
  10. * This program is distributed in the hope that it will be useful, but WITHOUT
  11. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  13. * more details.
  14. *
  15. * You should have received a copy of the GNU General Public License along with
  16. * this program. If not, see <http://www.gnu.org/licenses/>.
  17. */
  18. #define pr_fmt(fmt) "[drm:%s:%d] " fmt, __func__, __LINE__
  19. #include <drm/drm_crtc.h>
  20. #include <drm/drm_fixed.h>
  21. #include <drm/drm_panel.h>
  22. #include <linux/debugfs.h>
  23. #include <linux/of_address.h>
  24. #include <linux/of_irq.h>
  25. #include <linux/dma-buf.h>
  26. #include <linux/memblock.h>
  27. #include <drm/drm_atomic_uapi.h>
  28. #include <drm/drm_probe_helper.h>
  29. #include "msm_drv.h"
  30. #include "msm_mmu.h"
  31. #include "msm_gem.h"
  32. #include "dsi_display.h"
  33. #include "dsi_drm.h"
  34. #include "sde_wb.h"
  35. #include "dp_display.h"
  36. #include "dp_drm.h"
  37. #include "dp_mst_drm.h"
  38. #include "sde_kms.h"
  39. #include "sde_core_irq.h"
  40. #include "sde_formats.h"
  41. #include "sde_hw_vbif.h"
  42. #include "sde_vbif.h"
  43. #include "sde_encoder.h"
  44. #include "sde_plane.h"
  45. #include "sde_crtc.h"
  46. #include "sde_color_processing.h"
  47. #include "sde_reg_dma.h"
  48. #include "sde_connector.h"
  49. #include "sde_vm.h"
  50. #include <linux/qcom_scm.h>
  51. #include "soc/qcom/secure_buffer.h"
  52. #include <linux/qtee_shmbridge.h>
  53. #include <linux/haven/hh_irq_lend.h>
  54. #define CREATE_TRACE_POINTS
  55. #include "sde_trace.h"
  56. /* defines for secure channel call */
  57. #define MEM_PROTECT_SD_CTRL_SWITCH 0x18
  58. #define MDP_DEVICE_ID 0x1A
  59. EXPORT_TRACEPOINT_SYMBOL(tracing_mark_write);
  60. static const char * const iommu_ports[] = {
  61. "mdp_0",
  62. };
  63. /**
  64. * Controls size of event log buffer. Specified as a power of 2.
  65. */
  66. #define SDE_EVTLOG_SIZE 1024
  67. /*
  68. * To enable overall DRM driver logging
  69. * # echo 0x2 > /sys/module/drm/parameters/debug
  70. *
  71. * To enable DRM driver h/w logging
  72. * # echo <mask> > /sys/kernel/debug/dri/0/debug/hw_log_mask
  73. *
  74. * See sde_hw_mdss.h for h/w logging mask definitions (search for SDE_DBG_MASK_)
  75. */
  76. #define SDE_DEBUGFS_DIR "msm_sde"
  77. #define SDE_DEBUGFS_HWMASKNAME "hw_log_mask"
  78. #define SDE_KMS_MODESET_LOCK_TIMEOUT_US 500
  79. #define SDE_KMS_MODESET_LOCK_MAX_TRIALS 20
  80. /**
  81. * sdecustom - enable certain driver customizations for sde clients
  82. * Enabling this modifies the standard DRM behavior slightly and assumes
  83. * that the clients have specific knowledge about the modifications that
  84. * are involved, so don't enable this unless you know what you're doing.
  85. *
  86. * Parts of the driver that are affected by this setting may be located by
  87. * searching for invocations of the 'sde_is_custom_client()' function.
  88. *
  89. * This is disabled by default.
  90. */
  91. static bool sdecustom = true;
  92. module_param(sdecustom, bool, 0400);
  93. MODULE_PARM_DESC(sdecustom, "Enable customizations for sde clients");
  94. static int sde_kms_hw_init(struct msm_kms *kms);
  95. static int _sde_kms_mmu_destroy(struct sde_kms *sde_kms);
  96. static int _sde_kms_mmu_init(struct sde_kms *sde_kms);
  97. static int _sde_kms_register_events(struct msm_kms *kms,
  98. struct drm_mode_object *obj, u32 event, bool en);
  99. bool sde_is_custom_client(void)
  100. {
  101. return sdecustom;
  102. }
  103. #ifdef CONFIG_DEBUG_FS
  104. void *sde_debugfs_get_root(struct sde_kms *sde_kms)
  105. {
  106. struct msm_drm_private *priv;
  107. if (!sde_kms || !sde_kms->dev || !sde_kms->dev->dev_private)
  108. return NULL;
  109. priv = sde_kms->dev->dev_private;
  110. return priv->debug_root;
  111. }
  112. static int _sde_debugfs_init(struct sde_kms *sde_kms)
  113. {
  114. void *p;
  115. int rc;
  116. void *debugfs_root;
  117. p = sde_hw_util_get_log_mask_ptr();
  118. if (!sde_kms || !p)
  119. return -EINVAL;
  120. debugfs_root = sde_debugfs_get_root(sde_kms);
  121. if (!debugfs_root)
  122. return -EINVAL;
  123. /* allow debugfs_root to be NULL */
  124. debugfs_create_x32(SDE_DEBUGFS_HWMASKNAME, 0600, debugfs_root, p);
  125. (void) sde_debugfs_vbif_init(sde_kms, debugfs_root);
  126. (void) sde_debugfs_core_irq_init(sde_kms, debugfs_root);
  127. rc = sde_core_perf_debugfs_init(&sde_kms->perf, debugfs_root);
  128. if (rc) {
  129. SDE_ERROR("failed to init perf %d\n", rc);
  130. return rc;
  131. }
  132. if (sde_kms->catalog->qdss_count)
  133. debugfs_create_u32("qdss", 0600, debugfs_root,
  134. (u32 *)&sde_kms->qdss_enabled);
  135. debugfs_create_u32("pm_suspend_clk_dump", 0600, debugfs_root,
  136. (u32 *)&sde_kms->pm_suspend_clk_dump);
  137. return 0;
  138. }
  139. static void sde_kms_debugfs_destroy(struct msm_kms *kms)
  140. {
  141. struct sde_kms *sde_kms = to_sde_kms(kms);
  142. /* don't need to NULL check debugfs_root */
  143. if (sde_kms) {
  144. sde_debugfs_vbif_destroy(sde_kms);
  145. sde_debugfs_core_irq_destroy(sde_kms);
  146. }
  147. }
  148. static int _sde_kms_dump_clks_state(struct sde_kms *sde_kms)
  149. {
  150. int i;
  151. struct device *dev = sde_kms->dev->dev;
  152. SDE_INFO("runtime PM suspended:%d", pm_runtime_suspended(dev));
  153. for (i = 0; i < sde_kms->dsi_display_count; i++)
  154. dsi_display_dump_clks_state(sde_kms->dsi_displays[i]);
  155. return 0;
  156. }
  157. #else
  158. static int _sde_debugfs_init(struct sde_kms *sde_kms)
  159. {
  160. return 0;
  161. }
  162. static void sde_kms_debugfs_destroy(struct msm_kms *kms)
  163. {
  164. }
  165. static int _sde_kms_dump_clks_state(struct sde_kms *sde_kms)
  166. {
  167. return 0;
  168. }
  169. #endif
  170. static int sde_kms_enable_vblank(struct msm_kms *kms, struct drm_crtc *crtc)
  171. {
  172. int ret;
  173. if (!kms || !crtc)
  174. return -EINVAL;
  175. SDE_ATRACE_BEGIN("sde_kms_enable_vblank");
  176. ret = sde_crtc_vblank(crtc, true);
  177. SDE_ATRACE_END("sde_kms_enable_vblank");
  178. return ret;
  179. }
  180. static void sde_kms_disable_vblank(struct msm_kms *kms, struct drm_crtc *crtc)
  181. {
  182. if (!kms || !crtc)
  183. return;
  184. SDE_ATRACE_BEGIN("sde_kms_disable_vblank");
  185. sde_crtc_vblank(crtc, false);
  186. SDE_ATRACE_END("sde_kms_disable_vblank");
  187. }
  188. static void sde_kms_wait_for_frame_transfer_complete(struct msm_kms *kms,
  189. struct drm_crtc *crtc)
  190. {
  191. struct drm_encoder *encoder;
  192. struct drm_device *dev;
  193. int ret;
  194. if (!kms || !crtc || !crtc->state || !crtc->dev) {
  195. SDE_ERROR("invalid params\n");
  196. return;
  197. }
  198. if (!crtc->state->enable) {
  199. SDE_DEBUG("[crtc:%d] not enable\n", crtc->base.id);
  200. return;
  201. }
  202. if (!crtc->state->active) {
  203. SDE_DEBUG("[crtc:%d] not active\n", crtc->base.id);
  204. return;
  205. }
  206. dev = crtc->dev;
  207. list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
  208. if (encoder->crtc != crtc)
  209. continue;
  210. /*
  211. * Video Mode - Wait for VSYNC
  212. * Cmd Mode - Wait for PP_DONE. Will be no-op if transfer is
  213. * complete
  214. */
  215. SDE_EVT32_VERBOSE(DRMID(crtc));
  216. ret = sde_encoder_wait_for_event(encoder, MSM_ENC_TX_COMPLETE);
  217. if (ret && ret != -EWOULDBLOCK) {
  218. SDE_ERROR(
  219. "[crtc: %d][enc: %d] wait for commit done returned %d\n",
  220. crtc->base.id, encoder->base.id, ret);
  221. break;
  222. }
  223. }
  224. }
  225. static int _sde_kms_secure_ctrl_xin_clients(struct sde_kms *sde_kms,
  226. struct drm_crtc *crtc, bool enable)
  227. {
  228. struct drm_device *dev;
  229. struct msm_drm_private *priv;
  230. struct sde_mdss_cfg *sde_cfg;
  231. struct drm_plane *plane;
  232. int i, ret;
  233. dev = sde_kms->dev;
  234. priv = dev->dev_private;
  235. sde_cfg = sde_kms->catalog;
  236. ret = sde_vbif_halt_xin_mask(sde_kms,
  237. sde_cfg->sui_block_xin_mask, enable);
  238. if (ret) {
  239. SDE_ERROR("failed to halt some xin-clients, ret:%d\n", ret);
  240. return ret;
  241. }
  242. if (enable) {
  243. for (i = 0; i < priv->num_planes; i++) {
  244. plane = priv->planes[i];
  245. sde_plane_secure_ctrl_xin_client(plane, crtc);
  246. }
  247. }
  248. return 0;
  249. }
  250. /**
  251. * _sde_kms_scm_call - makes secure channel call to switch the VMIDs
  252. * @sde_kms: Pointer to sde_kms struct
  253. * @vimd: switch the stage 2 translation to this VMID
  254. */
  255. static int _sde_kms_scm_call(struct sde_kms *sde_kms, int vmid)
  256. {
  257. struct device dummy = {};
  258. dma_addr_t dma_handle;
  259. uint32_t num_sids;
  260. uint32_t *sec_sid;
  261. struct sde_mdss_cfg *sde_cfg = sde_kms->catalog;
  262. int ret = 0, i;
  263. struct qtee_shm shm;
  264. bool qtee_en = qtee_shmbridge_is_enabled();
  265. phys_addr_t mem_addr;
  266. u64 mem_size;
  267. num_sids = sde_cfg->sec_sid_mask_count;
  268. if (!num_sids) {
  269. SDE_ERROR("secure SID masks not configured, vmid 0x%x\n", vmid);
  270. return -EINVAL;
  271. }
  272. if (qtee_en) {
  273. ret = qtee_shmbridge_allocate_shm(num_sids * sizeof(uint32_t),
  274. &shm);
  275. if (ret)
  276. return -ENOMEM;
  277. sec_sid = (uint32_t *) shm.vaddr;
  278. mem_addr = shm.paddr;
  279. /**
  280. * SMMUSecureModeSwitch requires the size to be number of SID's
  281. * but shm allocates size in pages. Modify the args as per
  282. * client requirement.
  283. */
  284. mem_size = sizeof(uint32_t) * num_sids;
  285. } else {
  286. sec_sid = kcalloc(num_sids, sizeof(uint32_t), GFP_KERNEL);
  287. if (!sec_sid)
  288. return -ENOMEM;
  289. mem_addr = virt_to_phys(sec_sid);
  290. mem_size = sizeof(uint32_t) * num_sids;
  291. }
  292. for (i = 0; i < num_sids; i++) {
  293. sec_sid[i] = sde_cfg->sec_sid_mask[i];
  294. SDE_DEBUG("sid_mask[%d]: %d\n", i, sec_sid[i]);
  295. }
  296. ret = dma_coerce_mask_and_coherent(&dummy, DMA_BIT_MASK(64));
  297. if (ret) {
  298. SDE_ERROR("Failed to set dma mask for dummy dev %d\n", ret);
  299. goto map_error;
  300. }
  301. set_dma_ops(&dummy, NULL);
  302. dma_handle = dma_map_single(&dummy, sec_sid,
  303. num_sids * sizeof(uint32_t), DMA_TO_DEVICE);
  304. if (dma_mapping_error(&dummy, dma_handle)) {
  305. SDE_ERROR("dma_map_single for dummy dev failed vmid 0x%x\n",
  306. vmid);
  307. goto map_error;
  308. }
  309. SDE_DEBUG("calling scm_call for vmid 0x%x, num_sids %d, qtee_en %d",
  310. vmid, num_sids, qtee_en);
  311. ret = qcom_scm_mem_protect_sd_ctrl(MDP_DEVICE_ID, mem_addr,
  312. mem_size, vmid);
  313. if (ret)
  314. SDE_ERROR("Error:scm_call2, vmid %lld, ret%d\n",
  315. vmid, ret);
  316. SDE_EVT32(MEM_PROTECT_SD_CTRL_SWITCH, MDP_DEVICE_ID, mem_size,
  317. vmid, qtee_en, num_sids, ret);
  318. dma_unmap_single(&dummy, dma_handle,
  319. num_sids * sizeof(uint32_t), DMA_TO_DEVICE);
  320. map_error:
  321. if (qtee_en)
  322. qtee_shmbridge_free_shm(&shm);
  323. else
  324. kfree(sec_sid);
  325. return ret;
  326. }
  327. static int _sde_kms_detach_all_cb(struct sde_kms *sde_kms, u32 vmid)
  328. {
  329. u32 ret;
  330. if (atomic_inc_return(&sde_kms->detach_all_cb) > 1)
  331. return 0;
  332. /* detach_all_contexts */
  333. ret = sde_kms_mmu_detach(sde_kms, false);
  334. if (ret) {
  335. SDE_ERROR("failed to detach all cb ret:%d\n", ret);
  336. goto mmu_error;
  337. }
  338. ret = _sde_kms_scm_call(sde_kms, vmid);
  339. if (ret) {
  340. SDE_ERROR("scm call failed for vmid:%d\n", vmid);
  341. goto scm_error;
  342. }
  343. return 0;
  344. scm_error:
  345. sde_kms_mmu_attach(sde_kms, false);
  346. mmu_error:
  347. atomic_dec(&sde_kms->detach_all_cb);
  348. return ret;
  349. }
  350. static int _sde_kms_attach_all_cb(struct sde_kms *sde_kms, u32 vmid,
  351. u32 old_vmid)
  352. {
  353. u32 ret;
  354. if (atomic_dec_return(&sde_kms->detach_all_cb) != 0)
  355. return 0;
  356. ret = _sde_kms_scm_call(sde_kms, vmid);
  357. if (ret) {
  358. SDE_ERROR("scm call failed for vmid:%d\n", vmid);
  359. goto scm_error;
  360. }
  361. /* attach_all_contexts */
  362. ret = sde_kms_mmu_attach(sde_kms, false);
  363. if (ret) {
  364. SDE_ERROR("failed to attach all cb ret:%d\n", ret);
  365. goto mmu_error;
  366. }
  367. return 0;
  368. mmu_error:
  369. _sde_kms_scm_call(sde_kms, old_vmid);
  370. scm_error:
  371. atomic_inc(&sde_kms->detach_all_cb);
  372. return ret;
  373. }
  374. static int _sde_kms_detach_sec_cb(struct sde_kms *sde_kms, int vmid)
  375. {
  376. u32 ret;
  377. if (atomic_inc_return(&sde_kms->detach_sec_cb) > 1)
  378. return 0;
  379. /* detach secure_context */
  380. ret = sde_kms_mmu_detach(sde_kms, true);
  381. if (ret) {
  382. SDE_ERROR("failed to detach sec cb ret:%d\n", ret);
  383. goto mmu_error;
  384. }
  385. ret = _sde_kms_scm_call(sde_kms, vmid);
  386. if (ret) {
  387. SDE_ERROR("scm call failed for vmid:%d\n", vmid);
  388. goto scm_error;
  389. }
  390. return 0;
  391. scm_error:
  392. sde_kms_mmu_attach(sde_kms, true);
  393. mmu_error:
  394. atomic_dec(&sde_kms->detach_sec_cb);
  395. return ret;
  396. }
  397. static int _sde_kms_attach_sec_cb(struct sde_kms *sde_kms, u32 vmid,
  398. u32 old_vmid)
  399. {
  400. u32 ret;
  401. if (atomic_dec_return(&sde_kms->detach_sec_cb) != 0)
  402. return 0;
  403. ret = _sde_kms_scm_call(sde_kms, vmid);
  404. if (ret) {
  405. goto scm_error;
  406. SDE_ERROR("scm call failed for vmid:%d\n", vmid);
  407. }
  408. ret = sde_kms_mmu_attach(sde_kms, true);
  409. if (ret) {
  410. SDE_ERROR("failed to attach sec cb ret:%d\n", ret);
  411. goto mmu_error;
  412. }
  413. return 0;
  414. mmu_error:
  415. _sde_kms_scm_call(sde_kms, old_vmid);
  416. scm_error:
  417. atomic_inc(&sde_kms->detach_sec_cb);
  418. return ret;
  419. }
  420. static int _sde_kms_sui_misr_ctrl(struct sde_kms *sde_kms,
  421. struct drm_crtc *crtc, bool enable)
  422. {
  423. int ret;
  424. if (enable) {
  425. ret = pm_runtime_get_sync(sde_kms->dev->dev);
  426. if (ret < 0) {
  427. SDE_ERROR("failed to enable resource, ret:%d\n", ret);
  428. return ret;
  429. }
  430. sde_crtc_misr_setup(crtc, true, 1);
  431. ret = _sde_kms_secure_ctrl_xin_clients(sde_kms, crtc, true);
  432. if (ret) {
  433. sde_crtc_misr_setup(crtc, false, 0);
  434. pm_runtime_put_sync(sde_kms->dev->dev);
  435. return ret;
  436. }
  437. } else {
  438. _sde_kms_secure_ctrl_xin_clients(sde_kms, crtc, false);
  439. sde_crtc_misr_setup(crtc, false, 0);
  440. pm_runtime_put_sync(sde_kms->dev->dev);
  441. }
  442. return 0;
  443. }
  444. static int _sde_kms_secure_ctrl(struct sde_kms *sde_kms, struct drm_crtc *crtc,
  445. bool post_commit)
  446. {
  447. struct sde_kms_smmu_state_data *smmu_state = &sde_kms->smmu_state;
  448. int old_smmu_state = smmu_state->state;
  449. int ret = 0;
  450. u32 vmid;
  451. if (!sde_kms || !crtc) {
  452. SDE_ERROR("invalid argument(s)\n");
  453. return -EINVAL;
  454. }
  455. SDE_EVT32(DRMID(crtc), smmu_state->state, smmu_state->transition_type,
  456. post_commit, smmu_state->sui_misr_state,
  457. smmu_state->secure_level, SDE_EVTLOG_FUNC_ENTRY);
  458. if ((!smmu_state->transition_type) ||
  459. ((smmu_state->transition_type == POST_COMMIT) && !post_commit))
  460. /* Bail out */
  461. return 0;
  462. /* enable sui misr if requested, before the transition */
  463. if (smmu_state->sui_misr_state == SUI_MISR_ENABLE_REQ) {
  464. ret = _sde_kms_sui_misr_ctrl(sde_kms, crtc, true);
  465. if (ret) {
  466. smmu_state->sui_misr_state = NONE;
  467. goto end;
  468. }
  469. }
  470. mutex_lock(&sde_kms->secure_transition_lock);
  471. switch (smmu_state->state) {
  472. case DETACH_ALL_REQ:
  473. ret = _sde_kms_detach_all_cb(sde_kms, VMID_CP_SEC_DISPLAY);
  474. if (!ret)
  475. smmu_state->state = DETACHED;
  476. break;
  477. case ATTACH_ALL_REQ:
  478. ret = _sde_kms_attach_all_cb(sde_kms, VMID_CP_PIXEL,
  479. VMID_CP_SEC_DISPLAY);
  480. if (!ret) {
  481. smmu_state->state = ATTACHED;
  482. smmu_state->secure_level = SDE_DRM_SEC_NON_SEC;
  483. }
  484. break;
  485. case DETACH_SEC_REQ:
  486. vmid = (smmu_state->secure_level == SDE_DRM_SEC_ONLY) ?
  487. VMID_CP_SEC_DISPLAY : VMID_CP_CAMERA_PREVIEW;
  488. ret = _sde_kms_detach_sec_cb(sde_kms, vmid);
  489. if (!ret)
  490. smmu_state->state = DETACHED_SEC;
  491. break;
  492. case ATTACH_SEC_REQ:
  493. vmid = (smmu_state->secure_level == SDE_DRM_SEC_ONLY) ?
  494. VMID_CP_SEC_DISPLAY : VMID_CP_CAMERA_PREVIEW;
  495. ret = _sde_kms_attach_sec_cb(sde_kms, VMID_CP_PIXEL, vmid);
  496. if (!ret) {
  497. smmu_state->state = ATTACHED;
  498. smmu_state->secure_level = SDE_DRM_SEC_NON_SEC;
  499. }
  500. break;
  501. default:
  502. SDE_ERROR("crtc%d: invalid smmu state %d transition type %d\n",
  503. DRMID(crtc), smmu_state->state,
  504. smmu_state->transition_type);
  505. ret = -EINVAL;
  506. break;
  507. }
  508. mutex_unlock(&sde_kms->secure_transition_lock);
  509. /* disable sui misr if requested, after the transition */
  510. if (!ret && (smmu_state->sui_misr_state == SUI_MISR_DISABLE_REQ)) {
  511. ret = _sde_kms_sui_misr_ctrl(sde_kms, crtc, false);
  512. if (ret)
  513. goto end;
  514. }
  515. end:
  516. smmu_state->transition_error = false;
  517. if (ret) {
  518. smmu_state->transition_error = true;
  519. SDE_ERROR(
  520. "crtc%d: req_state %d, new_state %d, sec_lvl %d, ret %d\n",
  521. DRMID(crtc), old_smmu_state, smmu_state->state,
  522. smmu_state->secure_level, ret);
  523. smmu_state->state = smmu_state->prev_state;
  524. smmu_state->secure_level = smmu_state->prev_secure_level;
  525. if (smmu_state->sui_misr_state == SUI_MISR_ENABLE_REQ)
  526. _sde_kms_sui_misr_ctrl(sde_kms, crtc, false);
  527. }
  528. SDE_DEBUG("crtc %d: req_state %d, new_state %d, sec_lvl %d, ret %d\n",
  529. DRMID(crtc), old_smmu_state, smmu_state->state,
  530. smmu_state->secure_level, ret);
  531. SDE_EVT32(DRMID(crtc), smmu_state->state, smmu_state->prev_state,
  532. smmu_state->transition_type,
  533. smmu_state->transition_error,
  534. smmu_state->secure_level, smmu_state->prev_secure_level,
  535. smmu_state->sui_misr_state, ret, SDE_EVTLOG_FUNC_EXIT);
  536. smmu_state->sui_misr_state = NONE;
  537. smmu_state->transition_type = NONE;
  538. return ret;
  539. }
  540. static int sde_kms_prepare_secure_transition(struct msm_kms *kms,
  541. struct drm_atomic_state *state)
  542. {
  543. struct drm_crtc *crtc;
  544. struct drm_crtc_state *old_crtc_state;
  545. struct drm_plane_state *old_plane_state, *new_plane_state;
  546. struct drm_plane *plane;
  547. struct drm_plane_state *plane_state;
  548. struct sde_kms *sde_kms = to_sde_kms(kms);
  549. struct drm_device *dev = sde_kms->dev;
  550. int i, ops = 0, ret = 0;
  551. bool old_valid_fb = false;
  552. struct sde_kms_smmu_state_data *smmu_state = &sde_kms->smmu_state;
  553. for_each_old_crtc_in_state(state, crtc, old_crtc_state, i) {
  554. if (!crtc->state || !crtc->state->active)
  555. continue;
  556. /*
  557. * It is safe to assume only one active crtc,
  558. * and compatible translation modes on the
  559. * planes staged on this crtc.
  560. * otherwise validation would have failed.
  561. * For this CRTC,
  562. */
  563. /*
  564. * 1. Check if old state on the CRTC has planes
  565. * staged with valid fbs
  566. */
  567. for_each_old_plane_in_state(state, plane, plane_state, i) {
  568. if (!plane_state->crtc)
  569. continue;
  570. if (plane_state->fb) {
  571. old_valid_fb = true;
  572. break;
  573. }
  574. }
  575. /*
  576. * 2.Get the operations needed to be performed before
  577. * secure transition can be initiated.
  578. */
  579. ops = sde_crtc_get_secure_transition_ops(crtc,
  580. old_crtc_state, old_valid_fb);
  581. if (ops < 0) {
  582. SDE_ERROR("invalid secure operations %x\n", ops);
  583. return ops;
  584. }
  585. if (!ops) {
  586. smmu_state->transition_error = false;
  587. goto no_ops;
  588. }
  589. SDE_DEBUG("%d:secure operations(%x) started on state:%pK\n",
  590. crtc->base.id, ops, crtc->state);
  591. SDE_EVT32(DRMID(crtc), ops, crtc->state, old_valid_fb);
  592. /* 3. Perform operations needed for secure transition */
  593. if (ops & SDE_KMS_OPS_WAIT_FOR_TX_DONE) {
  594. SDE_DEBUG("wait_for_transfer_done\n");
  595. sde_kms_wait_for_frame_transfer_complete(kms, crtc);
  596. }
  597. if (ops & SDE_KMS_OPS_CLEANUP_PLANE_FB) {
  598. SDE_DEBUG("cleanup planes\n");
  599. drm_atomic_helper_cleanup_planes(dev, state);
  600. for_each_oldnew_plane_in_state(state, plane,
  601. old_plane_state, new_plane_state, i)
  602. sde_plane_destroy_fb(old_plane_state);
  603. }
  604. if (ops & SDE_KMS_OPS_SECURE_STATE_CHANGE) {
  605. SDE_DEBUG("secure ctrl\n");
  606. _sde_kms_secure_ctrl(sde_kms, crtc, false);
  607. }
  608. if (ops & SDE_KMS_OPS_PREPARE_PLANE_FB) {
  609. SDE_DEBUG("prepare planes %d",
  610. crtc->state->plane_mask);
  611. drm_atomic_crtc_for_each_plane(plane,
  612. crtc) {
  613. const struct drm_plane_helper_funcs *funcs;
  614. plane_state = plane->state;
  615. funcs = plane->helper_private;
  616. SDE_DEBUG("psde:%d FB[%u]\n",
  617. plane->base.id,
  618. plane->fb->base.id);
  619. if (!funcs)
  620. continue;
  621. if (funcs->prepare_fb(plane, plane_state)) {
  622. ret = funcs->prepare_fb(plane,
  623. plane_state);
  624. if (ret)
  625. return ret;
  626. }
  627. }
  628. }
  629. SDE_EVT32(DRMID(crtc), SDE_EVTLOG_FUNC_EXIT);
  630. SDE_DEBUG("secure operations completed\n");
  631. }
  632. no_ops:
  633. return 0;
  634. }
  635. static int _sde_kms_release_splash_buffer(unsigned int mem_addr,
  636. unsigned int splash_buffer_size,
  637. unsigned int ramdump_base,
  638. unsigned int ramdump_buffer_size)
  639. {
  640. unsigned long pfn_start, pfn_end, pfn_idx;
  641. int ret = 0;
  642. if (!mem_addr || !splash_buffer_size) {
  643. SDE_ERROR("invalid params\n");
  644. return -EINVAL;
  645. }
  646. /* leave ramdump memory only if base address matches */
  647. if (ramdump_base == mem_addr &&
  648. ramdump_buffer_size <= splash_buffer_size) {
  649. mem_addr += ramdump_buffer_size;
  650. splash_buffer_size -= ramdump_buffer_size;
  651. }
  652. pfn_start = mem_addr >> PAGE_SHIFT;
  653. pfn_end = (mem_addr + splash_buffer_size) >> PAGE_SHIFT;
  654. ret = memblock_free(mem_addr, splash_buffer_size);
  655. if (ret) {
  656. SDE_ERROR("continuous splash memory free failed:%d\n", ret);
  657. return ret;
  658. }
  659. for (pfn_idx = pfn_start; pfn_idx < pfn_end; pfn_idx++)
  660. free_reserved_page(pfn_to_page(pfn_idx));
  661. return ret;
  662. }
  663. static int _sde_kms_splash_mem_get(struct sde_kms *sde_kms,
  664. struct sde_splash_mem *splash)
  665. {
  666. struct msm_mmu *mmu = NULL;
  667. int ret = 0;
  668. if (!sde_kms->aspace[0]) {
  669. SDE_ERROR("aspace not found for sde kms node\n");
  670. return -EINVAL;
  671. }
  672. mmu = sde_kms->aspace[0]->mmu;
  673. if (!mmu) {
  674. SDE_ERROR("mmu not found for aspace\n");
  675. return -EINVAL;
  676. }
  677. if (!splash || !mmu->funcs || !mmu->funcs->one_to_one_map) {
  678. SDE_ERROR("invalid input params for map\n");
  679. return -EINVAL;
  680. }
  681. if (!splash->ref_cnt) {
  682. ret = mmu->funcs->one_to_one_map(mmu, splash->splash_buf_base,
  683. splash->splash_buf_base,
  684. splash->splash_buf_size,
  685. IOMMU_READ | IOMMU_NOEXEC);
  686. if (ret)
  687. SDE_ERROR("splash memory smmu map failed:%d\n", ret);
  688. }
  689. splash->ref_cnt++;
  690. SDE_DEBUG("one2one mapping done for base:%lx size:%x ref_cnt:%d\n",
  691. splash->splash_buf_base,
  692. splash->splash_buf_size,
  693. splash->ref_cnt);
  694. return ret;
  695. }
  696. static int _sde_kms_map_all_splash_regions(struct sde_kms *sde_kms)
  697. {
  698. int i = 0;
  699. int ret = 0;
  700. if (!sde_kms)
  701. return -EINVAL;
  702. for (i = 0; i < sde_kms->splash_data.num_splash_displays; i++) {
  703. ret = _sde_kms_splash_mem_get(sde_kms,
  704. sde_kms->splash_data.splash_display[i].splash);
  705. if (ret)
  706. return ret;
  707. }
  708. return ret;
  709. }
  710. static int _sde_kms_splash_mem_put(struct sde_kms *sde_kms,
  711. struct sde_splash_mem *splash)
  712. {
  713. struct msm_mmu *mmu = NULL;
  714. int rc = 0;
  715. if (!sde_kms || !sde_kms->aspace[0] || !sde_kms->aspace[0]->mmu) {
  716. SDE_ERROR("invalid params\n");
  717. return -EINVAL;
  718. }
  719. mmu = sde_kms->aspace[0]->mmu;
  720. if (!splash || !splash->ref_cnt ||
  721. !mmu || !mmu->funcs || !mmu->funcs->one_to_one_unmap)
  722. return -EINVAL;
  723. splash->ref_cnt--;
  724. SDE_DEBUG("splash base:%lx refcnt:%d\n",
  725. splash->splash_buf_base, splash->ref_cnt);
  726. if (!splash->ref_cnt) {
  727. mmu->funcs->one_to_one_unmap(mmu, splash->splash_buf_base,
  728. splash->splash_buf_size);
  729. rc = _sde_kms_release_splash_buffer(splash->splash_buf_base,
  730. splash->splash_buf_size, splash->ramdump_base,
  731. splash->ramdump_size);
  732. splash->splash_buf_base = 0;
  733. splash->splash_buf_size = 0;
  734. }
  735. return rc;
  736. }
  737. static int _sde_kms_unmap_all_splash_regions(struct sde_kms *sde_kms)
  738. {
  739. int i = 0;
  740. int ret = 0;
  741. if (!sde_kms || !sde_kms->splash_data.num_splash_regions)
  742. return -EINVAL;
  743. for (i = 0; i < sde_kms->splash_data.num_splash_displays; i++) {
  744. ret = _sde_kms_splash_mem_put(sde_kms,
  745. sde_kms->splash_data.splash_display[i].splash);
  746. if (ret)
  747. return ret;
  748. }
  749. return ret;
  750. }
  751. static int _sde_kms_get_blank(struct drm_crtc_state *crtc_state,
  752. struct drm_connector_state *conn_state)
  753. {
  754. int lp_mode, blank;
  755. if (crtc_state->active)
  756. lp_mode = sde_connector_get_property(conn_state,
  757. CONNECTOR_PROP_LP);
  758. else
  759. lp_mode = SDE_MODE_DPMS_OFF;
  760. switch (lp_mode) {
  761. case SDE_MODE_DPMS_ON:
  762. blank = DRM_PANEL_BLANK_UNBLANK;
  763. break;
  764. case SDE_MODE_DPMS_LP1:
  765. case SDE_MODE_DPMS_LP2:
  766. blank = DRM_PANEL_BLANK_LP;
  767. break;
  768. case SDE_MODE_DPMS_OFF:
  769. default:
  770. blank = DRM_PANEL_BLANK_POWERDOWN;
  771. break;
  772. }
  773. return blank;
  774. }
  775. static void _sde_kms_drm_check_dpms(struct drm_atomic_state *old_state,
  776. unsigned long event)
  777. {
  778. struct drm_connector *connector;
  779. struct drm_connector_state *old_conn_state;
  780. struct drm_crtc_state *old_crtc_state;
  781. struct drm_crtc *crtc;
  782. int i, old_mode, new_mode, old_fps, new_fps;
  783. for_each_old_connector_in_state(old_state, connector,
  784. old_conn_state, i) {
  785. crtc = connector->state->crtc ? connector->state->crtc :
  786. old_conn_state->crtc;
  787. if (!crtc)
  788. continue;
  789. new_fps = crtc->state->mode.vrefresh;
  790. new_mode = _sde_kms_get_blank(crtc->state, connector->state);
  791. if (old_conn_state->crtc) {
  792. old_crtc_state = drm_atomic_get_existing_crtc_state(
  793. old_state, old_conn_state->crtc);
  794. old_fps = old_crtc_state->mode.vrefresh;
  795. old_mode = _sde_kms_get_blank(old_crtc_state,
  796. old_conn_state);
  797. } else {
  798. old_fps = 0;
  799. old_mode = DRM_PANEL_BLANK_POWERDOWN;
  800. }
  801. if ((old_mode != new_mode) || (old_fps != new_fps)) {
  802. struct drm_panel_notifier notifier_data;
  803. SDE_EVT32(old_mode, new_mode, old_fps, new_fps,
  804. connector->panel, crtc->state->active,
  805. old_conn_state->crtc, event);
  806. pr_debug("change detected (power mode %d->%d, fps %d->%d)\n",
  807. old_mode, new_mode, old_fps, new_fps);
  808. /* If suspend resume and fps change are happening
  809. * at the same time, give preference to power mode
  810. * changes rather than fps change.
  811. */
  812. if ((old_mode == new_mode) && (old_fps != new_fps))
  813. new_mode = DRM_PANEL_BLANK_FPS_CHANGE;
  814. notifier_data.data = &new_mode;
  815. notifier_data.refresh_rate = new_fps;
  816. notifier_data.id = connector->base.id;
  817. if (connector->panel)
  818. drm_panel_notifier_call_chain(connector->panel,
  819. event, &notifier_data);
  820. }
  821. }
  822. }
  823. int sde_kms_vm_primary_prepare_commit(struct sde_kms *sde_kms,
  824. struct drm_atomic_state *state)
  825. {
  826. struct drm_device *ddev;
  827. struct drm_crtc *crtc;
  828. struct drm_encoder *encoder;
  829. struct drm_connector *connector;
  830. struct sde_vm_ops *vm_ops;
  831. struct sde_crtc_state *cstate;
  832. enum sde_crtc_vm_req vm_req;
  833. int rc = 0;
  834. ddev = sde_kms->dev;
  835. vm_ops = sde_vm_get_ops(sde_kms);
  836. if (!vm_ops)
  837. return -EINVAL;
  838. crtc = state->crtcs[0].ptr;
  839. cstate = to_sde_crtc_state(state->crtcs[0].new_state);
  840. vm_req = sde_crtc_get_property(cstate, CRTC_PROP_VM_REQ_STATE);
  841. if (vm_req != VM_REQ_ACQUIRE)
  842. return 0;
  843. /* enable MDSS irq line */
  844. sde_irq_update(&sde_kms->base, true);
  845. /* clear the stale IRQ status bits */
  846. if (sde_kms->hw_intr && sde_kms->hw_intr->ops.clear_all_irqs)
  847. sde_kms->hw_intr->ops.clear_all_irqs(sde_kms->hw_intr);
  848. /* enable the display path IRQ's */
  849. drm_for_each_encoder_mask(encoder, crtc->dev, crtc->state->encoder_mask)
  850. sde_encoder_irq_control(encoder, true);
  851. /* Schedule ESD work */
  852. list_for_each_entry(connector, &ddev->mode_config.connector_list, head)
  853. if (drm_connector_mask(connector) & crtc->state->connector_mask)
  854. sde_connector_schedule_status_work(connector, true);
  855. /* enable vblank events */
  856. drm_crtc_vblank_on(crtc);
  857. /* handle non-SDE pre_acquire */
  858. if (vm_ops->vm_client_post_acquire)
  859. rc = vm_ops->vm_client_post_acquire(sde_kms);
  860. return rc;
  861. }
  862. int sde_kms_vm_trusted_prepare_commit(struct sde_kms *sde_kms,
  863. struct drm_atomic_state *state)
  864. {
  865. struct drm_device *ddev;
  866. struct drm_plane *plane;
  867. struct sde_crtc_state *cstate;
  868. enum sde_crtc_vm_req vm_req;
  869. ddev = sde_kms->dev;
  870. cstate = to_sde_crtc_state(state->crtcs[0].new_state);
  871. vm_req = sde_crtc_get_property(cstate, CRTC_PROP_VM_REQ_STATE);
  872. if (vm_req != VM_REQ_ACQUIRE)
  873. return 0;
  874. /* Clear the stale IRQ status bits */
  875. if (sde_kms->hw_intr && sde_kms->hw_intr->ops.clear_all_irqs)
  876. sde_kms->hw_intr->ops.clear_all_irqs(sde_kms->hw_intr);
  877. /* Program the SID's for the trusted VM */
  878. list_for_each_entry(plane, &ddev->mode_config.plane_list, head)
  879. sde_plane_set_sid(plane, 1);
  880. sde_hw_set_lutdma_sid(sde_kms->hw_sid, 1);
  881. return 0;
  882. }
  883. static void sde_kms_prepare_commit(struct msm_kms *kms,
  884. struct drm_atomic_state *state)
  885. {
  886. struct sde_kms *sde_kms;
  887. struct msm_drm_private *priv;
  888. struct drm_device *dev;
  889. struct drm_encoder *encoder;
  890. struct drm_crtc *crtc;
  891. struct drm_crtc_state *crtc_state;
  892. struct sde_vm_ops *vm_ops;
  893. int i, rc;
  894. if (!kms)
  895. return;
  896. sde_kms = to_sde_kms(kms);
  897. dev = sde_kms->dev;
  898. if (!dev || !dev->dev_private)
  899. return;
  900. priv = dev->dev_private;
  901. SDE_ATRACE_BEGIN("prepare_commit");
  902. rc = pm_runtime_get_sync(sde_kms->dev->dev);
  903. if (rc < 0) {
  904. SDE_ERROR("failed to enable power resources %d\n", rc);
  905. SDE_EVT32(rc, SDE_EVTLOG_ERROR);
  906. goto end;
  907. }
  908. if (sde_kms->first_kickoff) {
  909. sde_power_scale_reg_bus(&priv->phandle, VOTE_INDEX_HIGH, false);
  910. sde_kms->first_kickoff = false;
  911. }
  912. for_each_old_crtc_in_state(state, crtc, crtc_state, i) {
  913. list_for_each_entry(encoder, &dev->mode_config.encoder_list,
  914. head) {
  915. if (encoder->crtc != crtc)
  916. continue;
  917. if (sde_encoder_prepare_commit(encoder) == -ETIMEDOUT) {
  918. SDE_ERROR("crtc:%d, initiating hw reset\n",
  919. DRMID(crtc));
  920. sde_encoder_needs_hw_reset(encoder);
  921. sde_crtc_set_needs_hw_reset(crtc);
  922. }
  923. }
  924. }
  925. /*
  926. * NOTE: for secure use cases we want to apply the new HW
  927. * configuration only after completing preparation for secure
  928. * transitions prepare below if any transtions is required.
  929. */
  930. sde_kms_prepare_secure_transition(kms, state);
  931. vm_ops = sde_vm_get_ops(sde_kms);
  932. if (!vm_ops)
  933. goto end_vm;
  934. if (vm_ops->vm_prepare_commit)
  935. vm_ops->vm_prepare_commit(sde_kms, state);
  936. end_vm:
  937. _sde_kms_drm_check_dpms(state, DRM_PANEL_EARLY_EVENT_BLANK);
  938. end:
  939. SDE_ATRACE_END("prepare_commit");
  940. }
  941. static void sde_kms_commit(struct msm_kms *kms,
  942. struct drm_atomic_state *old_state)
  943. {
  944. struct sde_kms *sde_kms;
  945. struct drm_crtc *crtc;
  946. struct drm_crtc_state *old_crtc_state;
  947. int i;
  948. if (!kms || !old_state)
  949. return;
  950. sde_kms = to_sde_kms(kms);
  951. if (!sde_kms_power_resource_is_enabled(sde_kms->dev)) {
  952. SDE_ERROR("power resource is not enabled\n");
  953. return;
  954. }
  955. SDE_ATRACE_BEGIN("sde_kms_commit");
  956. for_each_old_crtc_in_state(old_state, crtc, old_crtc_state, i) {
  957. if (crtc->state->active) {
  958. SDE_EVT32(DRMID(crtc), old_state);
  959. sde_crtc_commit_kickoff(crtc, old_crtc_state);
  960. }
  961. }
  962. SDE_ATRACE_END("sde_kms_commit");
  963. }
  964. static void _sde_kms_free_splash_display_data(struct sde_kms *sde_kms,
  965. struct sde_splash_display *splash_display)
  966. {
  967. if (!sde_kms || !splash_display ||
  968. !sde_kms->splash_data.num_splash_displays)
  969. return;
  970. if (sde_kms->splash_data.num_splash_regions)
  971. _sde_kms_splash_mem_put(sde_kms, splash_display->splash);
  972. sde_kms->splash_data.num_splash_displays--;
  973. SDE_DEBUG("cont_splash handoff done, remaining:%d\n",
  974. sde_kms->splash_data.num_splash_displays);
  975. memset(splash_display, 0x0, sizeof(struct sde_splash_display));
  976. }
  977. static void _sde_kms_release_splash_resource(struct sde_kms *sde_kms,
  978. struct drm_crtc *crtc)
  979. {
  980. struct msm_drm_private *priv;
  981. struct sde_splash_display *splash_display;
  982. int i;
  983. if (!sde_kms || !crtc)
  984. return;
  985. priv = sde_kms->dev->dev_private;
  986. if (!crtc->state->active || !sde_kms->splash_data.num_splash_displays)
  987. return;
  988. SDE_EVT32(DRMID(crtc), crtc->state->active,
  989. sde_kms->splash_data.num_splash_displays);
  990. for (i = 0; i < MAX_DSI_DISPLAYS; i++) {
  991. splash_display = &sde_kms->splash_data.splash_display[i];
  992. if (splash_display->encoder &&
  993. crtc == splash_display->encoder->crtc)
  994. break;
  995. }
  996. if (i >= MAX_DSI_DISPLAYS)
  997. return;
  998. if (splash_display->cont_splash_enabled) {
  999. sde_encoder_update_caps_for_cont_splash(splash_display->encoder,
  1000. splash_display, false);
  1001. _sde_kms_free_splash_display_data(sde_kms, splash_display);
  1002. }
  1003. /* remove the votes if all displays are done with splash */
  1004. if (!sde_kms->splash_data.num_splash_displays) {
  1005. for (i = 0; i < SDE_POWER_HANDLE_DBUS_ID_MAX; i++)
  1006. sde_power_data_bus_set_quota(&priv->phandle, i,
  1007. SDE_POWER_HANDLE_ENABLE_BUS_AB_QUOTA,
  1008. SDE_POWER_HANDLE_ENABLE_BUS_IB_QUOTA);
  1009. pm_runtime_put_sync(sde_kms->dev->dev);
  1010. }
  1011. }
  1012. void _sde_kms_program_mode_info(struct sde_kms *sde_kms)
  1013. {
  1014. struct drm_encoder *encoder;
  1015. struct drm_crtc *crtc;
  1016. struct drm_connector *connector;
  1017. struct drm_connector_list_iter conn_iter;
  1018. struct dsi_display *dsi_display;
  1019. struct drm_display_mode *drm_mode;
  1020. int i;
  1021. struct drm_device *dev;
  1022. u32 mode_index = 0;
  1023. if (!sde_kms->dev || !sde_kms->hw_mdp)
  1024. return;
  1025. dev = sde_kms->dev;
  1026. sde_kms->hw_mdp->ops.clear_mode_index(sde_kms->hw_mdp);
  1027. for (i = 0; i < sde_kms->dsi_display_count; i++) {
  1028. dsi_display = (struct dsi_display *)sde_kms->dsi_displays[i];
  1029. if (dsi_display->bridge->base.encoder) {
  1030. encoder = dsi_display->bridge->base.encoder;
  1031. crtc = encoder->crtc;
  1032. if (!crtc->state->active)
  1033. continue;
  1034. mutex_lock(&dev->mode_config.mutex);
  1035. drm_connector_list_iter_begin(dev, &conn_iter);
  1036. drm_for_each_connector_iter(connector, &conn_iter) {
  1037. if (connector->encoder_ids[0]
  1038. == encoder->base.id)
  1039. break;
  1040. }
  1041. drm_connector_list_iter_end(&conn_iter);
  1042. mutex_unlock(&dev->mode_config.mutex);
  1043. list_for_each_entry(drm_mode, &connector->modes, head) {
  1044. if (drm_mode_equal(
  1045. &crtc->state->mode, drm_mode))
  1046. break;
  1047. mode_index++;
  1048. }
  1049. sde_kms->hw_mdp->ops.set_mode_index(
  1050. sde_kms->hw_mdp, i, mode_index);
  1051. SDE_DEBUG("crtc:%d, display_idx:%d, mode_index:%d\n",
  1052. DRMID(crtc), i, mode_index);
  1053. }
  1054. }
  1055. }
  1056. int sde_kms_vm_trusted_post_commit(struct sde_kms *sde_kms,
  1057. struct drm_atomic_state *state)
  1058. {
  1059. struct sde_vm_ops *vm_ops;
  1060. struct drm_device *ddev;
  1061. struct drm_crtc *crtc;
  1062. struct drm_plane *plane;
  1063. struct drm_encoder *encoder;
  1064. struct sde_crtc_state *cstate;
  1065. struct drm_crtc_state *new_cstate;
  1066. enum sde_crtc_vm_req vm_req;
  1067. int rc = 0;
  1068. if (!sde_kms || !sde_vm_is_enabled(sde_kms))
  1069. return -EINVAL;
  1070. vm_ops = sde_vm_get_ops(sde_kms);
  1071. ddev = sde_kms->dev;
  1072. crtc = state->crtcs[0].ptr;
  1073. new_cstate = state->crtcs[0].new_state;
  1074. cstate = to_sde_crtc_state(new_cstate);
  1075. vm_req = sde_crtc_get_property(cstate, CRTC_PROP_VM_REQ_STATE);
  1076. if (vm_req != VM_REQ_RELEASE)
  1077. return rc;
  1078. if (!new_cstate->active && !new_cstate->active_changed)
  1079. return rc;
  1080. /* if vm_req is enabled, once CRTC on the commit is guaranteed */
  1081. sde_kms_wait_for_frame_transfer_complete(&sde_kms->base, crtc);
  1082. drm_for_each_encoder_mask(encoder, crtc->dev, crtc->state->encoder_mask)
  1083. sde_encoder_irq_control(encoder, false);
  1084. list_for_each_entry(plane, &ddev->mode_config.plane_list, head)
  1085. sde_plane_set_sid(plane, 0);
  1086. sde_hw_set_lutdma_sid(sde_kms->hw_sid, 0);
  1087. sde_vm_lock(sde_kms);
  1088. if (vm_ops->vm_release)
  1089. rc = vm_ops->vm_release(sde_kms);
  1090. sde_vm_unlock(sde_kms);
  1091. return rc;
  1092. }
  1093. int sde_kms_vm_pre_release(struct sde_kms *sde_kms,
  1094. struct drm_atomic_state *state)
  1095. {
  1096. struct drm_device *ddev;
  1097. struct drm_crtc *crtc;
  1098. struct drm_encoder *encoder;
  1099. struct drm_connector *connector;
  1100. int rc = 0;
  1101. ddev = sde_kms->dev;
  1102. crtc = state->crtcs[0].ptr;
  1103. /* if vm_req is enabled, once CRTC on the commit is guaranteed */
  1104. sde_kms_wait_for_frame_transfer_complete(&sde_kms->base, crtc);
  1105. /* disable ESD work */
  1106. list_for_each_entry(connector,
  1107. &ddev->mode_config.connector_list, head) {
  1108. if (drm_connector_mask(connector) & crtc->state->connector_mask)
  1109. sde_connector_schedule_status_work(connector, false);
  1110. }
  1111. /* disable SDE irq's */
  1112. drm_for_each_encoder_mask(encoder, crtc->dev, crtc->state->encoder_mask)
  1113. sde_encoder_irq_control(encoder, false);
  1114. /* disable IRQ line */
  1115. sde_irq_update(&sde_kms->base, false);
  1116. /* disable vblank events */
  1117. drm_crtc_vblank_off(crtc);
  1118. return rc;
  1119. }
  1120. int sde_kms_vm_primary_post_commit(struct sde_kms *sde_kms,
  1121. struct drm_atomic_state *state)
  1122. {
  1123. struct sde_vm_ops *vm_ops;
  1124. struct sde_crtc_state *cstate;
  1125. struct drm_crtc *crtc;
  1126. enum sde_crtc_vm_req vm_req;
  1127. int rc = 0;
  1128. if (!sde_kms || !sde_vm_is_enabled(sde_kms))
  1129. return -EINVAL;
  1130. vm_ops = sde_vm_get_ops(sde_kms);
  1131. crtc = state->crtcs[0].ptr;
  1132. cstate = to_sde_crtc_state(state->crtcs[0].new_state);
  1133. vm_req = sde_crtc_get_property(cstate, CRTC_PROP_VM_REQ_STATE);
  1134. if (vm_req != VM_REQ_RELEASE)
  1135. goto exit;
  1136. /* handle SDE pre-release */
  1137. sde_kms_vm_pre_release(sde_kms, state);
  1138. /* properly handoff color processing features */
  1139. sde_cp_crtc_vm_primary_handoff(crtc);
  1140. /* program the current drm mode info to scratch reg */
  1141. _sde_kms_program_mode_info(sde_kms);
  1142. /* handle non-SDE clients pre-release */
  1143. if (vm_ops->vm_client_pre_release) {
  1144. rc = vm_ops->vm_client_pre_release(sde_kms);
  1145. if (rc) {
  1146. SDE_ERROR("sde vm pre_release failed, rc=%d\n", rc);
  1147. goto exit;
  1148. }
  1149. }
  1150. sde_vm_lock(sde_kms);
  1151. /* release HW */
  1152. if (vm_ops->vm_release) {
  1153. rc = vm_ops->vm_release(sde_kms);
  1154. if (rc)
  1155. SDE_ERROR("sde vm assign failed, rc=%d\n", rc);
  1156. }
  1157. sde_vm_unlock(sde_kms);
  1158. exit:
  1159. return rc;
  1160. }
  1161. static void sde_kms_complete_commit(struct msm_kms *kms,
  1162. struct drm_atomic_state *old_state)
  1163. {
  1164. struct sde_kms *sde_kms;
  1165. struct msm_drm_private *priv;
  1166. struct drm_crtc *crtc;
  1167. struct drm_crtc_state *old_crtc_state;
  1168. struct drm_connector *connector;
  1169. struct drm_connector_state *old_conn_state;
  1170. struct msm_display_conn_params params;
  1171. struct sde_vm_ops *vm_ops;
  1172. int i, rc = 0;
  1173. if (!kms || !old_state)
  1174. return;
  1175. sde_kms = to_sde_kms(kms);
  1176. if (!sde_kms->dev || !sde_kms->dev->dev_private)
  1177. return;
  1178. priv = sde_kms->dev->dev_private;
  1179. if (sde_kms_power_resource_is_enabled(sde_kms->dev) < 0) {
  1180. SDE_ERROR("power resource is not enabled\n");
  1181. return;
  1182. }
  1183. SDE_ATRACE_BEGIN("sde_kms_complete_commit");
  1184. for_each_old_crtc_in_state(old_state, crtc, old_crtc_state, i) {
  1185. sde_crtc_complete_commit(crtc, old_crtc_state);
  1186. /* complete secure transitions if any */
  1187. if (sde_kms->smmu_state.transition_type == POST_COMMIT)
  1188. _sde_kms_secure_ctrl(sde_kms, crtc, true);
  1189. }
  1190. for_each_old_connector_in_state(old_state, connector,
  1191. old_conn_state, i) {
  1192. struct sde_connector *c_conn;
  1193. c_conn = to_sde_connector(connector);
  1194. if (!c_conn->ops.post_kickoff)
  1195. continue;
  1196. memset(&params, 0, sizeof(params));
  1197. sde_connector_complete_qsync_commit(connector, &params);
  1198. rc = c_conn->ops.post_kickoff(connector, &params);
  1199. if (rc) {
  1200. pr_err("Connector Post kickoff failed rc=%d\n",
  1201. rc);
  1202. }
  1203. }
  1204. vm_ops = sde_vm_get_ops(sde_kms);
  1205. if (vm_ops && vm_ops->vm_post_commit) {
  1206. rc = vm_ops->vm_post_commit(sde_kms, old_state);
  1207. if (rc)
  1208. SDE_ERROR("vm post commit failed, rc = %d\n",
  1209. rc);
  1210. }
  1211. _sde_kms_drm_check_dpms(old_state, DRM_PANEL_EVENT_BLANK);
  1212. pm_runtime_put_sync(sde_kms->dev->dev);
  1213. for_each_old_crtc_in_state(old_state, crtc, old_crtc_state, i)
  1214. _sde_kms_release_splash_resource(sde_kms, crtc);
  1215. SDE_EVT32_VERBOSE(SDE_EVTLOG_FUNC_EXIT);
  1216. SDE_ATRACE_END("sde_kms_complete_commit");
  1217. }
  1218. static void sde_kms_wait_for_commit_done(struct msm_kms *kms,
  1219. struct drm_crtc *crtc)
  1220. {
  1221. struct drm_encoder *encoder;
  1222. struct drm_device *dev;
  1223. int ret;
  1224. bool cwb_disabling;
  1225. if (!kms || !crtc || !crtc->state) {
  1226. SDE_ERROR("invalid params\n");
  1227. return;
  1228. }
  1229. dev = crtc->dev;
  1230. if (!crtc->state->enable) {
  1231. SDE_DEBUG("[crtc:%d] not enable\n", crtc->base.id);
  1232. return;
  1233. }
  1234. if (!crtc->state->active) {
  1235. SDE_DEBUG("[crtc:%d] not active\n", crtc->base.id);
  1236. return;
  1237. }
  1238. if (!sde_kms_power_resource_is_enabled(crtc->dev)) {
  1239. SDE_ERROR("power resource is not enabled\n");
  1240. return;
  1241. }
  1242. SDE_ATRACE_BEGIN("sde_kms_wait_for_commit_done");
  1243. list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
  1244. cwb_disabling = false;
  1245. if (encoder->crtc != crtc) {
  1246. cwb_disabling = sde_encoder_is_cwb_disabling(encoder,
  1247. crtc);
  1248. if (!cwb_disabling)
  1249. continue;
  1250. }
  1251. /*
  1252. * Wait for post-flush if necessary to delay before
  1253. * plane_cleanup. For example, wait for vsync in case of video
  1254. * mode panels. This may be a no-op for command mode panels.
  1255. */
  1256. SDE_EVT32_VERBOSE(DRMID(crtc));
  1257. ret = sde_encoder_wait_for_event(encoder, MSM_ENC_COMMIT_DONE);
  1258. if (ret && ret != -EWOULDBLOCK) {
  1259. SDE_ERROR("wait for commit done returned %d\n", ret);
  1260. sde_crtc_request_frame_reset(crtc);
  1261. break;
  1262. }
  1263. sde_crtc_complete_flip(crtc, NULL);
  1264. if (cwb_disabling)
  1265. sde_encoder_virt_reset(encoder);
  1266. }
  1267. sde_crtc_static_cache_read_kickoff(crtc);
  1268. SDE_ATRACE_END("sde_ksm_wait_for_commit_done");
  1269. }
  1270. static void sde_kms_prepare_fence(struct msm_kms *kms,
  1271. struct drm_atomic_state *old_state)
  1272. {
  1273. struct drm_crtc *crtc;
  1274. struct drm_crtc_state *old_crtc_state;
  1275. int i, rc;
  1276. if (!kms || !old_state || !old_state->dev || !old_state->acquire_ctx) {
  1277. SDE_ERROR("invalid argument(s)\n");
  1278. return;
  1279. }
  1280. SDE_ATRACE_BEGIN("sde_kms_prepare_fence");
  1281. retry:
  1282. /* attempt to acquire ww mutex for connection */
  1283. rc = drm_modeset_lock(&old_state->dev->mode_config.connection_mutex,
  1284. old_state->acquire_ctx);
  1285. if (rc == -EDEADLK) {
  1286. drm_modeset_backoff(old_state->acquire_ctx);
  1287. goto retry;
  1288. }
  1289. /* old_state actually contains updated crtc pointers */
  1290. for_each_old_crtc_in_state(old_state, crtc, old_crtc_state, i) {
  1291. if (crtc->state->active || crtc->state->active_changed)
  1292. sde_crtc_prepare_commit(crtc, old_crtc_state);
  1293. }
  1294. SDE_ATRACE_END("sde_kms_prepare_fence");
  1295. }
  1296. /**
  1297. * _sde_kms_get_displays - query for underlying display handles and cache them
  1298. * @sde_kms: Pointer to sde kms structure
  1299. * Returns: Zero on success
  1300. */
  1301. static int _sde_kms_get_displays(struct sde_kms *sde_kms)
  1302. {
  1303. int rc = -ENOMEM;
  1304. if (!sde_kms) {
  1305. SDE_ERROR("invalid sde kms\n");
  1306. return -EINVAL;
  1307. }
  1308. /* dsi */
  1309. sde_kms->dsi_displays = NULL;
  1310. sde_kms->dsi_display_count = dsi_display_get_num_of_displays();
  1311. if (sde_kms->dsi_display_count) {
  1312. sde_kms->dsi_displays = kcalloc(sde_kms->dsi_display_count,
  1313. sizeof(void *),
  1314. GFP_KERNEL);
  1315. if (!sde_kms->dsi_displays) {
  1316. SDE_ERROR("failed to allocate dsi displays\n");
  1317. goto exit_deinit_dsi;
  1318. }
  1319. sde_kms->dsi_display_count =
  1320. dsi_display_get_active_displays(sde_kms->dsi_displays,
  1321. sde_kms->dsi_display_count);
  1322. }
  1323. /* wb */
  1324. sde_kms->wb_displays = NULL;
  1325. sde_kms->wb_display_count = sde_wb_get_num_of_displays();
  1326. if (sde_kms->wb_display_count) {
  1327. sde_kms->wb_displays = kcalloc(sde_kms->wb_display_count,
  1328. sizeof(void *),
  1329. GFP_KERNEL);
  1330. if (!sde_kms->wb_displays) {
  1331. SDE_ERROR("failed to allocate wb displays\n");
  1332. goto exit_deinit_wb;
  1333. }
  1334. sde_kms->wb_display_count =
  1335. wb_display_get_displays(sde_kms->wb_displays,
  1336. sde_kms->wb_display_count);
  1337. }
  1338. /* dp */
  1339. sde_kms->dp_displays = NULL;
  1340. sde_kms->dp_display_count = dp_display_get_num_of_displays();
  1341. if (sde_kms->dp_display_count) {
  1342. sde_kms->dp_displays = kcalloc(sde_kms->dp_display_count,
  1343. sizeof(void *), GFP_KERNEL);
  1344. if (!sde_kms->dp_displays) {
  1345. SDE_ERROR("failed to allocate dp displays\n");
  1346. goto exit_deinit_dp;
  1347. }
  1348. sde_kms->dp_display_count =
  1349. dp_display_get_displays(sde_kms->dp_displays,
  1350. sde_kms->dp_display_count);
  1351. sde_kms->dp_stream_count = dp_display_get_num_of_streams();
  1352. }
  1353. return 0;
  1354. exit_deinit_dp:
  1355. kfree(sde_kms->dp_displays);
  1356. sde_kms->dp_stream_count = 0;
  1357. sde_kms->dp_display_count = 0;
  1358. sde_kms->dp_displays = NULL;
  1359. exit_deinit_wb:
  1360. kfree(sde_kms->wb_displays);
  1361. sde_kms->wb_display_count = 0;
  1362. sde_kms->wb_displays = NULL;
  1363. exit_deinit_dsi:
  1364. kfree(sde_kms->dsi_displays);
  1365. sde_kms->dsi_display_count = 0;
  1366. sde_kms->dsi_displays = NULL;
  1367. return rc;
  1368. }
  1369. /**
  1370. * _sde_kms_release_displays - release cache of underlying display handles
  1371. * @sde_kms: Pointer to sde kms structure
  1372. */
  1373. static void _sde_kms_release_displays(struct sde_kms *sde_kms)
  1374. {
  1375. if (!sde_kms) {
  1376. SDE_ERROR("invalid sde kms\n");
  1377. return;
  1378. }
  1379. kfree(sde_kms->wb_displays);
  1380. sde_kms->wb_displays = NULL;
  1381. sde_kms->wb_display_count = 0;
  1382. kfree(sde_kms->dsi_displays);
  1383. sde_kms->dsi_displays = NULL;
  1384. sde_kms->dsi_display_count = 0;
  1385. }
  1386. /**
  1387. * _sde_kms_setup_displays - create encoders, bridges and connectors
  1388. * for underlying displays
  1389. * @dev: Pointer to drm device structure
  1390. * @priv: Pointer to private drm device data
  1391. * @sde_kms: Pointer to sde kms structure
  1392. * Returns: Zero on success
  1393. */
  1394. static int _sde_kms_setup_displays(struct drm_device *dev,
  1395. struct msm_drm_private *priv,
  1396. struct sde_kms *sde_kms)
  1397. {
  1398. static const struct sde_connector_ops dsi_ops = {
  1399. .set_info_blob = dsi_conn_set_info_blob,
  1400. .detect = dsi_conn_detect,
  1401. .get_modes = dsi_connector_get_modes,
  1402. .pre_destroy = dsi_connector_put_modes,
  1403. .mode_valid = dsi_conn_mode_valid,
  1404. .get_info = dsi_display_get_info,
  1405. .set_backlight = dsi_display_set_backlight,
  1406. .soft_reset = dsi_display_soft_reset,
  1407. .pre_kickoff = dsi_conn_pre_kickoff,
  1408. .clk_ctrl = dsi_display_clk_ctrl,
  1409. .set_power = dsi_display_set_power,
  1410. .get_mode_info = dsi_conn_get_mode_info,
  1411. .get_dst_format = dsi_display_get_dst_format,
  1412. .post_kickoff = dsi_conn_post_kickoff,
  1413. .check_status = dsi_display_check_status,
  1414. .enable_event = dsi_conn_enable_event,
  1415. .cmd_transfer = dsi_display_cmd_transfer,
  1416. .cont_splash_config = dsi_display_cont_splash_config,
  1417. .cont_splash_res_disable = dsi_display_cont_splash_res_disable,
  1418. .get_panel_vfp = dsi_display_get_panel_vfp,
  1419. .get_default_lms = dsi_display_get_default_lms,
  1420. .cmd_receive = dsi_display_cmd_receive,
  1421. .install_properties = NULL,
  1422. .set_allowed_mode_switch = dsi_conn_set_allowed_mode_switch,
  1423. .get_qsync_min_fps = dsi_display_get_qsync_min_fps,
  1424. };
  1425. static const struct sde_connector_ops wb_ops = {
  1426. .post_init = sde_wb_connector_post_init,
  1427. .set_info_blob = sde_wb_connector_set_info_blob,
  1428. .detect = sde_wb_connector_detect,
  1429. .get_modes = sde_wb_connector_get_modes,
  1430. .set_property = sde_wb_connector_set_property,
  1431. .get_info = sde_wb_get_info,
  1432. .soft_reset = NULL,
  1433. .get_mode_info = sde_wb_get_mode_info,
  1434. .get_dst_format = NULL,
  1435. .check_status = NULL,
  1436. .cmd_transfer = NULL,
  1437. .cont_splash_config = NULL,
  1438. .cont_splash_res_disable = NULL,
  1439. .get_panel_vfp = NULL,
  1440. .cmd_receive = NULL,
  1441. .install_properties = NULL,
  1442. .set_allowed_mode_switch = NULL,
  1443. };
  1444. static const struct sde_connector_ops dp_ops = {
  1445. .post_init = dp_connector_post_init,
  1446. .detect = dp_connector_detect,
  1447. .get_modes = dp_connector_get_modes,
  1448. .atomic_check = dp_connector_atomic_check,
  1449. .mode_valid = dp_connector_mode_valid,
  1450. .get_info = dp_connector_get_info,
  1451. .get_mode_info = dp_connector_get_mode_info,
  1452. .post_open = dp_connector_post_open,
  1453. .check_status = NULL,
  1454. .set_colorspace = dp_connector_set_colorspace,
  1455. .config_hdr = dp_connector_config_hdr,
  1456. .cmd_transfer = NULL,
  1457. .cont_splash_config = NULL,
  1458. .cont_splash_res_disable = NULL,
  1459. .get_panel_vfp = NULL,
  1460. .update_pps = dp_connector_update_pps,
  1461. .cmd_receive = NULL,
  1462. .install_properties = dp_connector_install_properties,
  1463. .set_allowed_mode_switch = NULL,
  1464. };
  1465. struct msm_display_info info;
  1466. struct drm_encoder *encoder;
  1467. void *display, *connector;
  1468. int i, max_encoders;
  1469. int rc = 0;
  1470. u32 dsc_count = 0, mixer_count = 0;
  1471. u32 max_dp_dsc_count, max_dp_mixer_count;
  1472. if (!dev || !priv || !sde_kms) {
  1473. SDE_ERROR("invalid argument(s)\n");
  1474. return -EINVAL;
  1475. }
  1476. max_encoders = sde_kms->dsi_display_count + sde_kms->wb_display_count +
  1477. sde_kms->dp_display_count +
  1478. sde_kms->dp_stream_count;
  1479. if (max_encoders > ARRAY_SIZE(priv->encoders)) {
  1480. max_encoders = ARRAY_SIZE(priv->encoders);
  1481. SDE_ERROR("capping number of displays to %d", max_encoders);
  1482. }
  1483. /* wb */
  1484. for (i = 0; i < sde_kms->wb_display_count &&
  1485. priv->num_encoders < max_encoders; ++i) {
  1486. display = sde_kms->wb_displays[i];
  1487. encoder = NULL;
  1488. memset(&info, 0x0, sizeof(info));
  1489. rc = sde_wb_get_info(NULL, &info, display);
  1490. if (rc) {
  1491. SDE_ERROR("wb get_info %d failed\n", i);
  1492. continue;
  1493. }
  1494. encoder = sde_encoder_init(dev, &info);
  1495. if (IS_ERR_OR_NULL(encoder)) {
  1496. SDE_ERROR("encoder init failed for wb %d\n", i);
  1497. continue;
  1498. }
  1499. rc = sde_wb_drm_init(display, encoder);
  1500. if (rc) {
  1501. SDE_ERROR("wb bridge %d init failed, %d\n", i, rc);
  1502. sde_encoder_destroy(encoder);
  1503. continue;
  1504. }
  1505. connector = sde_connector_init(dev,
  1506. encoder,
  1507. 0,
  1508. display,
  1509. &wb_ops,
  1510. DRM_CONNECTOR_POLL_HPD,
  1511. DRM_MODE_CONNECTOR_VIRTUAL);
  1512. if (connector) {
  1513. priv->encoders[priv->num_encoders++] = encoder;
  1514. priv->connectors[priv->num_connectors++] = connector;
  1515. } else {
  1516. SDE_ERROR("wb %d connector init failed\n", i);
  1517. sde_wb_drm_deinit(display);
  1518. sde_encoder_destroy(encoder);
  1519. }
  1520. }
  1521. /* dsi */
  1522. for (i = 0; i < sde_kms->dsi_display_count &&
  1523. priv->num_encoders < max_encoders; ++i) {
  1524. display = sde_kms->dsi_displays[i];
  1525. encoder = NULL;
  1526. memset(&info, 0x0, sizeof(info));
  1527. rc = dsi_display_get_info(NULL, &info, display);
  1528. if (rc) {
  1529. SDE_ERROR("dsi get_info %d failed\n", i);
  1530. continue;
  1531. }
  1532. encoder = sde_encoder_init(dev, &info);
  1533. if (IS_ERR_OR_NULL(encoder)) {
  1534. SDE_ERROR("encoder init failed for dsi %d\n", i);
  1535. continue;
  1536. }
  1537. rc = dsi_display_drm_bridge_init(display, encoder);
  1538. if (rc) {
  1539. SDE_ERROR("dsi bridge %d init failed, %d\n", i, rc);
  1540. sde_encoder_destroy(encoder);
  1541. continue;
  1542. }
  1543. connector = sde_connector_init(dev,
  1544. encoder,
  1545. dsi_display_get_drm_panel(display),
  1546. display,
  1547. &dsi_ops,
  1548. DRM_CONNECTOR_POLL_HPD,
  1549. DRM_MODE_CONNECTOR_DSI);
  1550. if (connector) {
  1551. priv->encoders[priv->num_encoders++] = encoder;
  1552. priv->connectors[priv->num_connectors++] = connector;
  1553. } else {
  1554. SDE_ERROR("dsi %d connector init failed\n", i);
  1555. dsi_display_drm_bridge_deinit(display);
  1556. sde_encoder_destroy(encoder);
  1557. continue;
  1558. }
  1559. rc = dsi_display_drm_ext_bridge_init(display,
  1560. encoder, connector);
  1561. if (rc) {
  1562. SDE_ERROR("dsi %d ext bridge init failed\n", rc);
  1563. dsi_display_drm_bridge_deinit(display);
  1564. sde_connector_destroy(connector);
  1565. sde_encoder_destroy(encoder);
  1566. }
  1567. dsc_count += info.dsc_count;
  1568. mixer_count += info.lm_count;
  1569. }
  1570. max_dp_mixer_count = sde_kms->catalog->mixer_count > mixer_count ?
  1571. sde_kms->catalog->mixer_count - mixer_count : 0;
  1572. max_dp_dsc_count = sde_kms->catalog->dsc_count > dsc_count ?
  1573. sde_kms->catalog->dsc_count - dsc_count : 0;
  1574. /* dp */
  1575. for (i = 0; i < sde_kms->dp_display_count &&
  1576. priv->num_encoders < max_encoders; ++i) {
  1577. int idx;
  1578. display = sde_kms->dp_displays[i];
  1579. encoder = NULL;
  1580. memset(&info, 0x0, sizeof(info));
  1581. rc = dp_connector_get_info(NULL, &info, display);
  1582. if (rc) {
  1583. SDE_ERROR("dp get_info %d failed\n", i);
  1584. continue;
  1585. }
  1586. encoder = sde_encoder_init(dev, &info);
  1587. if (IS_ERR_OR_NULL(encoder)) {
  1588. SDE_ERROR("dp encoder init failed %d\n", i);
  1589. continue;
  1590. }
  1591. rc = dp_drm_bridge_init(display, encoder,
  1592. max_dp_mixer_count, max_dp_dsc_count);
  1593. if (rc) {
  1594. SDE_ERROR("dp bridge %d init failed, %d\n", i, rc);
  1595. sde_encoder_destroy(encoder);
  1596. continue;
  1597. }
  1598. connector = sde_connector_init(dev,
  1599. encoder,
  1600. NULL,
  1601. display,
  1602. &dp_ops,
  1603. DRM_CONNECTOR_POLL_HPD,
  1604. DRM_MODE_CONNECTOR_DisplayPort);
  1605. if (connector) {
  1606. priv->encoders[priv->num_encoders++] = encoder;
  1607. priv->connectors[priv->num_connectors++] = connector;
  1608. } else {
  1609. SDE_ERROR("dp %d connector init failed\n", i);
  1610. dp_drm_bridge_deinit(display);
  1611. sde_encoder_destroy(encoder);
  1612. }
  1613. /* update display cap to MST_MODE for DP MST encoders */
  1614. info.capabilities |= MSM_DISPLAY_CAP_MST_MODE;
  1615. for (idx = 0; idx < sde_kms->dp_stream_count &&
  1616. priv->num_encoders < max_encoders; idx++) {
  1617. info.h_tile_instance[0] = idx;
  1618. encoder = sde_encoder_init(dev, &info);
  1619. if (IS_ERR_OR_NULL(encoder)) {
  1620. SDE_ERROR("dp mst encoder init failed %d\n", i);
  1621. continue;
  1622. }
  1623. rc = dp_mst_drm_bridge_init(display, encoder);
  1624. if (rc) {
  1625. SDE_ERROR("dp mst bridge %d init failed, %d\n",
  1626. i, rc);
  1627. sde_encoder_destroy(encoder);
  1628. continue;
  1629. }
  1630. priv->encoders[priv->num_encoders++] = encoder;
  1631. }
  1632. }
  1633. return 0;
  1634. }
  1635. static void _sde_kms_drm_obj_destroy(struct sde_kms *sde_kms)
  1636. {
  1637. struct msm_drm_private *priv;
  1638. int i;
  1639. if (!sde_kms) {
  1640. SDE_ERROR("invalid sde_kms\n");
  1641. return;
  1642. } else if (!sde_kms->dev) {
  1643. SDE_ERROR("invalid dev\n");
  1644. return;
  1645. } else if (!sde_kms->dev->dev_private) {
  1646. SDE_ERROR("invalid dev_private\n");
  1647. return;
  1648. }
  1649. priv = sde_kms->dev->dev_private;
  1650. for (i = 0; i < priv->num_crtcs; i++)
  1651. priv->crtcs[i]->funcs->destroy(priv->crtcs[i]);
  1652. priv->num_crtcs = 0;
  1653. for (i = 0; i < priv->num_planes; i++)
  1654. priv->planes[i]->funcs->destroy(priv->planes[i]);
  1655. priv->num_planes = 0;
  1656. for (i = 0; i < priv->num_connectors; i++)
  1657. priv->connectors[i]->funcs->destroy(priv->connectors[i]);
  1658. priv->num_connectors = 0;
  1659. for (i = 0; i < priv->num_encoders; i++)
  1660. priv->encoders[i]->funcs->destroy(priv->encoders[i]);
  1661. priv->num_encoders = 0;
  1662. _sde_kms_release_displays(sde_kms);
  1663. }
  1664. static int _sde_kms_drm_obj_init(struct sde_kms *sde_kms)
  1665. {
  1666. struct drm_device *dev;
  1667. struct drm_plane *primary_planes[MAX_PLANES], *plane;
  1668. struct drm_crtc *crtc;
  1669. struct msm_drm_private *priv;
  1670. struct sde_mdss_cfg *catalog;
  1671. int primary_planes_idx = 0, i, ret;
  1672. int max_crtc_count;
  1673. u32 sspp_id[MAX_PLANES];
  1674. u32 master_plane_id[MAX_PLANES];
  1675. u32 num_virt_planes = 0;
  1676. if (!sde_kms || !sde_kms->dev || !sde_kms->dev->dev) {
  1677. SDE_ERROR("invalid sde_kms\n");
  1678. return -EINVAL;
  1679. }
  1680. dev = sde_kms->dev;
  1681. priv = dev->dev_private;
  1682. catalog = sde_kms->catalog;
  1683. ret = sde_core_irq_domain_add(sde_kms);
  1684. if (ret)
  1685. goto fail_irq;
  1686. /*
  1687. * Query for underlying display drivers, and create connectors,
  1688. * bridges and encoders for them.
  1689. */
  1690. if (!_sde_kms_get_displays(sde_kms))
  1691. (void)_sde_kms_setup_displays(dev, priv, sde_kms);
  1692. max_crtc_count = min(catalog->mixer_count, priv->num_encoders);
  1693. /* Create the planes */
  1694. for (i = 0; i < catalog->sspp_count; i++) {
  1695. bool primary = true;
  1696. if (catalog->sspp[i].features & BIT(SDE_SSPP_CURSOR)
  1697. || primary_planes_idx >= max_crtc_count)
  1698. primary = false;
  1699. plane = sde_plane_init(dev, catalog->sspp[i].id, primary,
  1700. (1UL << max_crtc_count) - 1, 0);
  1701. if (IS_ERR(plane)) {
  1702. SDE_ERROR("sde_plane_init failed\n");
  1703. ret = PTR_ERR(plane);
  1704. goto fail;
  1705. }
  1706. priv->planes[priv->num_planes++] = plane;
  1707. if (primary)
  1708. primary_planes[primary_planes_idx++] = plane;
  1709. if (sde_hw_sspp_multirect_enabled(&catalog->sspp[i]) &&
  1710. sde_is_custom_client()) {
  1711. int priority =
  1712. catalog->sspp[i].sblk->smart_dma_priority;
  1713. sspp_id[priority - 1] = catalog->sspp[i].id;
  1714. master_plane_id[priority - 1] = plane->base.id;
  1715. num_virt_planes++;
  1716. }
  1717. }
  1718. /* Initialize smart DMA virtual planes */
  1719. for (i = 0; i < num_virt_planes; i++) {
  1720. plane = sde_plane_init(dev, sspp_id[i], false,
  1721. (1UL << max_crtc_count) - 1, master_plane_id[i]);
  1722. if (IS_ERR(plane)) {
  1723. SDE_ERROR("sde_plane for virtual SSPP init failed\n");
  1724. ret = PTR_ERR(plane);
  1725. goto fail;
  1726. }
  1727. priv->planes[priv->num_planes++] = plane;
  1728. }
  1729. max_crtc_count = min(max_crtc_count, primary_planes_idx);
  1730. /* Create one CRTC per encoder */
  1731. for (i = 0; i < max_crtc_count; i++) {
  1732. crtc = sde_crtc_init(dev, primary_planes[i]);
  1733. if (IS_ERR(crtc)) {
  1734. ret = PTR_ERR(crtc);
  1735. goto fail;
  1736. }
  1737. priv->crtcs[priv->num_crtcs++] = crtc;
  1738. }
  1739. if (sde_is_custom_client()) {
  1740. /* All CRTCs are compatible with all planes */
  1741. for (i = 0; i < priv->num_planes; i++)
  1742. priv->planes[i]->possible_crtcs =
  1743. (1 << priv->num_crtcs) - 1;
  1744. }
  1745. /* All CRTCs are compatible with all encoders */
  1746. for (i = 0; i < priv->num_encoders; i++)
  1747. priv->encoders[i]->possible_crtcs = (1 << priv->num_crtcs) - 1;
  1748. return 0;
  1749. fail:
  1750. _sde_kms_drm_obj_destroy(sde_kms);
  1751. fail_irq:
  1752. sde_core_irq_domain_fini(sde_kms);
  1753. return ret;
  1754. }
  1755. /**
  1756. * sde_kms_timeline_status - provides current timeline status
  1757. * This API should be called without mode config lock.
  1758. * @dev: Pointer to drm device
  1759. */
  1760. void sde_kms_timeline_status(struct drm_device *dev)
  1761. {
  1762. struct drm_crtc *crtc;
  1763. struct drm_connector *conn;
  1764. struct drm_connector_list_iter conn_iter;
  1765. if (!dev) {
  1766. SDE_ERROR("invalid drm device node\n");
  1767. return;
  1768. }
  1769. drm_for_each_crtc(crtc, dev)
  1770. sde_crtc_timeline_status(crtc);
  1771. if (mutex_is_locked(&dev->mode_config.mutex)) {
  1772. /*
  1773. *Probably locked from last close dumping status anyway
  1774. */
  1775. SDE_ERROR("dumping conn_timeline without mode_config lock\n");
  1776. drm_connector_list_iter_begin(dev, &conn_iter);
  1777. drm_for_each_connector_iter(conn, &conn_iter)
  1778. sde_conn_timeline_status(conn);
  1779. drm_connector_list_iter_end(&conn_iter);
  1780. return;
  1781. }
  1782. mutex_lock(&dev->mode_config.mutex);
  1783. drm_connector_list_iter_begin(dev, &conn_iter);
  1784. drm_for_each_connector_iter(conn, &conn_iter)
  1785. sde_conn_timeline_status(conn);
  1786. drm_connector_list_iter_end(&conn_iter);
  1787. mutex_unlock(&dev->mode_config.mutex);
  1788. }
  1789. static int sde_kms_postinit(struct msm_kms *kms)
  1790. {
  1791. struct sde_kms *sde_kms = to_sde_kms(kms);
  1792. struct drm_device *dev;
  1793. struct drm_crtc *crtc;
  1794. int rc;
  1795. if (!sde_kms || !sde_kms->dev || !sde_kms->dev->dev) {
  1796. SDE_ERROR("invalid sde_kms\n");
  1797. return -EINVAL;
  1798. }
  1799. dev = sde_kms->dev;
  1800. rc = _sde_debugfs_init(sde_kms);
  1801. if (rc)
  1802. SDE_ERROR("sde_debugfs init failed: %d\n", rc);
  1803. drm_for_each_crtc(crtc, dev)
  1804. sde_crtc_post_init(dev, crtc);
  1805. return rc;
  1806. }
  1807. static long sde_kms_round_pixclk(struct msm_kms *kms, unsigned long rate,
  1808. struct drm_encoder *encoder)
  1809. {
  1810. return rate;
  1811. }
  1812. static void _sde_kms_hw_destroy(struct sde_kms *sde_kms,
  1813. struct platform_device *pdev)
  1814. {
  1815. struct drm_device *dev;
  1816. struct msm_drm_private *priv;
  1817. struct sde_vm_ops *vm_ops;
  1818. int i;
  1819. if (!sde_kms || !pdev)
  1820. return;
  1821. dev = sde_kms->dev;
  1822. if (!dev)
  1823. return;
  1824. priv = dev->dev_private;
  1825. if (!priv)
  1826. return;
  1827. if (sde_kms->genpd_init) {
  1828. sde_kms->genpd_init = false;
  1829. pm_genpd_remove(&sde_kms->genpd);
  1830. of_genpd_del_provider(pdev->dev.of_node);
  1831. }
  1832. vm_ops = sde_vm_get_ops(sde_kms);
  1833. if (vm_ops && vm_ops->vm_deinit)
  1834. vm_ops->vm_deinit(sde_kms, vm_ops);
  1835. if (sde_kms->hw_intr)
  1836. sde_hw_intr_destroy(sde_kms->hw_intr);
  1837. sde_kms->hw_intr = NULL;
  1838. if (sde_kms->power_event)
  1839. sde_power_handle_unregister_event(
  1840. &priv->phandle, sde_kms->power_event);
  1841. _sde_kms_release_displays(sde_kms);
  1842. _sde_kms_unmap_all_splash_regions(sde_kms);
  1843. if (sde_kms->catalog) {
  1844. for (i = 0; i < sde_kms->catalog->vbif_count; i++) {
  1845. u32 vbif_idx = sde_kms->catalog->vbif[i].id;
  1846. if ((vbif_idx < VBIF_MAX) && sde_kms->hw_vbif[vbif_idx])
  1847. sde_hw_vbif_destroy(sde_kms->hw_vbif[vbif_idx]);
  1848. }
  1849. }
  1850. if (sde_kms->rm_init)
  1851. sde_rm_destroy(&sde_kms->rm);
  1852. sde_kms->rm_init = false;
  1853. if (sde_kms->catalog)
  1854. sde_hw_catalog_deinit(sde_kms->catalog);
  1855. sde_kms->catalog = NULL;
  1856. if (sde_kms->sid)
  1857. msm_iounmap(pdev, sde_kms->sid);
  1858. sde_kms->sid = NULL;
  1859. if (sde_kms->reg_dma)
  1860. msm_iounmap(pdev, sde_kms->reg_dma);
  1861. sde_kms->reg_dma = NULL;
  1862. if (sde_kms->vbif[VBIF_NRT])
  1863. msm_iounmap(pdev, sde_kms->vbif[VBIF_NRT]);
  1864. sde_kms->vbif[VBIF_NRT] = NULL;
  1865. if (sde_kms->vbif[VBIF_RT])
  1866. msm_iounmap(pdev, sde_kms->vbif[VBIF_RT]);
  1867. sde_kms->vbif[VBIF_RT] = NULL;
  1868. if (sde_kms->mmio)
  1869. msm_iounmap(pdev, sde_kms->mmio);
  1870. sde_kms->mmio = NULL;
  1871. sde_reg_dma_deinit();
  1872. _sde_kms_mmu_destroy(sde_kms);
  1873. }
  1874. int sde_kms_mmu_detach(struct sde_kms *sde_kms, bool secure_only)
  1875. {
  1876. int i;
  1877. if (!sde_kms)
  1878. return -EINVAL;
  1879. for (i = 0; i < MSM_SMMU_DOMAIN_MAX; i++) {
  1880. struct msm_mmu *mmu;
  1881. struct msm_gem_address_space *aspace = sde_kms->aspace[i];
  1882. if (!aspace)
  1883. continue;
  1884. mmu = sde_kms->aspace[i]->mmu;
  1885. if (secure_only &&
  1886. !aspace->mmu->funcs->is_domain_secure(mmu))
  1887. continue;
  1888. /* cleanup aspace before detaching */
  1889. msm_gem_aspace_domain_attach_detach_update(aspace, true);
  1890. SDE_DEBUG("Detaching domain:%d\n", i);
  1891. aspace->mmu->funcs->detach(mmu, (const char **)iommu_ports,
  1892. ARRAY_SIZE(iommu_ports));
  1893. aspace->domain_attached = false;
  1894. }
  1895. return 0;
  1896. }
  1897. int sde_kms_mmu_attach(struct sde_kms *sde_kms, bool secure_only)
  1898. {
  1899. int i;
  1900. if (!sde_kms)
  1901. return -EINVAL;
  1902. for (i = 0; i < MSM_SMMU_DOMAIN_MAX; i++) {
  1903. struct msm_mmu *mmu;
  1904. struct msm_gem_address_space *aspace = sde_kms->aspace[i];
  1905. if (!aspace)
  1906. continue;
  1907. mmu = sde_kms->aspace[i]->mmu;
  1908. if (secure_only &&
  1909. !aspace->mmu->funcs->is_domain_secure(mmu))
  1910. continue;
  1911. SDE_DEBUG("Attaching domain:%d\n", i);
  1912. aspace->mmu->funcs->attach(mmu, (const char **)iommu_ports,
  1913. ARRAY_SIZE(iommu_ports));
  1914. aspace->domain_attached = true;
  1915. msm_gem_aspace_domain_attach_detach_update(aspace, false);
  1916. }
  1917. return 0;
  1918. }
  1919. static void sde_kms_destroy(struct msm_kms *kms)
  1920. {
  1921. struct sde_kms *sde_kms;
  1922. struct drm_device *dev;
  1923. if (!kms) {
  1924. SDE_ERROR("invalid kms\n");
  1925. return;
  1926. }
  1927. sde_kms = to_sde_kms(kms);
  1928. dev = sde_kms->dev;
  1929. if (!dev || !dev->dev) {
  1930. SDE_ERROR("invalid device\n");
  1931. return;
  1932. }
  1933. _sde_kms_hw_destroy(sde_kms, to_platform_device(dev->dev));
  1934. kfree(sde_kms);
  1935. }
  1936. static int _sde_kms_helper_reset_custom_properties(struct sde_kms *sde_kms,
  1937. struct drm_atomic_state *state)
  1938. {
  1939. struct drm_device *dev = sde_kms->dev;
  1940. struct drm_plane *plane;
  1941. struct drm_plane_state *plane_state;
  1942. struct drm_crtc *crtc;
  1943. struct drm_crtc_state *crtc_state;
  1944. struct drm_connector *conn;
  1945. struct drm_connector_state *conn_state;
  1946. struct drm_connector_list_iter conn_iter;
  1947. int ret = 0;
  1948. drm_for_each_plane(plane, dev) {
  1949. plane_state = drm_atomic_get_plane_state(state, plane);
  1950. if (IS_ERR(plane_state)) {
  1951. ret = PTR_ERR(plane_state);
  1952. SDE_ERROR("error %d getting plane %d state\n",
  1953. ret, DRMID(plane));
  1954. return ret;
  1955. }
  1956. ret = sde_plane_helper_reset_custom_properties(plane,
  1957. plane_state);
  1958. if (ret) {
  1959. SDE_ERROR("error %d resetting plane props %d\n",
  1960. ret, DRMID(plane));
  1961. return ret;
  1962. }
  1963. }
  1964. drm_for_each_crtc(crtc, dev) {
  1965. crtc_state = drm_atomic_get_crtc_state(state, crtc);
  1966. if (IS_ERR(crtc_state)) {
  1967. ret = PTR_ERR(crtc_state);
  1968. SDE_ERROR("error %d getting crtc %d state\n",
  1969. ret, DRMID(crtc));
  1970. return ret;
  1971. }
  1972. ret = sde_crtc_helper_reset_custom_properties(crtc, crtc_state);
  1973. if (ret) {
  1974. SDE_ERROR("error %d resetting crtc props %d\n",
  1975. ret, DRMID(crtc));
  1976. return ret;
  1977. }
  1978. }
  1979. drm_connector_list_iter_begin(dev, &conn_iter);
  1980. drm_for_each_connector_iter(conn, &conn_iter) {
  1981. conn_state = drm_atomic_get_connector_state(state, conn);
  1982. if (IS_ERR(conn_state)) {
  1983. ret = PTR_ERR(conn_state);
  1984. SDE_ERROR("error %d getting connector %d state\n",
  1985. ret, DRMID(conn));
  1986. return ret;
  1987. }
  1988. ret = sde_connector_helper_reset_custom_properties(conn,
  1989. conn_state);
  1990. if (ret) {
  1991. SDE_ERROR("error %d resetting connector props %d\n",
  1992. ret, DRMID(conn));
  1993. return ret;
  1994. }
  1995. }
  1996. drm_connector_list_iter_end(&conn_iter);
  1997. return ret;
  1998. }
  1999. static void sde_kms_lastclose(struct msm_kms *kms)
  2000. {
  2001. struct sde_kms *sde_kms;
  2002. struct drm_device *dev;
  2003. struct drm_atomic_state *state;
  2004. struct drm_modeset_acquire_ctx ctx;
  2005. int ret;
  2006. if (!kms) {
  2007. SDE_ERROR("invalid argument\n");
  2008. return;
  2009. }
  2010. sde_kms = to_sde_kms(kms);
  2011. dev = sde_kms->dev;
  2012. drm_modeset_acquire_init(&ctx, 0);
  2013. state = drm_atomic_state_alloc(dev);
  2014. if (!state) {
  2015. ret = -ENOMEM;
  2016. goto out_ctx;
  2017. }
  2018. state->acquire_ctx = &ctx;
  2019. retry:
  2020. ret = drm_modeset_lock_all_ctx(dev, &ctx);
  2021. if (ret)
  2022. goto out_state;
  2023. ret = _sde_kms_helper_reset_custom_properties(sde_kms, state);
  2024. if (ret)
  2025. goto out_state;
  2026. ret = drm_atomic_commit(state);
  2027. out_state:
  2028. if (ret == -EDEADLK)
  2029. goto backoff;
  2030. drm_atomic_state_put(state);
  2031. out_ctx:
  2032. drm_modeset_drop_locks(&ctx);
  2033. drm_modeset_acquire_fini(&ctx);
  2034. if (ret)
  2035. SDE_ERROR("kms lastclose failed: %d\n", ret);
  2036. return;
  2037. backoff:
  2038. drm_atomic_state_clear(state);
  2039. drm_modeset_backoff(&ctx);
  2040. goto retry;
  2041. }
  2042. static int sde_kms_check_vm_request(struct msm_kms *kms,
  2043. struct drm_atomic_state *state)
  2044. {
  2045. struct sde_kms *sde_kms;
  2046. struct drm_device *dev;
  2047. struct drm_crtc *crtc;
  2048. struct drm_crtc_state *new_cstate, *old_cstate;
  2049. uint32_t i, commit_crtc_cnt = 0, global_crtc_cnt = 0;
  2050. struct drm_crtc *active_crtc = NULL, *global_active_crtc = NULL;
  2051. enum sde_crtc_vm_req old_vm_req = VM_REQ_NONE, new_vm_req = VM_REQ_NONE;
  2052. struct sde_vm_ops *vm_ops;
  2053. bool vm_req_active = false;
  2054. enum sde_crtc_idle_pc_state idle_pc_state;
  2055. int rc = 0;
  2056. if (!kms || !state)
  2057. return -EINVAL;
  2058. sde_kms = to_sde_kms(kms);
  2059. dev = sde_kms->dev;
  2060. vm_ops = sde_vm_get_ops(sde_kms);
  2061. if (!vm_ops)
  2062. return 0;
  2063. if (!vm_ops->vm_request_valid || !vm_ops->vm_owns_hw ||
  2064. !vm_ops->vm_acquire)
  2065. return -EINVAL;
  2066. sde_vm_lock(sde_kms);
  2067. for_each_oldnew_crtc_in_state(state, crtc, old_cstate, new_cstate, i) {
  2068. struct sde_crtc_state *old_state = NULL, *new_state = NULL;
  2069. if (!new_cstate->active && !old_cstate->active)
  2070. continue;
  2071. new_state = to_sde_crtc_state(new_cstate);
  2072. new_vm_req = sde_crtc_get_property(new_state,
  2073. CRTC_PROP_VM_REQ_STATE);
  2074. old_state = to_sde_crtc_state(old_cstate);
  2075. old_vm_req = sde_crtc_get_property(old_state,
  2076. CRTC_PROP_VM_REQ_STATE);
  2077. /*
  2078. * No active request if the transition is from
  2079. * VM_REQ_NONE to VM_REQ_NONE
  2080. */
  2081. if (old_vm_req || new_vm_req) {
  2082. rc = vm_ops->vm_request_valid(sde_kms,
  2083. old_vm_req, new_vm_req);
  2084. if (rc) {
  2085. SDE_ERROR(
  2086. "VM transition check failed; o_state:%d, n_state:%d, hw_owner:%d, rc:%d\n",
  2087. old_vm_req, new_vm_req,
  2088. vm_ops->vm_owns_hw(sde_kms), rc);
  2089. goto end;
  2090. } else if (old_vm_req == VM_REQ_ACQUIRE &&
  2091. new_vm_req == VM_REQ_NONE) {
  2092. SDE_DEBUG(
  2093. "VM transition valid; ignore further checks\n");
  2094. } else {
  2095. vm_req_active = true;
  2096. }
  2097. }
  2098. idle_pc_state = sde_crtc_get_property(new_state,
  2099. CRTC_PROP_IDLE_PC_STATE);
  2100. active_crtc = crtc;
  2101. commit_crtc_cnt++;
  2102. }
  2103. /* return early if no active vm request */
  2104. if (!vm_req_active)
  2105. goto end;
  2106. list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
  2107. if (!crtc->state->active)
  2108. continue;
  2109. global_crtc_cnt++;
  2110. global_active_crtc = crtc;
  2111. }
  2112. /* Check for single crtc commits only on valid VM requests */
  2113. if (active_crtc && global_active_crtc &&
  2114. (commit_crtc_cnt > sde_kms->catalog->max_trusted_vm_displays ||
  2115. global_crtc_cnt > sde_kms->catalog->max_trusted_vm_displays ||
  2116. active_crtc != global_active_crtc)) {
  2117. SDE_ERROR(
  2118. "VM switch failed; MAX:%d a_cnt:%d g_cnt:%d a_crtc:%d g_crtc:%d\n",
  2119. sde_kms->catalog->max_trusted_vm_displays,
  2120. commit_crtc_cnt, global_crtc_cnt, DRMID(active_crtc),
  2121. DRMID(global_active_crtc));
  2122. rc = -E2BIG;
  2123. goto end;
  2124. }
  2125. /* disable idle-pc before releasing the HW */
  2126. if ((new_vm_req == VM_REQ_RELEASE) &&
  2127. (idle_pc_state == IDLE_PC_ENABLE)) {
  2128. SDE_ERROR("VM switch failed since idle-pc is enabled\n");
  2129. rc = -EINVAL;
  2130. goto end;
  2131. }
  2132. if ((new_vm_req == VM_REQ_ACQUIRE) && !vm_ops->vm_owns_hw(sde_kms)) {
  2133. rc = vm_ops->vm_acquire(sde_kms);
  2134. if (rc) {
  2135. SDE_ERROR(
  2136. "VM acquire failed; o_state:%d, n_state:%d, hw_owner:%d, rc:%d\n",
  2137. old_vm_req, new_vm_req,
  2138. vm_ops->vm_owns_hw(sde_kms), rc);
  2139. goto end;
  2140. }
  2141. }
  2142. end:
  2143. sde_vm_unlock(sde_kms);
  2144. return rc;
  2145. }
  2146. static int sde_kms_check_secure_transition(struct msm_kms *kms,
  2147. struct drm_atomic_state *state)
  2148. {
  2149. struct sde_kms *sde_kms;
  2150. struct drm_device *dev;
  2151. struct drm_crtc *crtc;
  2152. struct drm_crtc *cur_crtc = NULL, *global_crtc = NULL;
  2153. struct drm_crtc_state *crtc_state;
  2154. int active_crtc_cnt = 0, global_active_crtc_cnt = 0;
  2155. bool sec_session = false, global_sec_session = false;
  2156. uint32_t fb_ns = 0, fb_sec = 0, fb_sec_dir = 0;
  2157. int i;
  2158. if (!kms || !state) {
  2159. return -EINVAL;
  2160. SDE_ERROR("invalid arguments\n");
  2161. }
  2162. sde_kms = to_sde_kms(kms);
  2163. dev = sde_kms->dev;
  2164. /* iterate state object for active secure/non-secure crtc */
  2165. for_each_new_crtc_in_state(state, crtc, crtc_state, i) {
  2166. if (!crtc_state->active)
  2167. continue;
  2168. active_crtc_cnt++;
  2169. sde_crtc_state_find_plane_fb_modes(crtc_state, &fb_ns,
  2170. &fb_sec, &fb_sec_dir);
  2171. if (fb_sec_dir)
  2172. sec_session = true;
  2173. cur_crtc = crtc;
  2174. }
  2175. /* iterate global list for active and secure/non-secure crtc */
  2176. list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
  2177. if (!crtc->state->active)
  2178. continue;
  2179. global_active_crtc_cnt++;
  2180. /* update only when crtc is not the same as current crtc */
  2181. if (crtc != cur_crtc) {
  2182. fb_ns = fb_sec = fb_sec_dir = 0;
  2183. sde_crtc_find_plane_fb_modes(crtc, &fb_ns,
  2184. &fb_sec, &fb_sec_dir);
  2185. if (fb_sec_dir)
  2186. global_sec_session = true;
  2187. global_crtc = crtc;
  2188. }
  2189. }
  2190. if (!global_sec_session && !sec_session)
  2191. return 0;
  2192. /*
  2193. * - fail crtc commit, if secure-camera/secure-ui session is
  2194. * in-progress in any other display
  2195. * - fail secure-camera/secure-ui crtc commit, if any other display
  2196. * session is in-progress
  2197. */
  2198. if ((global_active_crtc_cnt > MAX_ALLOWED_CRTC_CNT_DURING_SECURE) ||
  2199. (active_crtc_cnt > MAX_ALLOWED_CRTC_CNT_DURING_SECURE)) {
  2200. SDE_ERROR(
  2201. "crtc%d secure check failed global_active:%d active:%d\n",
  2202. cur_crtc ? cur_crtc->base.id : -1,
  2203. global_active_crtc_cnt, active_crtc_cnt);
  2204. return -EPERM;
  2205. /*
  2206. * As only one crtc is allowed during secure session, the crtc
  2207. * in this commit should match with the global crtc
  2208. */
  2209. } else if (global_crtc && cur_crtc && (global_crtc != cur_crtc)) {
  2210. SDE_ERROR("crtc%d-sec%d not allowed during crtc%d-sec%d\n",
  2211. cur_crtc->base.id, sec_session,
  2212. global_crtc->base.id, global_sec_session);
  2213. return -EPERM;
  2214. }
  2215. return 0;
  2216. }
  2217. static void sde_kms_vm_res_release(struct msm_kms *kms,
  2218. struct drm_atomic_state *state)
  2219. {
  2220. struct drm_crtc *crtc;
  2221. struct drm_crtc_state *crtc_state;
  2222. struct sde_vm_ops *vm_ops;
  2223. enum sde_crtc_vm_req vm_req;
  2224. struct sde_kms *sde_kms = to_sde_kms(kms);
  2225. int i;
  2226. for_each_new_crtc_in_state(state, crtc, crtc_state, i) {
  2227. struct sde_crtc_state *cstate;
  2228. cstate = to_sde_crtc_state(state->crtcs[0].new_state);
  2229. vm_req = sde_crtc_get_property(cstate, CRTC_PROP_VM_REQ_STATE);
  2230. if (vm_req != VM_REQ_ACQUIRE)
  2231. return;
  2232. }
  2233. vm_ops = sde_vm_get_ops(sde_kms);
  2234. if (!vm_ops)
  2235. return;
  2236. sde_vm_lock(sde_kms);
  2237. if (vm_ops->vm_acquire_fail_handler)
  2238. vm_ops->vm_acquire_fail_handler(sde_kms);
  2239. sde_vm_unlock(sde_kms);
  2240. }
  2241. static int sde_kms_atomic_check(struct msm_kms *kms,
  2242. struct drm_atomic_state *state)
  2243. {
  2244. struct sde_kms *sde_kms;
  2245. struct drm_device *dev;
  2246. int ret;
  2247. if (!kms || !state)
  2248. return -EINVAL;
  2249. sde_kms = to_sde_kms(kms);
  2250. dev = sde_kms->dev;
  2251. SDE_ATRACE_BEGIN("atomic_check");
  2252. if (sde_kms_is_suspend_blocked(dev)) {
  2253. SDE_DEBUG("suspended, skip atomic_check\n");
  2254. ret = -EBUSY;
  2255. goto end;
  2256. }
  2257. ret = sde_kms_check_vm_request(kms, state);
  2258. if (ret) {
  2259. SDE_ERROR("vm switch request checks failed\n");
  2260. goto end;
  2261. }
  2262. ret = drm_atomic_helper_check(dev, state);
  2263. if (ret)
  2264. goto vm_clean_up;
  2265. /*
  2266. * Check if any secure transition(moving CRTC between secure and
  2267. * non-secure state and vice-versa) is allowed or not. when moving
  2268. * to secure state, planes with fb_mode set to dir_translated only can
  2269. * be staged on the CRTC, and only one CRTC can be active during
  2270. * Secure state
  2271. */
  2272. ret = sde_kms_check_secure_transition(kms, state);
  2273. if (ret)
  2274. goto vm_clean_up;
  2275. goto end;
  2276. vm_clean_up:
  2277. sde_kms_vm_res_release(kms, state);
  2278. end:
  2279. SDE_ATRACE_END("atomic_check");
  2280. return ret;
  2281. }
  2282. static struct msm_gem_address_space*
  2283. _sde_kms_get_address_space(struct msm_kms *kms,
  2284. unsigned int domain)
  2285. {
  2286. struct sde_kms *sde_kms;
  2287. if (!kms) {
  2288. SDE_ERROR("invalid kms\n");
  2289. return NULL;
  2290. }
  2291. sde_kms = to_sde_kms(kms);
  2292. if (!sde_kms) {
  2293. SDE_ERROR("invalid sde_kms\n");
  2294. return NULL;
  2295. }
  2296. if (domain >= MSM_SMMU_DOMAIN_MAX)
  2297. return NULL;
  2298. return (sde_kms->aspace[domain] &&
  2299. sde_kms->aspace[domain]->domain_attached) ?
  2300. sde_kms->aspace[domain] : NULL;
  2301. }
  2302. static struct device *_sde_kms_get_address_space_device(struct msm_kms *kms,
  2303. unsigned int domain)
  2304. {
  2305. struct sde_kms *sde_kms;
  2306. struct msm_gem_address_space *aspace;
  2307. if (!kms) {
  2308. SDE_ERROR("invalid kms\n");
  2309. return NULL;
  2310. }
  2311. sde_kms = to_sde_kms(kms);
  2312. if (!sde_kms || !sde_kms->dev || !sde_kms->dev->dev) {
  2313. SDE_ERROR("invalid params\n");
  2314. return NULL;
  2315. }
  2316. aspace = _sde_kms_get_address_space(kms, domain);
  2317. return (aspace && aspace->domain_attached) ?
  2318. msm_gem_get_aspace_device(aspace) : NULL;
  2319. }
  2320. static void _sde_kms_post_open(struct msm_kms *kms, struct drm_file *file)
  2321. {
  2322. struct drm_device *dev = NULL;
  2323. struct sde_kms *sde_kms = NULL;
  2324. struct drm_connector *connector = NULL;
  2325. struct drm_connector_list_iter conn_iter;
  2326. struct sde_connector *sde_conn = NULL;
  2327. if (!kms) {
  2328. SDE_ERROR("invalid kms\n");
  2329. return;
  2330. }
  2331. sde_kms = to_sde_kms(kms);
  2332. dev = sde_kms->dev;
  2333. if (!dev) {
  2334. SDE_ERROR("invalid device\n");
  2335. return;
  2336. }
  2337. if (!dev->mode_config.poll_enabled)
  2338. return;
  2339. mutex_lock(&dev->mode_config.mutex);
  2340. drm_connector_list_iter_begin(dev, &conn_iter);
  2341. drm_for_each_connector_iter(connector, &conn_iter) {
  2342. /* Only handle HPD capable connectors. */
  2343. if (!(connector->polled & DRM_CONNECTOR_POLL_HPD))
  2344. continue;
  2345. sde_conn = to_sde_connector(connector);
  2346. if (sde_conn->ops.post_open)
  2347. sde_conn->ops.post_open(&sde_conn->base,
  2348. sde_conn->display);
  2349. }
  2350. drm_connector_list_iter_end(&conn_iter);
  2351. mutex_unlock(&dev->mode_config.mutex);
  2352. }
  2353. static int _sde_kms_update_planes_for_cont_splash(struct sde_kms *sde_kms,
  2354. struct sde_splash_display *splash_display,
  2355. struct drm_crtc *crtc)
  2356. {
  2357. struct msm_drm_private *priv;
  2358. struct drm_plane *plane;
  2359. struct sde_splash_mem *splash;
  2360. enum sde_sspp plane_id;
  2361. bool is_virtual;
  2362. int i, j;
  2363. if (!sde_kms || !splash_display || !crtc) {
  2364. SDE_ERROR("invalid input args\n");
  2365. return -EINVAL;
  2366. }
  2367. priv = sde_kms->dev->dev_private;
  2368. for (i = 0; i < priv->num_planes; i++) {
  2369. plane = priv->planes[i];
  2370. plane_id = sde_plane_pipe(plane);
  2371. is_virtual = is_sde_plane_virtual(plane);
  2372. splash = splash_display->splash;
  2373. for (j = 0; j < splash_display->pipe_cnt; j++) {
  2374. if ((plane_id != splash_display->pipes[j].sspp) ||
  2375. (splash_display->pipes[j].is_virtual
  2376. != is_virtual))
  2377. continue;
  2378. if (splash && sde_plane_validate_src_addr(plane,
  2379. splash->splash_buf_base,
  2380. splash->splash_buf_size)) {
  2381. SDE_ERROR("invalid adr on pipe:%d crtc:%d\n",
  2382. plane_id, crtc->base.id);
  2383. }
  2384. SDE_DEBUG("set crtc:%d for plane:%d rect:%d\n",
  2385. crtc->base.id, plane_id, is_virtual);
  2386. }
  2387. }
  2388. return 0;
  2389. }
  2390. static struct drm_display_mode *_sde_kms_get_splash_mode(
  2391. struct sde_kms *sde_kms, struct drm_connector *connector,
  2392. u32 display_idx)
  2393. {
  2394. struct drm_display_mode *drm_mode = NULL, *curr_mode = NULL;
  2395. u32 i = 0, mode_index;
  2396. if (sde_kms->splash_data.type == SDE_SPLASH_HANDOFF) {
  2397. /* currently consider modes[0] as the preferred mode */
  2398. curr_mode = list_first_entry(&connector->modes,
  2399. struct drm_display_mode, head);
  2400. } else if (sde_kms->hw_mdp && sde_kms->hw_mdp->ops.get_mode_index) {
  2401. mode_index = sde_kms->hw_mdp->ops.get_mode_index(
  2402. sde_kms->hw_mdp, display_idx);
  2403. list_for_each_entry(drm_mode, &connector->modes, head) {
  2404. if (mode_index == i) {
  2405. curr_mode = drm_mode;
  2406. break;
  2407. }
  2408. i++;
  2409. }
  2410. }
  2411. return curr_mode;
  2412. }
  2413. static int sde_kms_inform_cont_splash_res_disable(struct msm_kms *kms,
  2414. struct dsi_display *dsi_display)
  2415. {
  2416. void *display;
  2417. struct drm_encoder *encoder = NULL;
  2418. struct msm_display_info info;
  2419. struct drm_device *dev;
  2420. struct sde_kms *sde_kms;
  2421. struct drm_connector_list_iter conn_iter;
  2422. struct drm_connector *connector = NULL;
  2423. struct sde_connector *sde_conn = NULL;
  2424. int rc = 0;
  2425. sde_kms = to_sde_kms(kms);
  2426. dev = sde_kms->dev;
  2427. display = dsi_display;
  2428. if (dsi_display) {
  2429. if (dsi_display->bridge->base.encoder) {
  2430. encoder = dsi_display->bridge->base.encoder;
  2431. SDE_DEBUG("encoder name = %s\n", encoder->name);
  2432. }
  2433. memset(&info, 0x0, sizeof(info));
  2434. rc = dsi_display_get_info(NULL, &info, display);
  2435. if (rc) {
  2436. SDE_ERROR("%s: dsi get_info failed: %d\n",
  2437. rc, __func__);
  2438. encoder = NULL;
  2439. }
  2440. }
  2441. drm_connector_list_iter_begin(dev, &conn_iter);
  2442. drm_for_each_connector_iter(connector, &conn_iter) {
  2443. /**
  2444. * Inform cont_splash is disabled to each interface/connector.
  2445. * This is currently supported for DSI interface.
  2446. */
  2447. sde_conn = to_sde_connector(connector);
  2448. if (sde_conn && sde_conn->ops.cont_splash_res_disable) {
  2449. if (!dsi_display || !encoder) {
  2450. sde_conn->ops.cont_splash_res_disable
  2451. (sde_conn->display);
  2452. } else if (connector->encoder_ids[0]
  2453. == encoder->base.id) {
  2454. /**
  2455. * This handles dual DSI
  2456. * configuration where one DSI
  2457. * interface has cont_splash
  2458. * enabled and the other doesn't.
  2459. */
  2460. sde_conn->ops.cont_splash_res_disable
  2461. (sde_conn->display);
  2462. break;
  2463. }
  2464. }
  2465. }
  2466. drm_connector_list_iter_end(&conn_iter);
  2467. return 0;
  2468. }
  2469. static int sde_kms_cont_splash_config(struct msm_kms *kms)
  2470. {
  2471. void *display;
  2472. struct dsi_display *dsi_display;
  2473. struct msm_display_info info;
  2474. struct drm_encoder *encoder = NULL;
  2475. struct drm_crtc *crtc = NULL;
  2476. int i, rc = 0;
  2477. struct drm_display_mode *drm_mode = NULL;
  2478. struct drm_device *dev;
  2479. struct msm_drm_private *priv;
  2480. struct sde_kms *sde_kms;
  2481. struct drm_connector_list_iter conn_iter;
  2482. struct drm_connector *connector = NULL;
  2483. struct sde_connector *sde_conn = NULL;
  2484. struct sde_splash_display *splash_display;
  2485. if (!kms) {
  2486. SDE_ERROR("invalid kms\n");
  2487. return -EINVAL;
  2488. }
  2489. sde_kms = to_sde_kms(kms);
  2490. dev = sde_kms->dev;
  2491. if (!dev) {
  2492. SDE_ERROR("invalid device\n");
  2493. return -EINVAL;
  2494. }
  2495. if (((sde_kms->splash_data.type == SDE_SPLASH_HANDOFF)
  2496. && (!sde_kms->splash_data.num_splash_regions)) ||
  2497. !sde_kms->splash_data.num_splash_displays) {
  2498. DRM_INFO("cont_splash feature not enabled\n");
  2499. sde_kms_inform_cont_splash_res_disable(kms, NULL);
  2500. return rc;
  2501. }
  2502. DRM_INFO("cont_splash enabled in %d of %d display(s)\n",
  2503. sde_kms->splash_data.num_splash_displays,
  2504. sde_kms->dsi_display_count);
  2505. /* dsi */
  2506. for (i = 0; i < sde_kms->dsi_display_count; ++i) {
  2507. display = sde_kms->dsi_displays[i];
  2508. dsi_display = (struct dsi_display *)display;
  2509. splash_display = &sde_kms->splash_data.splash_display[i];
  2510. if (!splash_display->cont_splash_enabled) {
  2511. SDE_DEBUG("display->name = %s splash not enabled\n",
  2512. dsi_display->name);
  2513. sde_kms_inform_cont_splash_res_disable(kms,
  2514. dsi_display);
  2515. continue;
  2516. }
  2517. SDE_DEBUG("display->name = %s\n", dsi_display->name);
  2518. if (dsi_display->bridge->base.encoder) {
  2519. encoder = dsi_display->bridge->base.encoder;
  2520. SDE_DEBUG("encoder name = %s\n", encoder->name);
  2521. }
  2522. memset(&info, 0x0, sizeof(info));
  2523. rc = dsi_display_get_info(NULL, &info, display);
  2524. if (rc) {
  2525. SDE_ERROR("dsi get_info %d failed\n", i);
  2526. encoder = NULL;
  2527. continue;
  2528. }
  2529. SDE_DEBUG("info.is_connected = %s, info.display_type = %d\n",
  2530. ((info.is_connected) ? "true" : "false"),
  2531. info.display_type);
  2532. if (!encoder) {
  2533. SDE_ERROR("encoder not initialized\n");
  2534. return -EINVAL;
  2535. }
  2536. priv = sde_kms->dev->dev_private;
  2537. encoder->crtc = priv->crtcs[i];
  2538. crtc = encoder->crtc;
  2539. splash_display->encoder = encoder;
  2540. SDE_DEBUG("for dsi-display:%d crtc id = %d enc id =%d\n",
  2541. i, crtc->base.id, encoder->base.id);
  2542. mutex_lock(&dev->mode_config.mutex);
  2543. drm_connector_list_iter_begin(dev, &conn_iter);
  2544. drm_for_each_connector_iter(connector, &conn_iter) {
  2545. /**
  2546. * SDE_KMS doesn't attach more than one encoder to
  2547. * a DSI connector. So it is safe to check only with
  2548. * the first encoder entry. Revisit this logic if we
  2549. * ever have to support continuous splash for
  2550. * external displays in MST configuration.
  2551. */
  2552. if (connector->encoder_ids[0] == encoder->base.id)
  2553. break;
  2554. }
  2555. drm_connector_list_iter_end(&conn_iter);
  2556. if (!connector) {
  2557. SDE_ERROR("connector not initialized\n");
  2558. mutex_unlock(&dev->mode_config.mutex);
  2559. return -EINVAL;
  2560. }
  2561. mutex_unlock(&dev->mode_config.mutex);
  2562. crtc->state->encoder_mask = (1 << drm_encoder_index(encoder));
  2563. drm_mode = _sde_kms_get_splash_mode(sde_kms, connector, i);
  2564. if (!drm_mode) {
  2565. SDE_ERROR("invalid drm-mode type:%d, index:%d\n",
  2566. sde_kms->splash_data.type, i);
  2567. return -EINVAL;
  2568. }
  2569. SDE_DEBUG("drm_mode->name = %s, type=0x%x, flags=0x%x\n",
  2570. drm_mode->name, drm_mode->type,
  2571. drm_mode->flags);
  2572. /* Update CRTC drm structure */
  2573. crtc->state->active = true;
  2574. rc = drm_atomic_set_mode_for_crtc(crtc->state, drm_mode);
  2575. if (rc) {
  2576. SDE_ERROR("Failed: set mode for crtc. rc = %d\n", rc);
  2577. return rc;
  2578. }
  2579. drm_mode_copy(&crtc->state->adjusted_mode, drm_mode);
  2580. drm_mode_copy(&crtc->mode, drm_mode);
  2581. /* Update encoder structure */
  2582. sde_encoder_update_caps_for_cont_splash(encoder,
  2583. splash_display, true);
  2584. sde_crtc_update_cont_splash_settings(crtc);
  2585. sde_conn = to_sde_connector(connector);
  2586. if (sde_conn && sde_conn->ops.cont_splash_config)
  2587. sde_conn->ops.cont_splash_config(sde_conn->display);
  2588. rc = _sde_kms_update_planes_for_cont_splash(sde_kms,
  2589. splash_display, crtc);
  2590. if (rc) {
  2591. SDE_ERROR("Failed: updating plane status rc=%d\n", rc);
  2592. return rc;
  2593. }
  2594. }
  2595. return rc;
  2596. }
  2597. static bool sde_kms_check_for_splash(struct msm_kms *kms)
  2598. {
  2599. struct sde_kms *sde_kms;
  2600. if (!kms) {
  2601. SDE_ERROR("invalid kms\n");
  2602. return false;
  2603. }
  2604. sde_kms = to_sde_kms(kms);
  2605. return sde_kms->splash_data.num_splash_displays;
  2606. }
  2607. static int sde_kms_get_mixer_count(const struct msm_kms *kms,
  2608. const struct drm_display_mode *mode,
  2609. const struct msm_resource_caps_info *res, u32 *num_lm)
  2610. {
  2611. struct sde_kms *sde_kms;
  2612. s64 mode_clock_hz = 0;
  2613. s64 max_mdp_clock_hz = 0;
  2614. s64 max_lm_width = 0;
  2615. s64 hdisplay_fp = 0;
  2616. s64 htotal_fp = 0;
  2617. s64 vtotal_fp = 0;
  2618. s64 vrefresh_fp = 0;
  2619. s64 mdp_fudge_factor = 0;
  2620. s64 num_lm_fp = 0;
  2621. s64 lm_clk_fp = 0;
  2622. s64 lm_width_fp = 0;
  2623. int rc = 0;
  2624. if (!num_lm) {
  2625. SDE_ERROR("invalid num_lm pointer\n");
  2626. return -EINVAL;
  2627. }
  2628. /* default to 1 layer mixer */
  2629. *num_lm = 1;
  2630. if (!kms || !mode || !res) {
  2631. SDE_ERROR("invalid input args\n");
  2632. return -EINVAL;
  2633. }
  2634. sde_kms = to_sde_kms(kms);
  2635. max_mdp_clock_hz = drm_int2fixp(sde_kms->perf.max_core_clk_rate);
  2636. max_lm_width = drm_int2fixp(res->max_mixer_width);
  2637. hdisplay_fp = drm_int2fixp(mode->hdisplay);
  2638. htotal_fp = drm_int2fixp(mode->htotal);
  2639. vtotal_fp = drm_int2fixp(mode->vtotal);
  2640. vrefresh_fp = drm_int2fixp(mode->vrefresh);
  2641. mdp_fudge_factor = drm_fixp_from_fraction(105, 100);
  2642. /* mode clock = [(h * v * fps * 1.05) / (num_lm)] */
  2643. mode_clock_hz = drm_fixp_mul(htotal_fp, vtotal_fp);
  2644. mode_clock_hz = drm_fixp_mul(mode_clock_hz, vrefresh_fp);
  2645. mode_clock_hz = drm_fixp_mul(mode_clock_hz, mdp_fudge_factor);
  2646. if (mode_clock_hz > max_mdp_clock_hz ||
  2647. hdisplay_fp > max_lm_width) {
  2648. *num_lm = 0;
  2649. do {
  2650. *num_lm += 2;
  2651. num_lm_fp = drm_int2fixp(*num_lm);
  2652. lm_clk_fp = drm_fixp_div(mode_clock_hz, num_lm_fp);
  2653. lm_width_fp = drm_fixp_div(hdisplay_fp, num_lm_fp);
  2654. if (*num_lm > 4) {
  2655. rc = -EINVAL;
  2656. goto error;
  2657. }
  2658. } while (lm_clk_fp > max_mdp_clock_hz ||
  2659. lm_width_fp > max_lm_width);
  2660. mode_clock_hz = lm_clk_fp;
  2661. }
  2662. SDE_DEBUG("[%s] h=%d v=%d fps=%d lm=%d mode_clk=%llu max_clk=%llu\n",
  2663. mode->name, mode->htotal, mode->vtotal, mode->vrefresh,
  2664. *num_lm, drm_fixp2int(mode_clock_hz),
  2665. sde_kms->perf.max_core_clk_rate);
  2666. return 0;
  2667. error:
  2668. SDE_ERROR("required mode clk exceeds max mdp clk\n");
  2669. SDE_ERROR("[%s] h=%d v=%d fps=%d lm=%d mode_clk=%llu max_clk=%llu\n",
  2670. mode->name, mode->htotal, mode->vtotal, mode->vrefresh,
  2671. *num_lm, drm_fixp2int(mode_clock_hz),
  2672. sde_kms->perf.max_core_clk_rate);
  2673. return rc;
  2674. }
  2675. static int sde_kms_get_dsc_count(const struct msm_kms *kms,
  2676. u32 hdisplay, u32 *num_dsc)
  2677. {
  2678. struct sde_kms *sde_kms;
  2679. uint32_t max_dsc_width;
  2680. if (!num_dsc) {
  2681. SDE_ERROR("invalid num_dsc pointer\n");
  2682. return -EINVAL;
  2683. }
  2684. *num_dsc = 0;
  2685. if (!kms || !hdisplay) {
  2686. SDE_ERROR("invalid input args\n");
  2687. return -EINVAL;
  2688. }
  2689. sde_kms = to_sde_kms(kms);
  2690. max_dsc_width = sde_kms->catalog->max_dsc_width;
  2691. *num_dsc = DIV_ROUND_UP(hdisplay, max_dsc_width);
  2692. SDE_DEBUG("h=%d, max_dsc_width=%d, num_dsc=%d\n",
  2693. hdisplay, max_dsc_width,
  2694. *num_dsc);
  2695. return 0;
  2696. }
  2697. static void _sde_kms_null_commit(struct drm_device *dev,
  2698. struct drm_encoder *enc)
  2699. {
  2700. struct drm_modeset_acquire_ctx ctx;
  2701. struct drm_connector *conn = NULL;
  2702. struct drm_connector *tmp_conn = NULL;
  2703. struct drm_connector_list_iter conn_iter;
  2704. struct drm_atomic_state *state = NULL;
  2705. struct drm_crtc_state *crtc_state = NULL;
  2706. struct drm_connector_state *conn_state = NULL;
  2707. int retry_cnt = 0;
  2708. int ret = 0;
  2709. drm_modeset_acquire_init(&ctx, 0);
  2710. retry:
  2711. ret = drm_modeset_lock_all_ctx(dev, &ctx);
  2712. if (ret == -EDEADLK && retry_cnt < SDE_KMS_MODESET_LOCK_MAX_TRIALS) {
  2713. drm_modeset_backoff(&ctx);
  2714. retry_cnt++;
  2715. udelay(SDE_KMS_MODESET_LOCK_TIMEOUT_US);
  2716. goto retry;
  2717. } else if (WARN_ON(ret)) {
  2718. goto end;
  2719. }
  2720. state = drm_atomic_state_alloc(dev);
  2721. if (!state) {
  2722. DRM_ERROR("failed to allocate atomic state, %d\n", ret);
  2723. goto end;
  2724. }
  2725. state->acquire_ctx = &ctx;
  2726. drm_connector_list_iter_begin(dev, &conn_iter);
  2727. drm_for_each_connector_iter(tmp_conn, &conn_iter) {
  2728. if (enc == tmp_conn->state->best_encoder) {
  2729. conn = tmp_conn;
  2730. break;
  2731. }
  2732. }
  2733. drm_connector_list_iter_end(&conn_iter);
  2734. if (!conn) {
  2735. SDE_ERROR("error in finding conn for enc:%d\n", DRMID(enc));
  2736. goto end;
  2737. }
  2738. crtc_state = drm_atomic_get_crtc_state(state, enc->crtc);
  2739. conn_state = drm_atomic_get_connector_state(state, conn);
  2740. if (IS_ERR(conn_state)) {
  2741. SDE_ERROR("error %d getting connector %d state\n",
  2742. ret, DRMID(conn));
  2743. goto end;
  2744. }
  2745. crtc_state->active = true;
  2746. ret = drm_atomic_set_crtc_for_connector(conn_state, enc->crtc);
  2747. if (ret)
  2748. SDE_ERROR("error %d setting the crtc\n", ret);
  2749. ret = drm_atomic_commit(state);
  2750. if (ret)
  2751. SDE_ERROR("Error %d doing the atomic commit\n", ret);
  2752. end:
  2753. if (state)
  2754. drm_atomic_state_put(state);
  2755. drm_modeset_drop_locks(&ctx);
  2756. drm_modeset_acquire_fini(&ctx);
  2757. }
  2758. void sde_kms_display_early_wakeup(struct drm_device *dev,
  2759. const int32_t connector_id)
  2760. {
  2761. struct drm_connector_list_iter conn_iter;
  2762. struct drm_connector *conn;
  2763. struct drm_encoder *drm_enc;
  2764. drm_connector_list_iter_begin(dev, &conn_iter);
  2765. drm_for_each_connector_iter(conn, &conn_iter) {
  2766. if (connector_id != DRM_MSM_WAKE_UP_ALL_DISPLAYS &&
  2767. connector_id != conn->base.id)
  2768. continue;
  2769. if (conn->state && conn->state->best_encoder)
  2770. drm_enc = conn->state->best_encoder;
  2771. else
  2772. drm_enc = conn->encoder;
  2773. if (drm_enc)
  2774. sde_encoder_early_wakeup(drm_enc);
  2775. }
  2776. drm_connector_list_iter_end(&conn_iter);
  2777. }
  2778. static void _sde_kms_pm_suspend_idle_helper(struct sde_kms *sde_kms,
  2779. struct device *dev)
  2780. {
  2781. int i, ret, crtc_id = 0;
  2782. struct drm_device *ddev = dev_get_drvdata(dev);
  2783. struct drm_connector *conn;
  2784. struct drm_connector_list_iter conn_iter;
  2785. struct msm_drm_private *priv = sde_kms->dev->dev_private;
  2786. drm_connector_list_iter_begin(ddev, &conn_iter);
  2787. drm_for_each_connector_iter(conn, &conn_iter) {
  2788. uint64_t lp;
  2789. lp = sde_connector_get_lp(conn);
  2790. if (lp != SDE_MODE_DPMS_LP2)
  2791. continue;
  2792. if (sde_encoder_in_clone_mode(conn->encoder))
  2793. continue;
  2794. ret = sde_encoder_wait_for_event(conn->encoder,
  2795. MSM_ENC_TX_COMPLETE);
  2796. if (ret && ret != -EWOULDBLOCK) {
  2797. SDE_ERROR(
  2798. "[conn: %d] wait for commit done returned %d\n",
  2799. conn->base.id, ret);
  2800. } else if (!ret) {
  2801. crtc_id = drm_crtc_index(conn->state->crtc);
  2802. if (priv->event_thread[crtc_id].thread)
  2803. kthread_flush_worker(
  2804. &priv->event_thread[crtc_id].worker);
  2805. sde_encoder_idle_request(conn->encoder);
  2806. }
  2807. }
  2808. drm_connector_list_iter_end(&conn_iter);
  2809. for (i = 0; i < priv->num_crtcs; i++) {
  2810. if (priv->disp_thread[i].thread)
  2811. kthread_flush_worker(
  2812. &priv->disp_thread[i].worker);
  2813. if (priv->event_thread[i].thread)
  2814. kthread_flush_worker(
  2815. &priv->event_thread[i].worker);
  2816. }
  2817. kthread_flush_worker(&priv->pp_event_worker);
  2818. }
  2819. static int sde_kms_pm_suspend(struct device *dev)
  2820. {
  2821. struct drm_device *ddev;
  2822. struct drm_modeset_acquire_ctx ctx;
  2823. struct drm_connector *conn;
  2824. struct drm_encoder *enc;
  2825. struct drm_connector_list_iter conn_iter;
  2826. struct drm_atomic_state *state = NULL;
  2827. struct sde_kms *sde_kms;
  2828. int ret = 0, num_crtcs = 0;
  2829. if (!dev)
  2830. return -EINVAL;
  2831. ddev = dev_get_drvdata(dev);
  2832. if (!ddev || !ddev_to_msm_kms(ddev))
  2833. return -EINVAL;
  2834. sde_kms = to_sde_kms(ddev_to_msm_kms(ddev));
  2835. SDE_EVT32(0);
  2836. /* disable hot-plug polling */
  2837. drm_kms_helper_poll_disable(ddev);
  2838. /* if a display stuck in CS trigger a null commit to complete handoff */
  2839. drm_for_each_encoder(enc, ddev) {
  2840. if (sde_encoder_in_cont_splash(enc) && enc->crtc)
  2841. _sde_kms_null_commit(ddev, enc);
  2842. }
  2843. /* acquire modeset lock(s) */
  2844. drm_modeset_acquire_init(&ctx, 0);
  2845. retry:
  2846. ret = drm_modeset_lock_all_ctx(ddev, &ctx);
  2847. if (ret)
  2848. goto unlock;
  2849. /* save current state for resume */
  2850. if (sde_kms->suspend_state)
  2851. drm_atomic_state_put(sde_kms->suspend_state);
  2852. sde_kms->suspend_state = drm_atomic_helper_duplicate_state(ddev, &ctx);
  2853. if (IS_ERR_OR_NULL(sde_kms->suspend_state)) {
  2854. ret = PTR_ERR(sde_kms->suspend_state);
  2855. DRM_ERROR("failed to back up suspend state, %d\n", ret);
  2856. sde_kms->suspend_state = NULL;
  2857. goto unlock;
  2858. }
  2859. /* create atomic state to disable all CRTCs */
  2860. state = drm_atomic_state_alloc(ddev);
  2861. if (!state) {
  2862. ret = -ENOMEM;
  2863. DRM_ERROR("failed to allocate crtc disable state, %d\n", ret);
  2864. goto unlock;
  2865. }
  2866. state->acquire_ctx = &ctx;
  2867. drm_connector_list_iter_begin(ddev, &conn_iter);
  2868. drm_for_each_connector_iter(conn, &conn_iter) {
  2869. struct drm_crtc_state *crtc_state;
  2870. uint64_t lp;
  2871. if (!conn->state || !conn->state->crtc ||
  2872. conn->dpms != DRM_MODE_DPMS_ON ||
  2873. sde_encoder_in_clone_mode(conn->encoder))
  2874. continue;
  2875. lp = sde_connector_get_lp(conn);
  2876. if (lp == SDE_MODE_DPMS_LP1) {
  2877. /* transition LP1->LP2 on pm suspend */
  2878. ret = sde_connector_set_property_for_commit(conn, state,
  2879. CONNECTOR_PROP_LP, SDE_MODE_DPMS_LP2);
  2880. if (ret) {
  2881. DRM_ERROR("failed to set lp2 for conn %d\n",
  2882. conn->base.id);
  2883. drm_connector_list_iter_end(&conn_iter);
  2884. goto unlock;
  2885. }
  2886. }
  2887. if (lp != SDE_MODE_DPMS_LP2) {
  2888. /* force CRTC to be inactive */
  2889. crtc_state = drm_atomic_get_crtc_state(state,
  2890. conn->state->crtc);
  2891. if (IS_ERR_OR_NULL(crtc_state)) {
  2892. DRM_ERROR("failed to get crtc %d state\n",
  2893. conn->state->crtc->base.id);
  2894. drm_connector_list_iter_end(&conn_iter);
  2895. goto unlock;
  2896. }
  2897. if (lp != SDE_MODE_DPMS_LP1)
  2898. crtc_state->active = false;
  2899. ++num_crtcs;
  2900. }
  2901. }
  2902. drm_connector_list_iter_end(&conn_iter);
  2903. /* check for nothing to do */
  2904. if (num_crtcs == 0) {
  2905. DRM_DEBUG("all crtcs are already in the off state\n");
  2906. sde_kms->suspend_block = true;
  2907. _sde_kms_pm_suspend_idle_helper(sde_kms, dev);
  2908. goto unlock;
  2909. }
  2910. /* commit the "disable all" state */
  2911. ret = drm_atomic_commit(state);
  2912. if (ret < 0) {
  2913. DRM_ERROR("failed to disable crtcs, %d\n", ret);
  2914. goto unlock;
  2915. }
  2916. sde_kms->suspend_block = true;
  2917. _sde_kms_pm_suspend_idle_helper(sde_kms, dev);
  2918. unlock:
  2919. if (state) {
  2920. drm_atomic_state_put(state);
  2921. state = NULL;
  2922. }
  2923. if (ret == -EDEADLK) {
  2924. drm_modeset_backoff(&ctx);
  2925. goto retry;
  2926. }
  2927. drm_modeset_drop_locks(&ctx);
  2928. drm_modeset_acquire_fini(&ctx);
  2929. /*
  2930. * pm runtime driver avoids multiple runtime_suspend API call by
  2931. * checking runtime_status. However, this call helps when there is a
  2932. * race condition between pm_suspend call and doze_suspend/power_off
  2933. * commit. It removes the extra vote from suspend and adds it back
  2934. * later to allow power collapse during pm_suspend call
  2935. */
  2936. pm_runtime_put_sync(dev);
  2937. pm_runtime_get_noresume(dev);
  2938. /* dump clock state before entering suspend */
  2939. if (sde_kms->pm_suspend_clk_dump)
  2940. _sde_kms_dump_clks_state(sde_kms);
  2941. return ret;
  2942. }
  2943. static int sde_kms_pm_resume(struct device *dev)
  2944. {
  2945. struct drm_device *ddev;
  2946. struct sde_kms *sde_kms;
  2947. struct drm_modeset_acquire_ctx ctx;
  2948. int ret, i;
  2949. if (!dev)
  2950. return -EINVAL;
  2951. ddev = dev_get_drvdata(dev);
  2952. if (!ddev || !ddev_to_msm_kms(ddev))
  2953. return -EINVAL;
  2954. sde_kms = to_sde_kms(ddev_to_msm_kms(ddev));
  2955. SDE_EVT32(sde_kms->suspend_state != NULL);
  2956. drm_mode_config_reset(ddev);
  2957. drm_modeset_acquire_init(&ctx, 0);
  2958. retry:
  2959. ret = drm_modeset_lock_all_ctx(ddev, &ctx);
  2960. if (ret == -EDEADLK) {
  2961. drm_modeset_backoff(&ctx);
  2962. goto retry;
  2963. } else if (WARN_ON(ret)) {
  2964. goto end;
  2965. }
  2966. sde_kms->suspend_block = false;
  2967. if (sde_kms->suspend_state) {
  2968. sde_kms->suspend_state->acquire_ctx = &ctx;
  2969. for (i = 0; i < TEARDOWN_DEADLOCK_RETRY_MAX; i++) {
  2970. ret = drm_atomic_helper_commit_duplicated_state(
  2971. sde_kms->suspend_state, &ctx);
  2972. if (ret != -EDEADLK)
  2973. break;
  2974. drm_modeset_backoff(&ctx);
  2975. }
  2976. if (ret < 0)
  2977. DRM_ERROR("failed to restore state, %d\n", ret);
  2978. drm_atomic_state_put(sde_kms->suspend_state);
  2979. sde_kms->suspend_state = NULL;
  2980. }
  2981. end:
  2982. drm_modeset_drop_locks(&ctx);
  2983. drm_modeset_acquire_fini(&ctx);
  2984. /* enable hot-plug polling */
  2985. drm_kms_helper_poll_enable(ddev);
  2986. return 0;
  2987. }
  2988. static const struct msm_kms_funcs kms_funcs = {
  2989. .hw_init = sde_kms_hw_init,
  2990. .postinit = sde_kms_postinit,
  2991. .irq_preinstall = sde_irq_preinstall,
  2992. .irq_postinstall = sde_irq_postinstall,
  2993. .irq_uninstall = sde_irq_uninstall,
  2994. .irq = sde_irq,
  2995. .lastclose = sde_kms_lastclose,
  2996. .prepare_fence = sde_kms_prepare_fence,
  2997. .prepare_commit = sde_kms_prepare_commit,
  2998. .commit = sde_kms_commit,
  2999. .complete_commit = sde_kms_complete_commit,
  3000. .wait_for_crtc_commit_done = sde_kms_wait_for_commit_done,
  3001. .wait_for_tx_complete = sde_kms_wait_for_frame_transfer_complete,
  3002. .enable_vblank = sde_kms_enable_vblank,
  3003. .disable_vblank = sde_kms_disable_vblank,
  3004. .check_modified_format = sde_format_check_modified_format,
  3005. .atomic_check = sde_kms_atomic_check,
  3006. .get_format = sde_get_msm_format,
  3007. .round_pixclk = sde_kms_round_pixclk,
  3008. .display_early_wakeup = sde_kms_display_early_wakeup,
  3009. .pm_suspend = sde_kms_pm_suspend,
  3010. .pm_resume = sde_kms_pm_resume,
  3011. .destroy = sde_kms_destroy,
  3012. .debugfs_destroy = sde_kms_debugfs_destroy,
  3013. .cont_splash_config = sde_kms_cont_splash_config,
  3014. .register_events = _sde_kms_register_events,
  3015. .get_address_space = _sde_kms_get_address_space,
  3016. .get_address_space_device = _sde_kms_get_address_space_device,
  3017. .postopen = _sde_kms_post_open,
  3018. .check_for_splash = sde_kms_check_for_splash,
  3019. .get_mixer_count = sde_kms_get_mixer_count,
  3020. .get_dsc_count = sde_kms_get_dsc_count,
  3021. };
  3022. static int _sde_kms_mmu_destroy(struct sde_kms *sde_kms)
  3023. {
  3024. int i;
  3025. for (i = ARRAY_SIZE(sde_kms->aspace) - 1; i >= 0; i--) {
  3026. if (!sde_kms->aspace[i])
  3027. continue;
  3028. msm_gem_address_space_put(sde_kms->aspace[i]);
  3029. sde_kms->aspace[i] = NULL;
  3030. }
  3031. return 0;
  3032. }
  3033. static int _sde_kms_mmu_init(struct sde_kms *sde_kms)
  3034. {
  3035. struct msm_mmu *mmu;
  3036. int i, ret;
  3037. int early_map = 0;
  3038. if (!sde_kms || !sde_kms->dev || !sde_kms->dev->dev)
  3039. return -EINVAL;
  3040. for (i = 0; i < MSM_SMMU_DOMAIN_MAX; i++) {
  3041. struct msm_gem_address_space *aspace;
  3042. mmu = msm_smmu_new(sde_kms->dev->dev, i);
  3043. if (IS_ERR(mmu)) {
  3044. ret = PTR_ERR(mmu);
  3045. SDE_DEBUG("failed to init iommu id %d: rc:%d\n",
  3046. i, ret);
  3047. continue;
  3048. }
  3049. aspace = msm_gem_smmu_address_space_create(sde_kms->dev,
  3050. mmu, "sde");
  3051. if (IS_ERR(aspace)) {
  3052. ret = PTR_ERR(aspace);
  3053. mmu->funcs->destroy(mmu);
  3054. goto fail;
  3055. }
  3056. sde_kms->aspace[i] = aspace;
  3057. aspace->domain_attached = true;
  3058. /* Mapping splash memory block */
  3059. if ((i == MSM_SMMU_DOMAIN_UNSECURE) &&
  3060. sde_kms->splash_data.num_splash_regions) {
  3061. ret = _sde_kms_map_all_splash_regions(sde_kms);
  3062. if (ret) {
  3063. SDE_ERROR("failed to map ret:%d\n", ret);
  3064. goto fail;
  3065. }
  3066. }
  3067. /*
  3068. * disable early-map which would have been enabled during
  3069. * bootup by smmu through the device-tree hint for cont-spash
  3070. */
  3071. ret = mmu->funcs->set_attribute(mmu, DOMAIN_ATTR_EARLY_MAP,
  3072. &early_map);
  3073. if (ret) {
  3074. SDE_ERROR("failed to set_att ret:%d, early_map:%d\n",
  3075. ret, early_map);
  3076. goto early_map_fail;
  3077. }
  3078. }
  3079. sde_kms->base.aspace = sde_kms->aspace[0];
  3080. return 0;
  3081. early_map_fail:
  3082. _sde_kms_unmap_all_splash_regions(sde_kms);
  3083. fail:
  3084. _sde_kms_mmu_destroy(sde_kms);
  3085. return ret;
  3086. }
  3087. static void sde_kms_init_rot_sid_hw(struct sde_kms *sde_kms)
  3088. {
  3089. if (!sde_kms || !sde_kms->hw_sid || sde_in_trusted_vm(sde_kms))
  3090. return;
  3091. sde_hw_set_rotator_sid(sde_kms->hw_sid);
  3092. }
  3093. static void sde_kms_init_shared_hw(struct sde_kms *sde_kms)
  3094. {
  3095. if (!sde_kms || !sde_kms->hw_mdp || !sde_kms->catalog)
  3096. return;
  3097. if (sde_kms->hw_mdp->ops.reset_ubwc)
  3098. sde_kms->hw_mdp->ops.reset_ubwc(sde_kms->hw_mdp,
  3099. sde_kms->catalog);
  3100. }
  3101. static void _sde_kms_set_lutdma_vbif_remap(struct sde_kms *sde_kms)
  3102. {
  3103. struct sde_vbif_set_qos_params qos_params;
  3104. struct sde_mdss_cfg *catalog;
  3105. if (!sde_kms->catalog)
  3106. return;
  3107. catalog = sde_kms->catalog;
  3108. memset(&qos_params, 0, sizeof(qos_params));
  3109. qos_params.vbif_idx = catalog->dma_cfg.vbif_idx;
  3110. qos_params.xin_id = catalog->dma_cfg.xin_id;
  3111. qos_params.clk_ctrl = catalog->dma_cfg.clk_ctrl;
  3112. qos_params.client_type = VBIF_LUTDMA_CLIENT;
  3113. sde_vbif_set_qos_remap(sde_kms, &qos_params);
  3114. }
  3115. static int _sde_kms_active_override(struct sde_kms *sde_kms, bool enable)
  3116. {
  3117. struct sde_hw_uidle *uidle;
  3118. if (!sde_kms) {
  3119. SDE_ERROR("invalid kms\n");
  3120. return -EINVAL;
  3121. }
  3122. uidle = sde_kms->hw_uidle;
  3123. if (uidle && uidle->ops.active_override_enable)
  3124. uidle->ops.active_override_enable(uidle, enable);
  3125. return 0;
  3126. }
  3127. static void _sde_kms_update_pm_qos_irq_request(struct sde_kms *sde_kms)
  3128. {
  3129. struct device *cpu_dev;
  3130. int cpu = 0;
  3131. u32 cpu_irq_latency = sde_kms->catalog->perf.cpu_irq_latency;
  3132. if (cpumask_empty(&sde_kms->irq_cpu_mask)) {
  3133. SDE_DEBUG("%s: irq_cpu_mask is empty\n", __func__);
  3134. return;
  3135. }
  3136. for_each_cpu(cpu, &sde_kms->irq_cpu_mask) {
  3137. cpu_dev = get_cpu_device(cpu);
  3138. if (!cpu_dev) {
  3139. SDE_DEBUG("%s: failed to get cpu%d device\n", __func__,
  3140. cpu);
  3141. continue;
  3142. }
  3143. if (dev_pm_qos_request_active(&sde_kms->pm_qos_irq_req[cpu]))
  3144. dev_pm_qos_update_request(&sde_kms->pm_qos_irq_req[cpu],
  3145. cpu_irq_latency);
  3146. else
  3147. dev_pm_qos_add_request(cpu_dev,
  3148. &sde_kms->pm_qos_irq_req[cpu],
  3149. DEV_PM_QOS_RESUME_LATENCY,
  3150. cpu_irq_latency);
  3151. }
  3152. }
  3153. static void _sde_kms_remove_pm_qos_irq_request(struct sde_kms *sde_kms)
  3154. {
  3155. struct device *cpu_dev;
  3156. int cpu = 0;
  3157. if (cpumask_empty(&sde_kms->irq_cpu_mask)) {
  3158. SDE_DEBUG("%s: irq_cpu_mask is empty\n", __func__);
  3159. return;
  3160. }
  3161. for_each_cpu(cpu, &sde_kms->irq_cpu_mask) {
  3162. cpu_dev = get_cpu_device(cpu);
  3163. if (!cpu_dev) {
  3164. SDE_DEBUG("%s: failed to get cpu%d device\n", __func__,
  3165. cpu);
  3166. continue;
  3167. }
  3168. if (dev_pm_qos_request_active(&sde_kms->pm_qos_irq_req[cpu]))
  3169. dev_pm_qos_remove_request(
  3170. &sde_kms->pm_qos_irq_req[cpu]);
  3171. }
  3172. }
  3173. void sde_kms_cpu_vote_for_irq(struct sde_kms *sde_kms, bool enable)
  3174. {
  3175. struct msm_drm_private *priv = sde_kms->dev->dev_private;
  3176. mutex_lock(&priv->phandle.phandle_lock);
  3177. if (enable && atomic_inc_return(&sde_kms->irq_vote_count) == 1)
  3178. _sde_kms_update_pm_qos_irq_request(sde_kms);
  3179. else if (!enable && atomic_dec_return(&sde_kms->irq_vote_count) == 0)
  3180. _sde_kms_remove_pm_qos_irq_request(sde_kms);
  3181. mutex_unlock(&priv->phandle.phandle_lock);
  3182. }
  3183. static void sde_kms_irq_affinity_notify(
  3184. struct irq_affinity_notify *affinity_notify,
  3185. const cpumask_t *mask)
  3186. {
  3187. struct msm_drm_private *priv;
  3188. struct sde_kms *sde_kms = container_of(affinity_notify,
  3189. struct sde_kms, affinity_notify);
  3190. if (!sde_kms || !sde_kms->dev || !sde_kms->dev->dev_private)
  3191. return;
  3192. priv = sde_kms->dev->dev_private;
  3193. mutex_lock(&priv->phandle.phandle_lock);
  3194. _sde_kms_remove_pm_qos_irq_request(sde_kms);
  3195. // save irq cpu mask
  3196. sde_kms->irq_cpu_mask = *mask;
  3197. // request vote with updated irq cpu mask
  3198. if (atomic_read(&sde_kms->irq_vote_count))
  3199. _sde_kms_update_pm_qos_irq_request(sde_kms);
  3200. mutex_unlock(&priv->phandle.phandle_lock);
  3201. }
  3202. static void sde_kms_irq_affinity_release(struct kref *ref) {}
  3203. static void sde_kms_handle_power_event(u32 event_type, void *usr)
  3204. {
  3205. struct sde_kms *sde_kms = usr;
  3206. struct msm_kms *msm_kms;
  3207. msm_kms = &sde_kms->base;
  3208. if (!sde_kms)
  3209. return;
  3210. SDE_DEBUG("event_type:%d\n", event_type);
  3211. SDE_EVT32_VERBOSE(event_type);
  3212. if (event_type == SDE_POWER_EVENT_POST_ENABLE) {
  3213. sde_irq_update(msm_kms, true);
  3214. sde_kms->first_kickoff = true;
  3215. /**
  3216. * Rotator sid needs to be programmed since uefi doesn't
  3217. * configure it during continuous splash
  3218. */
  3219. sde_kms_init_rot_sid_hw(sde_kms);
  3220. if (sde_kms->splash_data.num_splash_displays ||
  3221. sde_in_trusted_vm(sde_kms))
  3222. return;
  3223. sde_vbif_init_memtypes(sde_kms);
  3224. sde_kms_init_shared_hw(sde_kms);
  3225. _sde_kms_set_lutdma_vbif_remap(sde_kms);
  3226. } else if (event_type == SDE_POWER_EVENT_PRE_DISABLE) {
  3227. sde_irq_update(msm_kms, false);
  3228. sde_kms->first_kickoff = false;
  3229. if (sde_in_trusted_vm(sde_kms))
  3230. return;
  3231. _sde_kms_active_override(sde_kms, true);
  3232. if (!is_sde_rsc_available(SDE_RSC_INDEX))
  3233. sde_vbif_axi_halt_request(sde_kms);
  3234. }
  3235. }
  3236. #define genpd_to_sde_kms(domain) container_of(domain, struct sde_kms, genpd)
  3237. static int sde_kms_pd_enable(struct generic_pm_domain *genpd)
  3238. {
  3239. struct sde_kms *sde_kms = genpd_to_sde_kms(genpd);
  3240. int rc = -EINVAL;
  3241. SDE_DEBUG("\n");
  3242. rc = pm_runtime_get_sync(sde_kms->dev->dev);
  3243. if (rc > 0)
  3244. rc = 0;
  3245. SDE_EVT32(rc, genpd->device_count);
  3246. return rc;
  3247. }
  3248. static int sde_kms_pd_disable(struct generic_pm_domain *genpd)
  3249. {
  3250. struct sde_kms *sde_kms = genpd_to_sde_kms(genpd);
  3251. SDE_DEBUG("\n");
  3252. pm_runtime_put_sync(sde_kms->dev->dev);
  3253. SDE_EVT32(genpd->device_count);
  3254. return 0;
  3255. }
  3256. static int _sde_kms_get_splash_data(struct sde_kms *sde_kms,
  3257. struct sde_splash_data *data)
  3258. {
  3259. int i = 0;
  3260. int ret = 0;
  3261. struct device_node *parent, *node, *node1;
  3262. struct resource r, r1;
  3263. const char *node_name = "splash_region";
  3264. struct sde_splash_mem *mem;
  3265. bool share_splash_mem = false;
  3266. int num_displays, num_regions;
  3267. struct sde_splash_display *splash_display;
  3268. if (!data)
  3269. return -EINVAL;
  3270. memset(data, 0, sizeof(*data));
  3271. parent = of_find_node_by_path("/reserved-memory");
  3272. if (!parent) {
  3273. SDE_ERROR("failed to find reserved-memory node\n");
  3274. return -EINVAL;
  3275. }
  3276. node = of_find_node_by_name(parent, node_name);
  3277. if (!node) {
  3278. SDE_DEBUG("failed to find node %s\n", node_name);
  3279. return -EINVAL;
  3280. }
  3281. node1 = of_find_node_by_name(NULL, "disp_rdump_region");
  3282. if (!node1)
  3283. SDE_DEBUG("failed to find disp ramdump memory reservation\n");
  3284. /**
  3285. * Support sharing a single splash memory for all the built in displays
  3286. * and also independent splash region per displays. Incase of
  3287. * independent splash region for each connected display, dtsi node of
  3288. * cont_splash_region should be collection of all memory regions
  3289. * Ex: <r1.start r1.end r2.start r2.end ... rn.start, rn.end>
  3290. */
  3291. num_displays = dsi_display_get_num_of_displays();
  3292. num_regions = of_property_count_u64_elems(node, "reg") / 2;
  3293. data->num_splash_displays = num_displays;
  3294. SDE_DEBUG("splash mem num_regions:%d\n", num_regions);
  3295. if (num_displays > num_regions) {
  3296. share_splash_mem = true;
  3297. pr_info(":%d displays share same splash buf\n", num_displays);
  3298. }
  3299. for (i = 0; i < num_displays; i++) {
  3300. splash_display = &data->splash_display[i];
  3301. if (!i || !share_splash_mem) {
  3302. if (of_address_to_resource(node, i, &r)) {
  3303. SDE_ERROR("invalid data for:%s\n", node_name);
  3304. return -EINVAL;
  3305. }
  3306. mem = &data->splash_mem[i];
  3307. if (!node1 || of_address_to_resource(node1, i, &r1)) {
  3308. SDE_DEBUG("failed to find ramdump memory\n");
  3309. mem->ramdump_base = 0;
  3310. mem->ramdump_size = 0;
  3311. } else {
  3312. mem->ramdump_base = (unsigned long)r1.start;
  3313. mem->ramdump_size = (r1.end - r1.start) + 1;
  3314. }
  3315. mem->splash_buf_base = (unsigned long)r.start;
  3316. mem->splash_buf_size = (r.end - r.start) + 1;
  3317. mem->ref_cnt = 0;
  3318. splash_display->splash = mem;
  3319. data->num_splash_regions++;
  3320. } else {
  3321. data->splash_display[i].splash = &data->splash_mem[0];
  3322. }
  3323. SDE_DEBUG("splash mem for disp:%d add:%lx size:%x\n", (i + 1),
  3324. splash_display->splash->splash_buf_base,
  3325. splash_display->splash->splash_buf_size);
  3326. }
  3327. sde_kms->splash_data.type = SDE_SPLASH_HANDOFF;
  3328. return ret;
  3329. }
  3330. static int _sde_kms_hw_init_ioremap(struct sde_kms *sde_kms,
  3331. struct platform_device *platformdev)
  3332. {
  3333. int rc = -EINVAL;
  3334. sde_kms->mmio = msm_ioremap(platformdev, "mdp_phys", "mdp_phys");
  3335. if (IS_ERR(sde_kms->mmio)) {
  3336. rc = PTR_ERR(sde_kms->mmio);
  3337. SDE_ERROR("mdp register memory map failed: %d\n", rc);
  3338. sde_kms->mmio = NULL;
  3339. goto error;
  3340. }
  3341. DRM_INFO("mapped mdp address space @%pK\n", sde_kms->mmio);
  3342. sde_kms->mmio_len = msm_iomap_size(platformdev, "mdp_phys");
  3343. rc = sde_dbg_reg_register_base(SDE_DBG_NAME, sde_kms->mmio,
  3344. sde_kms->mmio_len);
  3345. if (rc)
  3346. SDE_ERROR("dbg base register kms failed: %d\n", rc);
  3347. sde_kms->vbif[VBIF_RT] = msm_ioremap(platformdev, "vbif_phys",
  3348. "vbif_phys");
  3349. if (IS_ERR(sde_kms->vbif[VBIF_RT])) {
  3350. rc = PTR_ERR(sde_kms->vbif[VBIF_RT]);
  3351. SDE_ERROR("vbif register memory map failed: %d\n", rc);
  3352. sde_kms->vbif[VBIF_RT] = NULL;
  3353. goto error;
  3354. }
  3355. sde_kms->vbif_len[VBIF_RT] = msm_iomap_size(platformdev,
  3356. "vbif_phys");
  3357. rc = sde_dbg_reg_register_base("vbif_rt", sde_kms->vbif[VBIF_RT],
  3358. sde_kms->vbif_len[VBIF_RT]);
  3359. if (rc)
  3360. SDE_ERROR("dbg base register vbif_rt failed: %d\n", rc);
  3361. sde_kms->vbif[VBIF_NRT] = msm_ioremap(platformdev, "vbif_nrt_phys",
  3362. "vbif_nrt_phys");
  3363. if (IS_ERR(sde_kms->vbif[VBIF_NRT])) {
  3364. sde_kms->vbif[VBIF_NRT] = NULL;
  3365. SDE_DEBUG("VBIF NRT is not defined");
  3366. } else {
  3367. sde_kms->vbif_len[VBIF_NRT] = msm_iomap_size(platformdev,
  3368. "vbif_nrt_phys");
  3369. rc = sde_dbg_reg_register_base("vbif_nrt",
  3370. sde_kms->vbif[VBIF_NRT],
  3371. sde_kms->vbif_len[VBIF_NRT]);
  3372. if (rc)
  3373. SDE_ERROR("dbg base register vbif_nrt failed: %d\n",
  3374. rc);
  3375. }
  3376. sde_kms->reg_dma = msm_ioremap(platformdev, "regdma_phys",
  3377. "regdma_phys");
  3378. if (IS_ERR(sde_kms->reg_dma)) {
  3379. sde_kms->reg_dma = NULL;
  3380. SDE_DEBUG("REG_DMA is not defined");
  3381. } else {
  3382. sde_kms->reg_dma_len = msm_iomap_size(platformdev,
  3383. "regdma_phys");
  3384. rc = sde_dbg_reg_register_base("reg_dma",
  3385. sde_kms->reg_dma,
  3386. sde_kms->reg_dma_len);
  3387. if (rc)
  3388. SDE_ERROR("dbg base register reg_dma failed: %d\n",
  3389. rc);
  3390. }
  3391. sde_kms->sid = msm_ioremap(platformdev, "sid_phys",
  3392. "sid_phys");
  3393. if (IS_ERR(sde_kms->sid)) {
  3394. SDE_DEBUG("sid register is not defined: %d\n", rc);
  3395. sde_kms->sid = NULL;
  3396. } else {
  3397. sde_kms->sid_len = msm_iomap_size(platformdev, "sid_phys");
  3398. rc = sde_dbg_reg_register_base("sid", sde_kms->sid,
  3399. sde_kms->sid_len);
  3400. if (rc)
  3401. SDE_ERROR("dbg base register sid failed: %d\n", rc);
  3402. }
  3403. error:
  3404. return rc;
  3405. }
  3406. static int _sde_kms_hw_init_power_helper(struct drm_device *dev,
  3407. struct sde_kms *sde_kms)
  3408. {
  3409. int rc = 0;
  3410. if (of_find_property(dev->dev->of_node, "#power-domain-cells", NULL)) {
  3411. sde_kms->genpd.name = dev->unique;
  3412. sde_kms->genpd.power_off = sde_kms_pd_disable;
  3413. sde_kms->genpd.power_on = sde_kms_pd_enable;
  3414. rc = pm_genpd_init(&sde_kms->genpd, NULL, true);
  3415. if (rc < 0) {
  3416. SDE_ERROR("failed to init genpd provider %s: %d\n",
  3417. sde_kms->genpd.name, rc);
  3418. return rc;
  3419. }
  3420. rc = of_genpd_add_provider_simple(dev->dev->of_node,
  3421. &sde_kms->genpd);
  3422. if (rc < 0) {
  3423. SDE_ERROR("failed to add genpd provider %s: %d\n",
  3424. sde_kms->genpd.name, rc);
  3425. pm_genpd_remove(&sde_kms->genpd);
  3426. return rc;
  3427. }
  3428. sde_kms->genpd_init = true;
  3429. SDE_DEBUG("added genpd provider %s\n", sde_kms->genpd.name);
  3430. }
  3431. return rc;
  3432. }
  3433. static int _sde_kms_hw_init_blocks(struct sde_kms *sde_kms,
  3434. struct drm_device *dev,
  3435. struct msm_drm_private *priv)
  3436. {
  3437. struct sde_rm *rm = NULL;
  3438. int i, rc = -EINVAL;
  3439. sde_kms->catalog = sde_hw_catalog_init(dev);
  3440. if (IS_ERR_OR_NULL(sde_kms->catalog)) {
  3441. rc = PTR_ERR(sde_kms->catalog);
  3442. if (!sde_kms->catalog)
  3443. rc = -EINVAL;
  3444. SDE_ERROR("catalog init failed: %d\n", rc);
  3445. sde_kms->catalog = NULL;
  3446. goto power_error;
  3447. }
  3448. sde_kms->core_rev = sde_kms->catalog->hwversion;
  3449. pr_info("sde hardware revision:0x%x\n", sde_kms->core_rev);
  3450. /* initialize power domain if defined */
  3451. rc = _sde_kms_hw_init_power_helper(dev, sde_kms);
  3452. if (rc) {
  3453. SDE_ERROR("_sde_kms_hw_init_power_helper failed: %d\n", rc);
  3454. goto genpd_err;
  3455. }
  3456. rc = _sde_kms_mmu_init(sde_kms);
  3457. if (rc) {
  3458. SDE_ERROR("sde_kms_mmu_init failed: %d\n", rc);
  3459. goto power_error;
  3460. }
  3461. /* Initialize reg dma block which is a singleton */
  3462. rc = sde_reg_dma_init(sde_kms->reg_dma, sde_kms->catalog,
  3463. sde_kms->dev);
  3464. if (rc) {
  3465. SDE_ERROR("failed: reg dma init failed\n");
  3466. goto power_error;
  3467. }
  3468. sde_dbg_init_dbg_buses(sde_kms->core_rev);
  3469. rm = &sde_kms->rm;
  3470. rc = sde_rm_init(rm, sde_kms->catalog, sde_kms->mmio,
  3471. sde_kms->dev);
  3472. if (rc) {
  3473. SDE_ERROR("rm init failed: %d\n", rc);
  3474. goto power_error;
  3475. }
  3476. sde_kms->rm_init = true;
  3477. sde_kms->hw_intr = sde_hw_intr_init(sde_kms->mmio, sde_kms->catalog);
  3478. if (IS_ERR_OR_NULL(sde_kms->hw_intr)) {
  3479. rc = PTR_ERR(sde_kms->hw_intr);
  3480. SDE_ERROR("hw_intr init failed: %d\n", rc);
  3481. sde_kms->hw_intr = NULL;
  3482. goto hw_intr_init_err;
  3483. }
  3484. /*
  3485. * Attempt continuous splash handoff only if reserved
  3486. * splash memory is found & release resources on any error
  3487. * in finding display hw config in splash
  3488. */
  3489. if (sde_kms->splash_data.num_splash_regions) {
  3490. struct sde_splash_display *display;
  3491. int ret, display_count =
  3492. sde_kms->splash_data.num_splash_displays;
  3493. ret = sde_rm_cont_splash_res_init(priv, &sde_kms->rm,
  3494. &sde_kms->splash_data, sde_kms->catalog);
  3495. for (i = 0; i < display_count; i++) {
  3496. display = &sde_kms->splash_data.splash_display[i];
  3497. /*
  3498. * free splash region on resource init failure and
  3499. * cont-splash disabled case
  3500. */
  3501. if (!display->cont_splash_enabled || ret)
  3502. _sde_kms_free_splash_display_data(
  3503. sde_kms, display);
  3504. }
  3505. }
  3506. sde_kms->hw_mdp = sde_rm_get_mdp(&sde_kms->rm);
  3507. if (IS_ERR_OR_NULL(sde_kms->hw_mdp)) {
  3508. rc = PTR_ERR(sde_kms->hw_mdp);
  3509. if (!sde_kms->hw_mdp)
  3510. rc = -EINVAL;
  3511. SDE_ERROR("failed to get hw_mdp: %d\n", rc);
  3512. sde_kms->hw_mdp = NULL;
  3513. goto power_error;
  3514. }
  3515. for (i = 0; i < sde_kms->catalog->vbif_count; i++) {
  3516. u32 vbif_idx = sde_kms->catalog->vbif[i].id;
  3517. sde_kms->hw_vbif[i] = sde_hw_vbif_init(vbif_idx,
  3518. sde_kms->vbif[vbif_idx], sde_kms->catalog);
  3519. if (IS_ERR_OR_NULL(sde_kms->hw_vbif[vbif_idx])) {
  3520. rc = PTR_ERR(sde_kms->hw_vbif[vbif_idx]);
  3521. if (!sde_kms->hw_vbif[vbif_idx])
  3522. rc = -EINVAL;
  3523. SDE_ERROR("failed to init vbif %d: %d\n", vbif_idx, rc);
  3524. sde_kms->hw_vbif[vbif_idx] = NULL;
  3525. goto power_error;
  3526. }
  3527. }
  3528. if (sde_kms->catalog->uidle_cfg.uidle_rev) {
  3529. sde_kms->hw_uidle = sde_hw_uidle_init(UIDLE, sde_kms->mmio,
  3530. sde_kms->mmio_len, sde_kms->catalog);
  3531. if (IS_ERR_OR_NULL(sde_kms->hw_uidle)) {
  3532. rc = PTR_ERR(sde_kms->hw_uidle);
  3533. if (!sde_kms->hw_uidle)
  3534. rc = -EINVAL;
  3535. /* uidle is optional, so do not make it a fatal error */
  3536. SDE_ERROR("failed to init uidle rc:%d\n", rc);
  3537. sde_kms->hw_uidle = NULL;
  3538. rc = 0;
  3539. }
  3540. } else {
  3541. sde_kms->hw_uidle = NULL;
  3542. }
  3543. if (sde_kms->sid) {
  3544. sde_kms->hw_sid = sde_hw_sid_init(sde_kms->sid,
  3545. sde_kms->sid_len, sde_kms->catalog);
  3546. if (IS_ERR_OR_NULL(sde_kms->hw_sid)) {
  3547. rc = PTR_ERR(sde_kms->hw_sid);
  3548. SDE_ERROR("failed to init sid %ld\n", rc);
  3549. sde_kms->hw_sid = NULL;
  3550. goto power_error;
  3551. }
  3552. }
  3553. rc = sde_core_perf_init(&sde_kms->perf, dev, sde_kms->catalog,
  3554. &priv->phandle, "core_clk");
  3555. if (rc) {
  3556. SDE_ERROR("failed to init perf %d\n", rc);
  3557. goto perf_err;
  3558. }
  3559. /*
  3560. * _sde_kms_drm_obj_init should create the DRM related objects
  3561. * i.e. CRTCs, planes, encoders, connectors and so forth
  3562. */
  3563. rc = _sde_kms_drm_obj_init(sde_kms);
  3564. if (rc) {
  3565. SDE_ERROR("modeset init failed: %d\n", rc);
  3566. goto drm_obj_init_err;
  3567. }
  3568. return 0;
  3569. genpd_err:
  3570. drm_obj_init_err:
  3571. sde_core_perf_destroy(&sde_kms->perf);
  3572. hw_intr_init_err:
  3573. perf_err:
  3574. power_error:
  3575. return rc;
  3576. }
  3577. int sde_kms_get_io_resources(struct sde_kms *sde_kms, struct msm_io_res *io_res)
  3578. {
  3579. struct platform_device *pdev = to_platform_device(sde_kms->dev->dev);
  3580. int rc = 0;
  3581. rc = msm_dss_get_io_mem(pdev, &io_res->mem);
  3582. if (rc) {
  3583. SDE_ERROR("failed to get io mem for KMS, rc = %d\n", rc);
  3584. return rc;
  3585. }
  3586. rc = msm_dss_get_pmic_io_mem(pdev, &io_res->mem);
  3587. if (rc) {
  3588. SDE_ERROR("failed to get io mem for pmic, rc:%d\n", rc);
  3589. return rc;
  3590. }
  3591. rc = msm_dss_get_io_irq(pdev, &io_res->irq, HH_IRQ_LABEL_SDE);
  3592. if (rc) {
  3593. SDE_ERROR("failed to get io irq for KMS");
  3594. return rc;
  3595. }
  3596. return rc;
  3597. }
  3598. static int sde_kms_hw_init(struct msm_kms *kms)
  3599. {
  3600. struct sde_kms *sde_kms;
  3601. struct drm_device *dev;
  3602. struct msm_drm_private *priv;
  3603. struct platform_device *platformdev;
  3604. int i, irq_num, rc = -EINVAL;
  3605. if (!kms) {
  3606. SDE_ERROR("invalid kms\n");
  3607. goto end;
  3608. }
  3609. sde_kms = to_sde_kms(kms);
  3610. dev = sde_kms->dev;
  3611. if (!dev || !dev->dev) {
  3612. SDE_ERROR("invalid device\n");
  3613. goto end;
  3614. }
  3615. platformdev = to_platform_device(dev->dev);
  3616. priv = dev->dev_private;
  3617. if (!priv) {
  3618. SDE_ERROR("invalid private data\n");
  3619. goto end;
  3620. }
  3621. rc = _sde_kms_hw_init_ioremap(sde_kms, platformdev);
  3622. if (rc)
  3623. goto error;
  3624. rc = _sde_kms_get_splash_data(sde_kms, &sde_kms->splash_data);
  3625. if (rc)
  3626. SDE_DEBUG("sde splash data fetch failed: %d\n", rc);
  3627. rc = _sde_kms_hw_init_blocks(sde_kms, dev, priv);
  3628. if (rc)
  3629. goto error;
  3630. dev->mode_config.min_width = sde_kms->catalog->min_display_width;
  3631. dev->mode_config.min_height = sde_kms->catalog->min_display_height;
  3632. dev->mode_config.max_width = sde_kms->catalog->max_display_width;
  3633. dev->mode_config.max_height = sde_kms->catalog->max_display_height;
  3634. mutex_init(&sde_kms->secure_transition_lock);
  3635. atomic_set(&sde_kms->detach_sec_cb, 0);
  3636. atomic_set(&sde_kms->detach_all_cb, 0);
  3637. atomic_set(&sde_kms->irq_vote_count, 0);
  3638. /*
  3639. * Support format modifiers for compression etc.
  3640. */
  3641. dev->mode_config.allow_fb_modifiers = true;
  3642. /*
  3643. * Handle (re)initializations during power enable
  3644. */
  3645. sde_kms_handle_power_event(SDE_POWER_EVENT_POST_ENABLE, sde_kms);
  3646. sde_kms->power_event = sde_power_handle_register_event(&priv->phandle,
  3647. SDE_POWER_EVENT_POST_ENABLE |
  3648. SDE_POWER_EVENT_PRE_DISABLE,
  3649. sde_kms_handle_power_event, sde_kms, "kms");
  3650. if (sde_kms->splash_data.num_splash_displays) {
  3651. SDE_DEBUG("Skipping MDP Resources disable\n");
  3652. } else {
  3653. for (i = 0; i < SDE_POWER_HANDLE_DBUS_ID_MAX; i++)
  3654. sde_power_data_bus_set_quota(&priv->phandle, i,
  3655. SDE_POWER_HANDLE_ENABLE_BUS_AB_QUOTA,
  3656. SDE_POWER_HANDLE_ENABLE_BUS_IB_QUOTA);
  3657. pm_runtime_put_sync(sde_kms->dev->dev);
  3658. }
  3659. sde_kms->affinity_notify.notify = sde_kms_irq_affinity_notify;
  3660. sde_kms->affinity_notify.release = sde_kms_irq_affinity_release;
  3661. irq_num = platform_get_irq(to_platform_device(sde_kms->dev->dev), 0);
  3662. SDE_DEBUG("Registering for notification of irq_num: %d\n", irq_num);
  3663. irq_set_affinity_notifier(irq_num, &sde_kms->affinity_notify);
  3664. if (sde_in_trusted_vm(sde_kms))
  3665. rc = sde_vm_trusted_init(sde_kms);
  3666. else
  3667. rc = sde_vm_primary_init(sde_kms);
  3668. if (rc) {
  3669. SDE_ERROR("failed to initialize VM ops, rc: %d\n", rc);
  3670. goto error;
  3671. }
  3672. return 0;
  3673. error:
  3674. _sde_kms_hw_destroy(sde_kms, platformdev);
  3675. end:
  3676. return rc;
  3677. }
  3678. struct msm_kms *sde_kms_init(struct drm_device *dev)
  3679. {
  3680. struct msm_drm_private *priv;
  3681. struct sde_kms *sde_kms;
  3682. if (!dev || !dev->dev_private) {
  3683. SDE_ERROR("drm device node invalid\n");
  3684. return ERR_PTR(-EINVAL);
  3685. }
  3686. priv = dev->dev_private;
  3687. sde_kms = kzalloc(sizeof(*sde_kms), GFP_KERNEL);
  3688. if (!sde_kms) {
  3689. SDE_ERROR("failed to allocate sde kms\n");
  3690. return ERR_PTR(-ENOMEM);
  3691. }
  3692. msm_kms_init(&sde_kms->base, &kms_funcs);
  3693. sde_kms->dev = dev;
  3694. return &sde_kms->base;
  3695. }
  3696. void sde_kms_vm_trusted_resource_deinit(struct sde_kms *sde_kms)
  3697. {
  3698. struct dsi_display *display;
  3699. struct sde_splash_display *handoff_display;
  3700. int i;
  3701. for (i = 0; i < sde_kms->dsi_display_count; i++) {
  3702. handoff_display = &sde_kms->splash_data.splash_display[i];
  3703. display = (struct dsi_display *)sde_kms->dsi_displays[i];
  3704. if (handoff_display->cont_splash_enabled)
  3705. _sde_kms_free_splash_display_data(sde_kms,
  3706. handoff_display);
  3707. dsi_display_set_active_state(display, false);
  3708. }
  3709. memset(&sde_kms->splash_data, 0, sizeof(struct sde_splash_data));
  3710. }
  3711. int sde_kms_vm_trusted_resource_init(struct sde_kms *sde_kms)
  3712. {
  3713. struct drm_device *dev;
  3714. struct msm_drm_private *priv;
  3715. struct sde_splash_display *handoff_display;
  3716. struct dsi_display *display;
  3717. int ret, i;
  3718. if (!sde_kms || !sde_kms->dev || !sde_kms->dev->dev_private) {
  3719. SDE_ERROR("invalid params\n");
  3720. return -EINVAL;
  3721. }
  3722. if (sde_kms->dsi_display_count != 1) {
  3723. SDE_ERROR("no. of displays not supported:%d\n",
  3724. sde_kms->dsi_display_count);
  3725. return -EINVAL;
  3726. }
  3727. dev = sde_kms->dev;
  3728. priv = dev->dev_private;
  3729. sde_kms->splash_data.type = SDE_VM_HANDOFF;
  3730. sde_kms->splash_data.num_splash_displays = sde_kms->dsi_display_count;
  3731. ret = sde_rm_cont_splash_res_init(priv, &sde_kms->rm,
  3732. &sde_kms->splash_data, sde_kms->catalog);
  3733. for (i = 0; i < sde_kms->dsi_display_count; i++) {
  3734. handoff_display = &sde_kms->splash_data.splash_display[i];
  3735. display = (struct dsi_display *)sde_kms->dsi_displays[i];
  3736. if (!handoff_display->cont_splash_enabled || ret)
  3737. _sde_kms_free_splash_display_data(sde_kms,
  3738. handoff_display);
  3739. else
  3740. dsi_display_set_active_state(display, true);
  3741. }
  3742. ret = sde_kms_cont_splash_config(&sde_kms->base);
  3743. if (ret) {
  3744. SDE_ERROR("error in setting handoff configs\n");
  3745. goto error;
  3746. }
  3747. /**
  3748. * fill-in vote for the continuous splash hanodff path, which will be
  3749. * removed on the successful first commit.
  3750. */
  3751. pm_runtime_get_sync(sde_kms->dev->dev);
  3752. return 0;
  3753. error:
  3754. sde_kms_vm_trusted_resource_deinit(sde_kms);
  3755. return ret;
  3756. }
  3757. static int _sde_kms_register_events(struct msm_kms *kms,
  3758. struct drm_mode_object *obj, u32 event, bool en)
  3759. {
  3760. int ret = 0;
  3761. struct drm_crtc *crtc = NULL;
  3762. struct drm_connector *conn = NULL;
  3763. struct sde_kms *sde_kms = NULL;
  3764. if (!kms || !obj) {
  3765. SDE_ERROR("invalid argument kms %pK obj %pK\n", kms, obj);
  3766. return -EINVAL;
  3767. }
  3768. sde_kms = to_sde_kms(kms);
  3769. switch (obj->type) {
  3770. case DRM_MODE_OBJECT_CRTC:
  3771. crtc = obj_to_crtc(obj);
  3772. ret = sde_crtc_register_custom_event(sde_kms, crtc, event, en);
  3773. break;
  3774. case DRM_MODE_OBJECT_CONNECTOR:
  3775. conn = obj_to_connector(obj);
  3776. ret = sde_connector_register_custom_event(sde_kms, conn, event,
  3777. en);
  3778. break;
  3779. }
  3780. return ret;
  3781. }
  3782. int sde_kms_handle_recovery(struct drm_encoder *encoder)
  3783. {
  3784. SDE_EVT32(DRMID(encoder), MSM_ENC_ACTIVE_REGION);
  3785. return sde_encoder_wait_for_event(encoder, MSM_ENC_ACTIVE_REGION);
  3786. }