dp_main.c 459 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738773977407741774277437744774577467747774877497750775177527753775477557756775777587759776077617762776377647765776677677768776977707771777277737774777577767777777877797780778177827783778477857786778777887789779077917792779377947795779677977798779978007801780278037804780578067807780878097810781178127813781478157816781778187819782078217822782378247825782678277828782978307831783278337834783578367837783878397840784178427843784478457846784778487849785078517852785378547855785678577858785978607861786278637864786578667867786878697870787178727873787478757876787778787879788078817882788378847885788678877888788978907891789278937894789578967897789878997900790179027903790479057906790779087909791079117912791379147915791679177918791979207921792279237924792579267927792879297930793179327933793479357936793779387939794079417942794379447945794679477948794979507951795279537954795579567957795879597960796179627963796479657966796779687969797079717972797379747975797679777978797979807981798279837984798579867987798879897990799179927993799479957996799779987999800080018002800380048005800680078008800980108011801280138014801580168017801880198020802180228023802480258026802780288029803080318032803380348035803680378038803980408041804280438044804580468047804880498050805180528053805480558056805780588059806080618062806380648065806680678068806980708071807280738074807580768077807880798080808180828083808480858086808780888089809080918092809380948095809680978098809981008101810281038104810581068107810881098110811181128113811481158116811781188119812081218122812381248125812681278128812981308131813281338134813581368137813881398140814181428143814481458146814781488149815081518152815381548155815681578158815981608161816281638164816581668167816881698170817181728173817481758176817781788179818081818182818381848185818681878188818981908191819281938194819581968197819881998200820182028203820482058206820782088209821082118212821382148215821682178218821982208221822282238224822582268227822882298230823182328233823482358236823782388239824082418242824382448245824682478248824982508251825282538254825582568257825882598260826182628263826482658266826782688269827082718272827382748275827682778278827982808281828282838284828582868287828882898290829182928293829482958296829782988299830083018302830383048305830683078308830983108311831283138314831583168317831883198320832183228323832483258326832783288329833083318332833383348335833683378338833983408341834283438344834583468347834883498350835183528353835483558356835783588359836083618362836383648365836683678368836983708371837283738374837583768377837883798380838183828383838483858386838783888389839083918392839383948395839683978398839984008401840284038404840584068407840884098410841184128413841484158416841784188419842084218422842384248425842684278428842984308431843284338434843584368437843884398440844184428443844484458446844784488449845084518452845384548455845684578458845984608461846284638464846584668467846884698470847184728473847484758476847784788479848084818482848384848485848684878488848984908491849284938494849584968497849884998500850185028503850485058506850785088509851085118512851385148515851685178518851985208521852285238524852585268527852885298530853185328533853485358536853785388539854085418542854385448545854685478548854985508551855285538554855585568557855885598560856185628563856485658566856785688569857085718572857385748575857685778578857985808581858285838584858585868587858885898590859185928593859485958596859785988599860086018602860386048605860686078608860986108611861286138614861586168617861886198620862186228623862486258626862786288629863086318632863386348635863686378638863986408641864286438644864586468647864886498650865186528653865486558656865786588659866086618662866386648665866686678668866986708671867286738674867586768677867886798680868186828683868486858686868786888689869086918692869386948695869686978698869987008701870287038704870587068707870887098710871187128713871487158716871787188719872087218722872387248725872687278728872987308731873287338734873587368737873887398740874187428743874487458746874787488749875087518752875387548755875687578758875987608761876287638764876587668767876887698770877187728773877487758776877787788779878087818782878387848785878687878788878987908791879287938794879587968797879887998800880188028803880488058806880788088809881088118812881388148815881688178818881988208821882288238824882588268827882888298830883188328833883488358836883788388839884088418842884388448845884688478848884988508851885288538854885588568857885888598860886188628863886488658866886788688869887088718872887388748875887688778878887988808881888288838884888588868887888888898890889188928893889488958896889788988899890089018902890389048905890689078908890989108911891289138914891589168917891889198920892189228923892489258926892789288929893089318932893389348935893689378938893989408941894289438944894589468947894889498950895189528953895489558956895789588959896089618962896389648965896689678968896989708971897289738974897589768977897889798980898189828983898489858986898789888989899089918992899389948995899689978998899990009001900290039004900590069007900890099010901190129013901490159016901790189019902090219022902390249025902690279028902990309031903290339034903590369037903890399040904190429043904490459046904790489049905090519052905390549055905690579058905990609061906290639064906590669067906890699070907190729073907490759076907790789079908090819082908390849085908690879088908990909091909290939094909590969097909890999100910191029103910491059106910791089109911091119112911391149115911691179118911991209121912291239124912591269127912891299130913191329133913491359136913791389139914091419142914391449145914691479148914991509151915291539154915591569157915891599160916191629163916491659166916791689169917091719172917391749175917691779178917991809181918291839184918591869187918891899190919191929193919491959196919791989199920092019202920392049205920692079208920992109211921292139214921592169217921892199220922192229223922492259226922792289229923092319232923392349235923692379238923992409241924292439244924592469247924892499250925192529253925492559256925792589259926092619262926392649265926692679268926992709271927292739274927592769277927892799280928192829283928492859286928792889289929092919292929392949295929692979298929993009301930293039304930593069307930893099310931193129313931493159316931793189319932093219322932393249325932693279328932993309331933293339334933593369337933893399340934193429343934493459346934793489349935093519352935393549355935693579358935993609361936293639364936593669367936893699370937193729373937493759376937793789379938093819382938393849385938693879388938993909391939293939394939593969397939893999400940194029403940494059406940794089409941094119412941394149415941694179418941994209421942294239424942594269427942894299430943194329433943494359436943794389439944094419442944394449445944694479448944994509451945294539454945594569457945894599460946194629463946494659466946794689469947094719472947394749475947694779478947994809481948294839484948594869487948894899490949194929493949494959496949794989499950095019502950395049505950695079508950995109511951295139514951595169517951895199520952195229523952495259526952795289529953095319532953395349535953695379538953995409541954295439544954595469547954895499550955195529553955495559556955795589559956095619562956395649565956695679568956995709571957295739574957595769577957895799580958195829583958495859586958795889589959095919592959395949595959695979598959996009601960296039604960596069607960896099610961196129613961496159616961796189619962096219622962396249625962696279628962996309631963296339634963596369637963896399640964196429643964496459646964796489649965096519652965396549655965696579658965996609661966296639664966596669667966896699670967196729673967496759676967796789679968096819682968396849685968696879688968996909691969296939694969596969697969896999700970197029703970497059706970797089709971097119712971397149715971697179718971997209721972297239724972597269727972897299730973197329733973497359736973797389739974097419742974397449745974697479748974997509751975297539754975597569757975897599760976197629763976497659766976797689769977097719772977397749775977697779778977997809781978297839784978597869787978897899790979197929793979497959796979797989799980098019802980398049805980698079808980998109811981298139814981598169817981898199820982198229823982498259826982798289829983098319832983398349835983698379838983998409841984298439844984598469847984898499850985198529853985498559856985798589859986098619862986398649865986698679868986998709871987298739874987598769877987898799880988198829883988498859886988798889889989098919892989398949895989698979898989999009901990299039904990599069907990899099910991199129913991499159916991799189919992099219922992399249925992699279928992999309931993299339934993599369937993899399940994199429943994499459946994799489949995099519952995399549955995699579958995999609961996299639964996599669967996899699970997199729973997499759976997799789979998099819982998399849985998699879988998999909991999299939994999599969997999899991000010001100021000310004100051000610007100081000910010100111001210013100141001510016100171001810019100201002110022100231002410025100261002710028100291003010031100321003310034100351003610037100381003910040100411004210043100441004510046100471004810049100501005110052100531005410055100561005710058100591006010061100621006310064100651006610067100681006910070100711007210073100741007510076100771007810079100801008110082100831008410085100861008710088100891009010091100921009310094100951009610097100981009910100101011010210103101041010510106101071010810109101101011110112101131011410115101161011710118101191012010121101221012310124101251012610127101281012910130101311013210133101341013510136101371013810139101401014110142101431014410145101461014710148101491015010151101521015310154101551015610157101581015910160101611016210163101641016510166101671016810169101701017110172101731017410175101761017710178101791018010181101821018310184101851018610187101881018910190101911019210193101941019510196101971019810199102001020110202102031020410205102061020710208102091021010211102121021310214102151021610217102181021910220102211022210223102241022510226102271022810229102301023110232102331023410235102361023710238102391024010241102421024310244102451024610247102481024910250102511025210253102541025510256102571025810259102601026110262102631026410265102661026710268102691027010271102721027310274102751027610277102781027910280102811028210283102841028510286102871028810289102901029110292102931029410295102961029710298102991030010301103021030310304103051030610307103081030910310103111031210313103141031510316103171031810319103201032110322103231032410325103261032710328103291033010331103321033310334103351033610337103381033910340103411034210343103441034510346103471034810349103501035110352103531035410355103561035710358103591036010361103621036310364103651036610367103681036910370103711037210373103741037510376103771037810379103801038110382103831038410385103861038710388103891039010391103921039310394103951039610397103981039910400104011040210403104041040510406104071040810409104101041110412104131041410415104161041710418104191042010421104221042310424104251042610427104281042910430104311043210433104341043510436104371043810439104401044110442104431044410445104461044710448104491045010451104521045310454104551045610457104581045910460104611046210463104641046510466104671046810469104701047110472104731047410475104761047710478104791048010481104821048310484104851048610487104881048910490104911049210493104941049510496104971049810499105001050110502105031050410505105061050710508105091051010511105121051310514105151051610517105181051910520105211052210523105241052510526105271052810529105301053110532105331053410535105361053710538105391054010541105421054310544105451054610547105481054910550105511055210553105541055510556105571055810559105601056110562105631056410565105661056710568105691057010571105721057310574105751057610577105781057910580105811058210583105841058510586105871058810589105901059110592105931059410595105961059710598105991060010601106021060310604106051060610607106081060910610106111061210613106141061510616106171061810619106201062110622106231062410625106261062710628106291063010631106321063310634106351063610637106381063910640106411064210643106441064510646106471064810649106501065110652106531065410655106561065710658106591066010661106621066310664106651066610667106681066910670106711067210673106741067510676106771067810679106801068110682106831068410685106861068710688106891069010691106921069310694106951069610697106981069910700107011070210703107041070510706107071070810709107101071110712107131071410715107161071710718107191072010721107221072310724107251072610727107281072910730107311073210733107341073510736107371073810739107401074110742107431074410745107461074710748107491075010751107521075310754107551075610757107581075910760107611076210763107641076510766107671076810769107701077110772107731077410775107761077710778107791078010781107821078310784107851078610787107881078910790107911079210793107941079510796107971079810799108001080110802108031080410805108061080710808108091081010811108121081310814108151081610817108181081910820108211082210823108241082510826108271082810829108301083110832108331083410835108361083710838108391084010841108421084310844108451084610847108481084910850108511085210853108541085510856108571085810859108601086110862108631086410865108661086710868108691087010871108721087310874108751087610877108781087910880108811088210883108841088510886108871088810889108901089110892108931089410895108961089710898108991090010901109021090310904109051090610907109081090910910109111091210913109141091510916109171091810919109201092110922109231092410925109261092710928109291093010931109321093310934109351093610937109381093910940109411094210943109441094510946109471094810949109501095110952109531095410955109561095710958109591096010961109621096310964109651096610967109681096910970109711097210973109741097510976109771097810979109801098110982109831098410985109861098710988109891099010991109921099310994109951099610997109981099911000110011100211003110041100511006110071100811009110101101111012110131101411015110161101711018110191102011021110221102311024110251102611027110281102911030110311103211033110341103511036110371103811039110401104111042110431104411045110461104711048110491105011051110521105311054110551105611057110581105911060110611106211063110641106511066110671106811069110701107111072110731107411075110761107711078110791108011081110821108311084110851108611087110881108911090110911109211093110941109511096110971109811099111001110111102111031110411105111061110711108111091111011111111121111311114111151111611117111181111911120111211112211123111241112511126111271112811129111301113111132111331113411135111361113711138111391114011141111421114311144111451114611147111481114911150111511115211153111541115511156111571115811159111601116111162111631116411165111661116711168111691117011171111721117311174111751117611177111781117911180111811118211183111841118511186111871118811189111901119111192111931119411195111961119711198111991120011201112021120311204112051120611207112081120911210112111121211213112141121511216112171121811219112201122111222112231122411225112261122711228112291123011231112321123311234112351123611237112381123911240112411124211243112441124511246112471124811249112501125111252112531125411255112561125711258112591126011261112621126311264112651126611267112681126911270112711127211273112741127511276112771127811279112801128111282112831128411285112861128711288112891129011291112921129311294112951129611297112981129911300113011130211303113041130511306113071130811309113101131111312113131131411315113161131711318113191132011321113221132311324113251132611327113281132911330113311133211333113341133511336113371133811339113401134111342113431134411345113461134711348113491135011351113521135311354113551135611357113581135911360113611136211363113641136511366113671136811369113701137111372113731137411375113761137711378113791138011381113821138311384113851138611387113881138911390113911139211393113941139511396113971139811399114001140111402114031140411405114061140711408114091141011411114121141311414114151141611417114181141911420114211142211423114241142511426114271142811429114301143111432114331143411435114361143711438114391144011441114421144311444114451144611447114481144911450114511145211453114541145511456114571145811459114601146111462114631146411465114661146711468114691147011471114721147311474114751147611477114781147911480114811148211483114841148511486114871148811489114901149111492114931149411495114961149711498114991150011501115021150311504115051150611507115081150911510115111151211513115141151511516115171151811519115201152111522115231152411525115261152711528115291153011531115321153311534115351153611537115381153911540115411154211543115441154511546115471154811549115501155111552115531155411555115561155711558115591156011561115621156311564115651156611567115681156911570115711157211573115741157511576115771157811579115801158111582115831158411585115861158711588115891159011591115921159311594115951159611597115981159911600116011160211603116041160511606116071160811609116101161111612116131161411615116161161711618116191162011621116221162311624116251162611627116281162911630116311163211633116341163511636116371163811639116401164111642116431164411645116461164711648116491165011651116521165311654116551165611657116581165911660116611166211663116641166511666116671166811669116701167111672116731167411675116761167711678116791168011681116821168311684116851168611687116881168911690116911169211693116941169511696116971169811699117001170111702117031170411705117061170711708117091171011711117121171311714117151171611717117181171911720117211172211723117241172511726117271172811729117301173111732117331173411735117361173711738117391174011741117421174311744117451174611747117481174911750117511175211753117541175511756117571175811759117601176111762117631176411765117661176711768117691177011771117721177311774117751177611777117781177911780117811178211783117841178511786117871178811789117901179111792117931179411795117961179711798117991180011801118021180311804118051180611807118081180911810118111181211813118141181511816118171181811819118201182111822118231182411825118261182711828118291183011831118321183311834118351183611837118381183911840118411184211843118441184511846118471184811849118501185111852118531185411855118561185711858118591186011861118621186311864118651186611867118681186911870118711187211873118741187511876118771187811879118801188111882118831188411885118861188711888118891189011891118921189311894118951189611897118981189911900119011190211903119041190511906119071190811909119101191111912119131191411915119161191711918119191192011921119221192311924119251192611927119281192911930119311193211933119341193511936119371193811939119401194111942119431194411945119461194711948119491195011951119521195311954119551195611957119581195911960119611196211963119641196511966119671196811969119701197111972119731197411975119761197711978119791198011981119821198311984119851198611987119881198911990119911199211993119941199511996119971199811999120001200112002120031200412005120061200712008120091201012011120121201312014120151201612017120181201912020120211202212023120241202512026120271202812029120301203112032120331203412035120361203712038120391204012041120421204312044120451204612047120481204912050120511205212053120541205512056120571205812059120601206112062120631206412065120661206712068120691207012071120721207312074120751207612077120781207912080120811208212083120841208512086120871208812089120901209112092120931209412095120961209712098120991210012101121021210312104121051210612107121081210912110121111211212113121141211512116121171211812119121201212112122121231212412125121261212712128121291213012131121321213312134121351213612137121381213912140121411214212143121441214512146121471214812149121501215112152121531215412155121561215712158121591216012161121621216312164121651216612167121681216912170121711217212173121741217512176121771217812179121801218112182121831218412185121861218712188121891219012191121921219312194121951219612197121981219912200122011220212203122041220512206122071220812209122101221112212122131221412215122161221712218122191222012221122221222312224122251222612227122281222912230122311223212233122341223512236122371223812239122401224112242122431224412245122461224712248122491225012251122521225312254122551225612257122581225912260122611226212263122641226512266122671226812269122701227112272122731227412275122761227712278122791228012281122821228312284122851228612287122881228912290122911229212293122941229512296122971229812299123001230112302123031230412305123061230712308123091231012311123121231312314123151231612317123181231912320123211232212323123241232512326123271232812329123301233112332123331233412335123361233712338123391234012341123421234312344123451234612347123481234912350123511235212353123541235512356123571235812359123601236112362123631236412365123661236712368123691237012371123721237312374123751237612377123781237912380123811238212383123841238512386123871238812389123901239112392123931239412395123961239712398123991240012401124021240312404124051240612407124081240912410124111241212413124141241512416124171241812419124201242112422124231242412425124261242712428124291243012431124321243312434124351243612437124381243912440124411244212443124441244512446124471244812449124501245112452124531245412455124561245712458124591246012461124621246312464124651246612467124681246912470124711247212473124741247512476124771247812479124801248112482124831248412485124861248712488124891249012491124921249312494124951249612497124981249912500125011250212503125041250512506125071250812509125101251112512125131251412515125161251712518125191252012521125221252312524125251252612527125281252912530125311253212533125341253512536125371253812539125401254112542125431254412545125461254712548125491255012551125521255312554125551255612557125581255912560125611256212563125641256512566125671256812569125701257112572125731257412575125761257712578125791258012581125821258312584125851258612587125881258912590125911259212593125941259512596125971259812599126001260112602126031260412605126061260712608126091261012611126121261312614126151261612617126181261912620126211262212623126241262512626126271262812629126301263112632126331263412635126361263712638126391264012641126421264312644126451264612647126481264912650126511265212653126541265512656126571265812659126601266112662126631266412665126661266712668126691267012671126721267312674126751267612677126781267912680126811268212683126841268512686126871268812689126901269112692126931269412695126961269712698126991270012701127021270312704127051270612707127081270912710127111271212713127141271512716127171271812719127201272112722127231272412725127261272712728127291273012731127321273312734127351273612737127381273912740127411274212743127441274512746127471274812749127501275112752127531275412755127561275712758127591276012761127621276312764127651276612767127681276912770127711277212773127741277512776127771277812779127801278112782127831278412785127861278712788127891279012791127921279312794127951279612797127981279912800128011280212803128041280512806128071280812809128101281112812128131281412815128161281712818128191282012821128221282312824128251282612827128281282912830128311283212833128341283512836128371283812839128401284112842128431284412845128461284712848128491285012851128521285312854128551285612857128581285912860128611286212863128641286512866128671286812869128701287112872128731287412875128761287712878128791288012881128821288312884128851288612887128881288912890128911289212893128941289512896128971289812899129001290112902129031290412905129061290712908129091291012911129121291312914129151291612917129181291912920129211292212923129241292512926129271292812929129301293112932129331293412935129361293712938129391294012941129421294312944129451294612947129481294912950129511295212953129541295512956129571295812959129601296112962129631296412965129661296712968129691297012971129721297312974129751297612977129781297912980129811298212983129841298512986129871298812989129901299112992129931299412995129961299712998129991300013001130021300313004130051300613007130081300913010130111301213013130141301513016130171301813019130201302113022130231302413025130261302713028130291303013031130321303313034130351303613037130381303913040130411304213043130441304513046130471304813049130501305113052130531305413055130561305713058130591306013061130621306313064130651306613067130681306913070130711307213073130741307513076130771307813079130801308113082130831308413085130861308713088130891309013091130921309313094130951309613097130981309913100131011310213103131041310513106131071310813109131101311113112131131311413115131161311713118131191312013121131221312313124131251312613127131281312913130131311313213133131341313513136131371313813139131401314113142131431314413145131461314713148131491315013151131521315313154131551315613157131581315913160131611316213163131641316513166131671316813169131701317113172131731317413175131761317713178131791318013181131821318313184131851318613187131881318913190131911319213193131941319513196131971319813199132001320113202132031320413205132061320713208132091321013211132121321313214132151321613217132181321913220132211322213223132241322513226132271322813229132301323113232132331323413235132361323713238132391324013241132421324313244132451324613247132481324913250132511325213253132541325513256132571325813259132601326113262132631326413265132661326713268132691327013271132721327313274132751327613277132781327913280132811328213283132841328513286132871328813289132901329113292132931329413295132961329713298132991330013301133021330313304133051330613307133081330913310133111331213313133141331513316133171331813319133201332113322133231332413325133261332713328133291333013331133321333313334133351333613337133381333913340133411334213343133441334513346133471334813349133501335113352133531335413355133561335713358133591336013361133621336313364133651336613367133681336913370133711337213373133741337513376133771337813379133801338113382133831338413385133861338713388133891339013391133921339313394133951339613397133981339913400134011340213403134041340513406134071340813409134101341113412134131341413415134161341713418134191342013421134221342313424134251342613427134281342913430134311343213433134341343513436134371343813439134401344113442134431344413445134461344713448134491345013451134521345313454134551345613457134581345913460134611346213463134641346513466134671346813469134701347113472134731347413475134761347713478134791348013481134821348313484134851348613487134881348913490134911349213493134941349513496134971349813499135001350113502135031350413505135061350713508135091351013511135121351313514135151351613517135181351913520135211352213523135241352513526135271352813529135301353113532135331353413535135361353713538135391354013541135421354313544135451354613547135481354913550135511355213553135541355513556135571355813559135601356113562135631356413565135661356713568135691357013571135721357313574135751357613577135781357913580135811358213583135841358513586135871358813589135901359113592135931359413595135961359713598135991360013601136021360313604136051360613607136081360913610136111361213613136141361513616136171361813619136201362113622136231362413625136261362713628136291363013631136321363313634136351363613637136381363913640136411364213643136441364513646136471364813649136501365113652136531365413655136561365713658136591366013661136621366313664136651366613667136681366913670136711367213673136741367513676136771367813679136801368113682136831368413685136861368713688136891369013691136921369313694136951369613697136981369913700137011370213703137041370513706137071370813709137101371113712137131371413715137161371713718137191372013721137221372313724137251372613727137281372913730137311373213733137341373513736137371373813739137401374113742137431374413745137461374713748137491375013751137521375313754137551375613757137581375913760137611376213763137641376513766137671376813769137701377113772137731377413775137761377713778137791378013781137821378313784137851378613787137881378913790137911379213793137941379513796137971379813799138001380113802138031380413805138061380713808138091381013811138121381313814138151381613817138181381913820138211382213823138241382513826138271382813829138301383113832138331383413835138361383713838138391384013841138421384313844138451384613847138481384913850138511385213853138541385513856138571385813859138601386113862138631386413865138661386713868138691387013871138721387313874138751387613877138781387913880138811388213883138841388513886138871388813889138901389113892138931389413895138961389713898138991390013901139021390313904139051390613907139081390913910139111391213913139141391513916139171391813919139201392113922139231392413925139261392713928139291393013931139321393313934139351393613937139381393913940139411394213943139441394513946139471394813949139501395113952139531395413955139561395713958139591396013961139621396313964139651396613967139681396913970139711397213973139741397513976139771397813979139801398113982139831398413985139861398713988139891399013991139921399313994139951399613997139981399914000140011400214003140041400514006140071400814009140101401114012140131401414015140161401714018140191402014021140221402314024140251402614027140281402914030140311403214033140341403514036140371403814039140401404114042140431404414045140461404714048140491405014051140521405314054140551405614057140581405914060140611406214063140641406514066140671406814069140701407114072140731407414075140761407714078140791408014081140821408314084140851408614087140881408914090140911409214093140941409514096140971409814099141001410114102141031410414105141061410714108141091411014111141121411314114141151411614117141181411914120141211412214123141241412514126141271412814129141301413114132141331413414135141361413714138141391414014141141421414314144141451414614147141481414914150141511415214153141541415514156141571415814159141601416114162141631416414165141661416714168141691417014171141721417314174141751417614177141781417914180141811418214183141841418514186141871418814189141901419114192141931419414195141961419714198141991420014201142021420314204142051420614207142081420914210142111421214213142141421514216142171421814219142201422114222142231422414225142261422714228142291423014231142321423314234142351423614237142381423914240142411424214243142441424514246142471424814249142501425114252142531425414255142561425714258142591426014261142621426314264142651426614267142681426914270142711427214273142741427514276142771427814279142801428114282142831428414285142861428714288142891429014291142921429314294142951429614297142981429914300143011430214303143041430514306143071430814309143101431114312143131431414315143161431714318143191432014321143221432314324143251432614327143281432914330143311433214333143341433514336143371433814339143401434114342143431434414345143461434714348143491435014351143521435314354143551435614357143581435914360143611436214363143641436514366143671436814369143701437114372143731437414375143761437714378143791438014381143821438314384143851438614387143881438914390143911439214393143941439514396143971439814399144001440114402144031440414405144061440714408144091441014411144121441314414144151441614417144181441914420144211442214423144241442514426144271442814429144301443114432144331443414435144361443714438144391444014441144421444314444144451444614447144481444914450144511445214453144541445514456144571445814459144601446114462144631446414465144661446714468144691447014471144721447314474144751447614477144781447914480144811448214483144841448514486144871448814489144901449114492144931449414495144961449714498144991450014501145021450314504145051450614507145081450914510145111451214513145141451514516145171451814519145201452114522145231452414525145261452714528145291453014531145321453314534145351453614537145381453914540145411454214543145441454514546145471454814549145501455114552145531455414555145561455714558145591456014561145621456314564145651456614567145681456914570145711457214573145741457514576145771457814579145801458114582145831458414585145861458714588145891459014591145921459314594145951459614597145981459914600146011460214603146041460514606146071460814609146101461114612146131461414615146161461714618146191462014621146221462314624146251462614627146281462914630146311463214633146341463514636146371463814639146401464114642146431464414645146461464714648146491465014651146521465314654146551465614657146581465914660146611466214663146641466514666146671466814669146701467114672146731467414675146761467714678146791468014681146821468314684146851468614687146881468914690146911469214693146941469514696146971469814699147001470114702147031470414705147061470714708147091471014711147121471314714147151471614717147181471914720147211472214723147241472514726147271472814729147301473114732147331473414735147361473714738147391474014741147421474314744147451474614747147481474914750147511475214753147541475514756147571475814759147601476114762147631476414765147661476714768147691477014771147721477314774147751477614777147781477914780147811478214783147841478514786147871478814789147901479114792147931479414795147961479714798147991480014801148021480314804148051480614807148081480914810148111481214813148141481514816148171481814819148201482114822148231482414825148261482714828148291483014831148321483314834148351483614837148381483914840148411484214843148441484514846148471484814849148501485114852148531485414855148561485714858148591486014861148621486314864148651486614867148681486914870148711487214873148741487514876148771487814879148801488114882148831488414885148861488714888148891489014891148921489314894148951489614897148981489914900149011490214903149041490514906149071490814909149101491114912149131491414915149161491714918149191492014921149221492314924149251492614927149281492914930149311493214933149341493514936149371493814939149401494114942149431494414945149461494714948149491495014951149521495314954149551495614957149581495914960149611496214963149641496514966149671496814969149701497114972149731497414975149761497714978149791498014981149821498314984149851498614987149881498914990149911499214993149941499514996149971499814999150001500115002150031500415005150061500715008150091501015011150121501315014150151501615017150181501915020150211502215023150241502515026150271502815029150301503115032150331503415035150361503715038150391504015041150421504315044150451504615047150481504915050150511505215053150541505515056150571505815059150601506115062150631506415065150661506715068150691507015071150721507315074150751507615077150781507915080150811508215083150841508515086150871508815089150901509115092150931509415095150961509715098150991510015101151021510315104151051510615107151081510915110151111511215113151141511515116151171511815119151201512115122151231512415125151261512715128151291513015131151321513315134151351513615137151381513915140151411514215143151441514515146151471514815149151501515115152151531515415155151561515715158151591516015161151621516315164151651516615167151681516915170151711517215173151741517515176151771517815179151801518115182151831518415185151861518715188151891519015191151921519315194151951519615197151981519915200152011520215203152041520515206152071520815209152101521115212152131521415215152161521715218152191522015221152221522315224152251522615227152281522915230152311523215233152341523515236152371523815239152401524115242152431524415245152461524715248152491525015251152521525315254152551525615257152581525915260152611526215263152641526515266152671526815269152701527115272152731527415275152761527715278152791528015281152821528315284152851528615287152881528915290152911529215293152941529515296152971529815299153001530115302153031530415305153061530715308153091531015311153121531315314153151531615317153181531915320153211532215323153241532515326153271532815329153301533115332153331533415335153361533715338153391534015341153421534315344153451534615347153481534915350153511535215353153541535515356153571535815359153601536115362153631536415365153661536715368153691537015371153721537315374153751537615377153781537915380153811538215383153841538515386153871538815389153901539115392153931539415395153961539715398153991540015401154021540315404154051540615407154081540915410154111541215413154141541515416154171541815419154201542115422154231542415425154261542715428154291543015431154321543315434154351543615437154381543915440154411544215443154441544515446154471544815449154501545115452154531545415455154561545715458154591546015461154621546315464154651546615467154681546915470154711547215473154741547515476154771547815479154801548115482154831548415485154861548715488154891549015491154921549315494154951549615497154981549915500155011550215503155041550515506155071550815509155101551115512155131551415515155161551715518155191552015521155221552315524155251552615527155281552915530155311553215533155341553515536155371553815539155401554115542155431554415545155461554715548155491555015551155521555315554155551555615557155581555915560155611556215563155641556515566155671556815569155701557115572155731557415575155761557715578155791558015581155821558315584155851558615587155881558915590155911559215593155941559515596155971559815599156001560115602156031560415605156061560715608156091561015611156121561315614156151561615617156181561915620156211562215623156241562515626156271562815629156301563115632156331563415635156361563715638156391564015641156421564315644156451564615647156481564915650156511565215653156541565515656156571565815659156601566115662156631566415665156661566715668156691567015671156721567315674156751567615677156781567915680156811568215683156841568515686156871568815689156901569115692156931569415695156961569715698156991570015701157021570315704157051570615707157081570915710157111571215713157141571515716157171571815719157201572115722157231572415725157261572715728157291573015731157321573315734157351573615737157381573915740157411574215743157441574515746157471574815749157501575115752157531575415755157561575715758157591576015761157621576315764157651576615767157681576915770157711577215773157741577515776157771577815779157801578115782157831578415785157861578715788157891579015791157921579315794157951579615797157981579915800158011580215803158041580515806158071580815809158101581115812158131581415815158161581715818158191582015821158221582315824158251582615827158281582915830158311583215833158341583515836158371583815839158401584115842158431584415845158461584715848158491585015851158521585315854158551585615857158581585915860158611586215863158641586515866158671586815869158701587115872158731587415875158761587715878158791588015881158821588315884158851588615887158881588915890158911589215893158941589515896158971589815899159001590115902159031590415905159061590715908159091591015911159121591315914159151591615917159181591915920159211592215923159241592515926159271592815929159301593115932159331593415935159361593715938159391594015941159421594315944159451594615947159481594915950159511595215953159541595515956159571595815959159601596115962159631596415965159661596715968159691597015971159721597315974159751597615977159781597915980159811598215983159841598515986159871598815989159901599115992159931599415995159961599715998159991600016001160021600316004160051600616007160081600916010160111601216013160141601516016160171601816019160201602116022160231602416025160261602716028160291603016031160321603316034160351603616037160381603916040160411604216043160441604516046160471604816049160501605116052160531605416055160561605716058160591606016061160621606316064160651606616067160681606916070160711607216073160741607516076160771607816079160801608116082160831608416085160861608716088160891609016091160921609316094160951609616097160981609916100161011610216103161041610516106161071610816109161101611116112161131611416115161161611716118161191612016121161221612316124161251612616127161281612916130161311613216133161341613516136161371613816139161401614116142161431614416145161461614716148161491615016151161521615316154161551615616157161581615916160161611616216163161641616516166161671616816169161701617116172161731617416175161761617716178161791618016181161821618316184161851618616187161881618916190161911619216193161941619516196161971619816199162001620116202162031620416205162061620716208162091621016211162121621316214162151621616217162181621916220162211622216223162241622516226162271622816229162301623116232162331623416235162361623716238162391624016241162421624316244162451624616247162481624916250162511625216253162541625516256162571625816259162601626116262162631626416265162661626716268162691627016271162721627316274162751627616277162781627916280162811628216283162841628516286162871628816289162901629116292162931629416295162961629716298162991630016301163021630316304163051630616307163081630916310163111631216313163141631516316163171631816319163201632116322163231632416325163261632716328163291633016331163321633316334163351633616337163381633916340163411634216343163441634516346163471634816349163501635116352163531635416355163561635716358163591636016361163621636316364163651636616367163681636916370163711637216373163741637516376163771637816379163801638116382163831638416385163861638716388163891639016391163921639316394163951639616397163981639916400164011640216403164041640516406164071640816409164101641116412164131641416415164161641716418164191642016421164221642316424164251642616427164281642916430164311643216433164341643516436164371643816439164401644116442164431644416445164461644716448164491645016451164521645316454164551645616457164581645916460164611646216463164641646516466164671646816469164701647116472164731647416475164761647716478164791648016481164821648316484164851648616487164881648916490164911649216493164941649516496164971649816499165001650116502165031650416505165061650716508165091651016511165121651316514165151651616517165181651916520165211652216523165241652516526165271652816529165301653116532165331653416535165361653716538165391654016541165421654316544165451654616547165481654916550165511655216553165541655516556165571655816559165601656116562165631656416565165661656716568165691657016571165721657316574165751657616577165781657916580165811658216583165841658516586165871658816589165901659116592165931659416595165961659716598165991660016601166021660316604166051660616607166081660916610166111661216613166141661516616166171661816619166201662116622166231662416625166261662716628166291663016631166321663316634166351663616637166381663916640166411664216643166441664516646166471664816649166501665116652166531665416655166561665716658166591666016661166621666316664166651666616667166681666916670166711667216673166741667516676166771667816679166801668116682166831668416685166861668716688166891669016691166921669316694166951669616697166981669916700167011670216703167041670516706167071670816709167101671116712167131671416715167161671716718167191672016721167221672316724167251672616727167281672916730167311673216733167341673516736167371673816739167401674116742167431674416745167461674716748167491675016751167521675316754167551675616757167581675916760167611676216763167641676516766167671676816769167701677116772167731677416775167761677716778167791678016781167821678316784167851678616787167881678916790167911679216793167941679516796167971679816799168001680116802168031680416805168061680716808168091681016811168121681316814168151681616817168181681916820168211682216823168241682516826168271682816829168301683116832168331683416835168361683716838168391684016841168421684316844168451684616847168481684916850168511685216853168541685516856168571685816859168601686116862168631686416865168661686716868168691687016871168721687316874168751687616877168781687916880168811688216883168841688516886168871688816889168901689116892168931689416895168961689716898168991690016901169021690316904169051690616907169081690916910169111691216913169141691516916169171691816919169201692116922169231692416925169261692716928169291693016931169321693316934169351693616937169381693916940169411694216943169441694516946169471694816949169501695116952169531695416955169561695716958169591696016961169621696316964169651696616967169681696916970169711697216973169741697516976169771697816979169801698116982169831698416985169861698716988169891699016991169921699316994169951699616997169981699917000170011700217003170041700517006170071700817009170101701117012170131701417015170161701717018170191702017021170221702317024170251702617027170281702917030170311703217033170341703517036170371703817039170401704117042170431704417045170461704717048170491705017051170521705317054170551705617057170581705917060170611706217063170641706517066170671706817069170701707117072170731707417075170761707717078170791708017081170821708317084170851708617087170881708917090170911709217093170941709517096170971709817099171001710117102171031710417105171061710717108171091711017111171121711317114171151711617117171181711917120171211712217123171241712517126171271712817129171301713117132171331713417135171361713717138171391714017141171421714317144171451714617147171481714917150171511715217153171541715517156171571715817159171601716117162171631716417165171661716717168171691717017171171721717317174171751717617177171781717917180171811718217183171841718517186171871718817189171901719117192171931719417195171961719717198171991720017201172021720317204172051720617207172081720917210172111721217213172141721517216172171721817219172201722117222172231722417225172261722717228172291723017231172321723317234172351723617237172381723917240172411724217243172441724517246172471724817249172501725117252172531725417255172561725717258172591726017261172621726317264172651726617267172681726917270172711727217273172741727517276172771727817279172801728117282172831728417285172861728717288172891729017291172921729317294172951729617297172981729917300173011730217303173041730517306173071730817309173101731117312173131731417315
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include <wlan_ipa_obj_mgmt_api.h>
  20. #include <qdf_types.h>
  21. #include <qdf_lock.h>
  22. #include <qdf_net_types.h>
  23. #include <qdf_lro.h>
  24. #include <qdf_module.h>
  25. #include <hal_hw_headers.h>
  26. #include <hal_api.h>
  27. #include <hif.h>
  28. #include <htt.h>
  29. #include <wdi_event.h>
  30. #include <queue.h>
  31. #include "dp_types.h"
  32. #include "dp_internal.h"
  33. #include "dp_tx.h"
  34. #include "dp_tx_desc.h"
  35. #include "dp_rx.h"
  36. #ifdef DP_RATETABLE_SUPPORT
  37. #include "dp_ratetable.h"
  38. #endif
  39. #include <cdp_txrx_handle.h>
  40. #include <wlan_cfg.h>
  41. #include <wlan_utility.h>
  42. #include "cdp_txrx_cmn_struct.h"
  43. #include "cdp_txrx_stats_struct.h"
  44. #include "cdp_txrx_cmn_reg.h"
  45. #include <qdf_util.h>
  46. #include "dp_peer.h"
  47. #include "htt_stats.h"
  48. #include "dp_htt.h"
  49. #ifdef WLAN_SUPPORT_RX_FISA
  50. #include <wlan_dp_fisa_rx.h>
  51. #endif
  52. #include "htt_ppdu_stats.h"
  53. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  54. #include "cfg_ucfg_api.h"
  55. #include <wlan_module_ids.h>
  56. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  57. #include "cdp_txrx_flow_ctrl_v2.h"
  58. #else
  59. static inline void
  60. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  61. {
  62. return;
  63. }
  64. #endif
  65. #ifdef WIFI_MONITOR_SUPPORT
  66. #include <dp_mon.h>
  67. #endif
  68. #include "dp_ipa.h"
  69. #ifdef FEATURE_WDS
  70. #include "dp_txrx_wds.h"
  71. #endif
  72. #ifdef WLAN_SUPPORT_MSCS
  73. #include "dp_mscs.h"
  74. #endif
  75. #ifdef WLAN_SUPPORT_MESH_LATENCY
  76. #include "dp_mesh_latency.h"
  77. #endif
  78. #ifdef WLAN_SUPPORT_SCS
  79. #include "dp_scs.h"
  80. #endif
  81. #ifdef ATH_SUPPORT_IQUE
  82. #include "dp_txrx_me.h"
  83. #endif
  84. #if defined(DP_CON_MON)
  85. #ifndef REMOVE_PKT_LOG
  86. #include <pktlog_ac_api.h>
  87. #include <pktlog_ac.h>
  88. #endif
  89. #endif
  90. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  91. #include <wlan_dp_swlm.h>
  92. #endif
  93. #ifdef CONFIG_SAWF_DEF_QUEUES
  94. #include "dp_sawf.h"
  95. #endif
  96. #ifdef WLAN_FEATURE_PEER_TXQ_FLUSH_CONF
  97. #include <target_if_dp.h>
  98. #endif
  99. #ifdef WLAN_FEATURE_STATS_EXT
  100. #define INIT_RX_HW_STATS_LOCK(_soc) \
  101. qdf_spinlock_create(&(_soc)->rx_hw_stats_lock)
  102. #define DEINIT_RX_HW_STATS_LOCK(_soc) \
  103. qdf_spinlock_destroy(&(_soc)->rx_hw_stats_lock)
  104. #else
  105. #define INIT_RX_HW_STATS_LOCK(_soc) /* no op */
  106. #define DEINIT_RX_HW_STATS_LOCK(_soc) /* no op */
  107. #endif
  108. #if defined(DP_PEER_EXTENDED_API) || defined(WLAN_DP_PENDING_MEM_FLUSH)
  109. #define SET_PEER_REF_CNT_ONE(_peer) \
  110. qdf_atomic_set(&(_peer)->ref_cnt, 1)
  111. #else
  112. #define SET_PEER_REF_CNT_ONE(_peer)
  113. #endif
  114. #ifdef WLAN_SYSFS_DP_STATS
  115. /* sysfs event wait time for firmware stat request unit milliseconds */
  116. #define WLAN_SYSFS_STAT_REQ_WAIT_MS 3000
  117. #endif
  118. #ifdef QCA_DP_ENABLE_TX_COMP_RING4
  119. #define TXCOMP_RING4_NUM 3
  120. #else
  121. #define TXCOMP_RING4_NUM WBM2SW_TXCOMP_RING4_NUM
  122. #endif
  123. #ifdef QCA_DP_TX_FW_METADATA_V2
  124. #define DP_TX_TCL_METADATA_PDEV_ID_SET(_var, _val) \
  125. HTT_TX_TCL_METADATA_V2_PDEV_ID_SET(_var, _val)
  126. #else
  127. #define DP_TX_TCL_METADATA_PDEV_ID_SET(_var, _val) \
  128. HTT_TX_TCL_METADATA_PDEV_ID_SET(_var, _val)
  129. #endif
  130. QDF_COMPILE_TIME_ASSERT(max_rx_rings_check,
  131. MAX_REO_DEST_RINGS == CDP_MAX_RX_RINGS);
  132. QDF_COMPILE_TIME_ASSERT(max_tx_rings_check,
  133. MAX_TCL_DATA_RINGS == CDP_MAX_TX_COMP_RINGS);
  134. #define dp_init_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_INIT, params)
  135. #define dp_init_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_INIT, params)
  136. #define dp_init_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_INIT, params)
  137. #define dp_init_info(params...) \
  138. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_INIT, ## params)
  139. #define dp_init_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_INIT, params)
  140. #define dp_vdev_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_VDEV, params)
  141. #define dp_vdev_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_VDEV, params)
  142. #define dp_vdev_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_VDEV, params)
  143. #define dp_vdev_info(params...) \
  144. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_VDEV, ## params)
  145. #define dp_vdev_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_VDEV, params)
  146. void dp_configure_arch_ops(struct dp_soc *soc);
  147. qdf_size_t dp_get_soc_context_size(uint16_t device_id);
  148. /*
  149. * The max size of cdp_peer_stats_param_t is limited to 16 bytes.
  150. * If the buffer size is exceeding this size limit,
  151. * dp_txrx_get_peer_stats is to be used instead.
  152. */
  153. QDF_COMPILE_TIME_ASSERT(cdp_peer_stats_param_t_max_size,
  154. (sizeof(cdp_peer_stats_param_t) <= 16));
  155. #ifdef WLAN_FEATURE_DP_EVENT_HISTORY
  156. /*
  157. * If WLAN_CFG_INT_NUM_CONTEXTS is changed, HIF_NUM_INT_CONTEXTS
  158. * also should be updated accordingly
  159. */
  160. QDF_COMPILE_TIME_ASSERT(num_intr_grps,
  161. HIF_NUM_INT_CONTEXTS == WLAN_CFG_INT_NUM_CONTEXTS);
  162. /*
  163. * HIF_EVENT_HIST_MAX should always be power of 2
  164. */
  165. QDF_COMPILE_TIME_ASSERT(hif_event_history_size,
  166. (HIF_EVENT_HIST_MAX & (HIF_EVENT_HIST_MAX - 1)) == 0);
  167. #endif /* WLAN_FEATURE_DP_EVENT_HISTORY */
  168. /*
  169. * If WLAN_CFG_INT_NUM_CONTEXTS is changed,
  170. * WLAN_CFG_INT_NUM_CONTEXTS_MAX should also be updated
  171. */
  172. QDF_COMPILE_TIME_ASSERT(wlan_cfg_num_int_ctxs,
  173. WLAN_CFG_INT_NUM_CONTEXTS_MAX >=
  174. WLAN_CFG_INT_NUM_CONTEXTS);
  175. static QDF_STATUS dp_sysfs_deinitialize_stats(struct dp_soc *soc_hdl);
  176. static QDF_STATUS dp_sysfs_initialize_stats(struct dp_soc *soc_hdl);
  177. static void dp_pdev_srng_deinit(struct dp_pdev *pdev);
  178. static QDF_STATUS dp_pdev_srng_init(struct dp_pdev *pdev);
  179. static void dp_pdev_srng_free(struct dp_pdev *pdev);
  180. static QDF_STATUS dp_pdev_srng_alloc(struct dp_pdev *pdev);
  181. static void dp_soc_srng_deinit(struct dp_soc *soc);
  182. static QDF_STATUS dp_soc_srng_init(struct dp_soc *soc);
  183. static void dp_soc_srng_free(struct dp_soc *soc);
  184. static QDF_STATUS dp_soc_srng_alloc(struct dp_soc *soc);
  185. static void dp_soc_cfg_init(struct dp_soc *soc);
  186. static void dp_soc_cfg_attach(struct dp_soc *soc);
  187. static inline
  188. QDF_STATUS dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  189. struct cdp_pdev_attach_params *params);
  190. static int dp_pdev_post_attach_wifi3(struct cdp_soc_t *psoc, uint8_t pdev_id);
  191. static QDF_STATUS
  192. dp_pdev_init_wifi3(struct cdp_soc_t *txrx_soc,
  193. HTC_HANDLE htc_handle,
  194. qdf_device_t qdf_osdev,
  195. uint8_t pdev_id);
  196. static QDF_STATUS
  197. dp_pdev_deinit_wifi3(struct cdp_soc_t *psoc, uint8_t pdev_id, int force);
  198. static void dp_soc_detach_wifi3(struct cdp_soc_t *txrx_soc);
  199. static void dp_soc_deinit_wifi3(struct cdp_soc_t *txrx_soc);
  200. void *dp_soc_init(struct dp_soc *soc, HTC_HANDLE htc_handle,
  201. struct hif_opaque_softc *hif_handle);
  202. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force);
  203. static QDF_STATUS dp_pdev_detach_wifi3(struct cdp_soc_t *psoc,
  204. uint8_t pdev_id,
  205. int force);
  206. static struct dp_soc *
  207. dp_soc_attach(struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  208. struct cdp_soc_attach_params *params);
  209. static inline QDF_STATUS dp_peer_create_wifi3(struct cdp_soc_t *soc_hdl,
  210. uint8_t vdev_id,
  211. uint8_t *peer_mac_addr,
  212. enum cdp_peer_type peer_type);
  213. static QDF_STATUS dp_peer_delete_wifi3(struct cdp_soc_t *soc_hdl,
  214. uint8_t vdev_id,
  215. uint8_t *peer_mac, uint32_t bitmap,
  216. enum cdp_peer_type peer_type);
  217. static void dp_vdev_flush_peers(struct cdp_vdev *vdev_handle,
  218. bool unmap_only,
  219. bool mlo_peers_only);
  220. #ifdef ENABLE_VERBOSE_DEBUG
  221. bool is_dp_verbose_debug_enabled;
  222. #endif
  223. #if defined(WLAN_CFR_ENABLE) && defined(WLAN_ENH_CFR_ENABLE)
  224. static bool dp_get_cfr_rcc(struct cdp_soc_t *soc_hdl, uint8_t pdev_id);
  225. static void dp_set_cfr_rcc(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  226. bool enable);
  227. static inline void
  228. dp_get_cfr_dbg_stats(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  229. struct cdp_cfr_rcc_stats *cfr_rcc_stats);
  230. static inline void
  231. dp_clear_cfr_dbg_stats(struct cdp_soc_t *soc_hdl, uint8_t pdev_id);
  232. #endif
  233. static QDF_STATUS dp_init_tx_ring_pair_by_index(struct dp_soc *soc,
  234. uint8_t index);
  235. static void dp_deinit_tx_pair_by_index(struct dp_soc *soc, int index);
  236. static void dp_free_tx_ring_pair_by_index(struct dp_soc *soc, uint8_t index);
  237. static QDF_STATUS dp_alloc_tx_ring_pair_by_index(struct dp_soc *soc,
  238. uint8_t index);
  239. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc,
  240. enum hal_ring_type ring_type,
  241. int ring_num);
  242. #ifdef FEATURE_AST
  243. void dp_print_mlo_ast_stats(struct dp_soc *soc);
  244. #endif
  245. #ifdef DP_UMAC_HW_RESET_SUPPORT
  246. static QDF_STATUS dp_umac_reset_handle_pre_reset(struct dp_soc *soc);
  247. static QDF_STATUS dp_umac_reset_handle_post_reset(struct dp_soc *soc);
  248. static QDF_STATUS dp_umac_reset_handle_post_reset_complete(struct dp_soc *soc);
  249. #endif
  250. #define DP_INTR_POLL_TIMER_MS 5
  251. #define MON_VDEV_TIMER_INIT 0x1
  252. #define MON_VDEV_TIMER_RUNNING 0x2
  253. #define DP_MCS_LENGTH (6*MAX_MCS)
  254. #define DP_CURR_FW_STATS_AVAIL 19
  255. #define DP_HTT_DBG_EXT_STATS_MAX 256
  256. #define DP_MAX_SLEEP_TIME 100
  257. #ifndef QCA_WIFI_3_0_EMU
  258. #define SUSPEND_DRAIN_WAIT 500
  259. #else
  260. #define SUSPEND_DRAIN_WAIT 3000
  261. #endif
  262. #ifdef IPA_OFFLOAD
  263. /* Exclude IPA rings from the interrupt context */
  264. #define TX_RING_MASK_VAL 0xb
  265. #define RX_RING_MASK_VAL 0x7
  266. #else
  267. #define TX_RING_MASK_VAL 0xF
  268. #define RX_RING_MASK_VAL 0xF
  269. #endif
  270. #define STR_MAXLEN 64
  271. #define RNG_ERR "SRNG setup failed for"
  272. /**
  273. * default_dscp_tid_map - Default DSCP-TID mapping
  274. *
  275. * DSCP TID
  276. * 000000 0
  277. * 001000 1
  278. * 010000 2
  279. * 011000 3
  280. * 100000 4
  281. * 101000 5
  282. * 110000 6
  283. * 111000 7
  284. */
  285. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  286. 0, 0, 0, 0, 0, 0, 0, 0,
  287. 1, 1, 1, 1, 1, 1, 1, 1,
  288. 2, 2, 2, 2, 2, 2, 2, 2,
  289. 3, 3, 3, 3, 3, 3, 3, 3,
  290. 4, 4, 4, 4, 4, 4, 4, 4,
  291. 5, 5, 5, 5, 5, 5, 5, 5,
  292. 6, 6, 6, 6, 6, 6, 6, 6,
  293. 7, 7, 7, 7, 7, 7, 7, 7,
  294. };
  295. /**
  296. * default_pcp_tid_map - Default PCP-TID mapping
  297. *
  298. * PCP TID
  299. * 000 0
  300. * 001 1
  301. * 010 2
  302. * 011 3
  303. * 100 4
  304. * 101 5
  305. * 110 6
  306. * 111 7
  307. */
  308. static uint8_t default_pcp_tid_map[PCP_TID_MAP_MAX] = {
  309. 0, 1, 2, 3, 4, 5, 6, 7,
  310. };
  311. /**
  312. * @brief Cpu to tx ring map
  313. */
  314. uint8_t
  315. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS_MAX] = {
  316. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  317. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  318. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  319. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  320. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3},
  321. #ifdef WLAN_TX_PKT_CAPTURE_ENH
  322. {0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1}
  323. #endif
  324. };
  325. qdf_export_symbol(dp_cpu_ring_map);
  326. /**
  327. * @brief Select the type of statistics
  328. */
  329. enum dp_stats_type {
  330. STATS_FW = 0,
  331. STATS_HOST = 1,
  332. STATS_TYPE_MAX = 2,
  333. };
  334. /**
  335. * @brief General Firmware statistics options
  336. *
  337. */
  338. enum dp_fw_stats {
  339. TXRX_FW_STATS_INVALID = -1,
  340. };
  341. /**
  342. * dp_stats_mapping_table - Firmware and Host statistics
  343. * currently supported
  344. */
  345. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  346. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  347. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  348. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  349. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  350. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  351. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  352. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  353. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  354. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  355. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  356. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  357. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  358. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  359. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  360. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  361. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  362. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  363. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  364. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  365. /* Last ENUM for HTT FW STATS */
  366. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  367. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  368. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  369. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  370. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  371. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  372. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  373. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  374. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  375. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  376. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  377. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  378. {TXRX_FW_STATS_INVALID, TXRX_NAPI_STATS},
  379. {TXRX_FW_STATS_INVALID, TXRX_SOC_INTERRUPT_STATS},
  380. {TXRX_FW_STATS_INVALID, TXRX_SOC_FSE_STATS},
  381. {TXRX_FW_STATS_INVALID, TXRX_HAL_REG_WRITE_STATS},
  382. {TXRX_FW_STATS_INVALID, TXRX_SOC_REO_HW_DESC_DUMP},
  383. {TXRX_FW_STATS_INVALID, TXRX_SOC_WBM_IDLE_HPTP_DUMP},
  384. {TXRX_FW_STATS_INVALID, TXRX_SRNG_USAGE_WM_STATS},
  385. {HTT_DBG_EXT_STATS_PDEV_RX_RATE_EXT, TXRX_HOST_STATS_INVALID},
  386. {HTT_DBG_EXT_STATS_TX_SOUNDING_INFO, TXRX_HOST_STATS_INVALID}
  387. };
  388. /* MCL specific functions */
  389. #if defined(DP_CON_MON)
  390. #ifdef DP_CON_MON_MSI_ENABLED
  391. /**
  392. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  393. * @soc: pointer to dp_soc handle
  394. * @intr_ctx_num: interrupt context number for which mon mask is needed
  395. *
  396. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  397. * This function is returning 0, since in interrupt mode(softirq based RX),
  398. * we donot want to process monitor mode rings in a softirq.
  399. *
  400. * So, in case packet log is enabled for SAP/STA/P2P modes,
  401. * regular interrupt processing will not process monitor mode rings. It would be
  402. * done in a separate timer context.
  403. *
  404. * Return: 0
  405. */
  406. static inline uint32_t
  407. dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  408. {
  409. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  410. }
  411. #else
  412. /**
  413. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  414. * @soc: pointer to dp_soc handle
  415. * @intr_ctx_num: interrupt context number for which mon mask is needed
  416. *
  417. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  418. * This function is returning 0, since in interrupt mode(softirq based RX),
  419. * we donot want to process monitor mode rings in a softirq.
  420. *
  421. * So, in case packet log is enabled for SAP/STA/P2P modes,
  422. * regular interrupt processing will not process monitor mode rings. It would be
  423. * done in a separate timer context.
  424. *
  425. * Return: 0
  426. */
  427. static inline uint32_t
  428. dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  429. {
  430. return 0;
  431. }
  432. #endif
  433. #ifdef IPA_OFFLOAD
  434. /**
  435. * dp_get_num_rx_contexts() - get number of RX contexts
  436. * @soc_hdl: cdp opaque soc handle
  437. *
  438. * Return: number of RX contexts
  439. */
  440. static int dp_get_num_rx_contexts(struct cdp_soc_t *soc_hdl)
  441. {
  442. int num_rx_contexts;
  443. uint32_t reo_ring_map;
  444. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  445. reo_ring_map = wlan_cfg_get_reo_rings_mapping(soc->wlan_cfg_ctx);
  446. switch (soc->arch_id) {
  447. case CDP_ARCH_TYPE_BE:
  448. /* 2 REO rings are used for IPA */
  449. reo_ring_map &= ~(BIT(3) | BIT(7));
  450. break;
  451. case CDP_ARCH_TYPE_LI:
  452. /* 1 REO ring is used for IPA */
  453. reo_ring_map &= ~BIT(3);
  454. break;
  455. default:
  456. dp_err("unknown arch_id 0x%x", soc->arch_id);
  457. QDF_BUG(0);
  458. }
  459. /*
  460. * qdf_get_hweight32 prefer over qdf_get_hweight8 in case map is scaled
  461. * in future
  462. */
  463. num_rx_contexts = qdf_get_hweight32(reo_ring_map);
  464. return num_rx_contexts;
  465. }
  466. #else
  467. static int dp_get_num_rx_contexts(struct cdp_soc_t *soc_hdl)
  468. {
  469. int num_rx_contexts;
  470. uint32_t reo_config;
  471. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  472. reo_config = wlan_cfg_get_reo_rings_mapping(soc->wlan_cfg_ctx);
  473. /*
  474. * qdf_get_hweight32 prefer over qdf_get_hweight8 in case map is scaled
  475. * in future
  476. */
  477. num_rx_contexts = qdf_get_hweight32(reo_config);
  478. return num_rx_contexts;
  479. }
  480. #endif
  481. #else
  482. /**
  483. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  484. * @soc: pointer to dp_soc handle
  485. * @intr_ctx_num: interrupt context number for which mon mask is needed
  486. *
  487. * Return: mon mask value
  488. */
  489. static inline
  490. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  491. {
  492. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  493. }
  494. /**
  495. * dp_soc_reset_mon_intr_mask() - reset mon intr mask
  496. * @soc: pointer to dp_soc handle
  497. *
  498. * Return:
  499. */
  500. void dp_soc_reset_mon_intr_mask(struct dp_soc *soc)
  501. {
  502. int i;
  503. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  504. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  505. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  506. }
  507. }
  508. qdf_export_symbol(dp_soc_reset_mon_intr_mask);
  509. /*
  510. * dp_service_lmac_rings()- timer to reap lmac rings
  511. * @arg: SoC Handle
  512. *
  513. * Return:
  514. *
  515. */
  516. static void dp_service_lmac_rings(void *arg)
  517. {
  518. struct dp_soc *soc = (struct dp_soc *)arg;
  519. int ring = 0, i;
  520. struct dp_pdev *pdev = NULL;
  521. union dp_rx_desc_list_elem_t *desc_list = NULL;
  522. union dp_rx_desc_list_elem_t *tail = NULL;
  523. /* Process LMAC interrupts */
  524. for (ring = 0 ; ring < MAX_NUM_LMAC_HW; ring++) {
  525. int mac_for_pdev = ring;
  526. struct dp_srng *rx_refill_buf_ring;
  527. pdev = dp_get_pdev_for_lmac_id(soc, mac_for_pdev);
  528. if (!pdev)
  529. continue;
  530. rx_refill_buf_ring = &soc->rx_refill_buf_ring[mac_for_pdev];
  531. dp_monitor_process(soc, NULL, mac_for_pdev,
  532. QCA_NAPI_BUDGET);
  533. for (i = 0;
  534. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  535. dp_rxdma_err_process(&soc->intr_ctx[i], soc,
  536. mac_for_pdev,
  537. QCA_NAPI_BUDGET);
  538. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF,
  539. mac_for_pdev))
  540. dp_rx_buffers_replenish(soc, mac_for_pdev,
  541. rx_refill_buf_ring,
  542. &soc->rx_desc_buf[mac_for_pdev],
  543. 0, &desc_list, &tail, false);
  544. }
  545. qdf_timer_mod(&soc->lmac_reap_timer, DP_INTR_POLL_TIMER_MS);
  546. }
  547. #endif
  548. #ifdef FEATURE_MEC
  549. void dp_peer_mec_flush_entries(struct dp_soc *soc)
  550. {
  551. unsigned int index;
  552. struct dp_mec_entry *mecentry, *mecentry_next;
  553. TAILQ_HEAD(, dp_mec_entry) free_list;
  554. TAILQ_INIT(&free_list);
  555. if (!soc->mec_hash.mask)
  556. return;
  557. if (!soc->mec_hash.bins)
  558. return;
  559. if (!qdf_atomic_read(&soc->mec_cnt))
  560. return;
  561. qdf_spin_lock_bh(&soc->mec_lock);
  562. for (index = 0; index <= soc->mec_hash.mask; index++) {
  563. if (!TAILQ_EMPTY(&soc->mec_hash.bins[index])) {
  564. TAILQ_FOREACH_SAFE(mecentry, &soc->mec_hash.bins[index],
  565. hash_list_elem, mecentry_next) {
  566. dp_peer_mec_detach_entry(soc, mecentry, &free_list);
  567. }
  568. }
  569. }
  570. qdf_spin_unlock_bh(&soc->mec_lock);
  571. dp_peer_mec_free_list(soc, &free_list);
  572. }
  573. /**
  574. * dp_print_mec_entries() - Dump MEC entries in table
  575. * @soc: Datapath soc handle
  576. *
  577. * Return: none
  578. */
  579. static void dp_print_mec_stats(struct dp_soc *soc)
  580. {
  581. int i;
  582. uint32_t index;
  583. struct dp_mec_entry *mecentry = NULL, *mec_list;
  584. uint32_t num_entries = 0;
  585. DP_PRINT_STATS("MEC Stats:");
  586. DP_PRINT_STATS(" Entries Added = %d", soc->stats.mec.added);
  587. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.mec.deleted);
  588. if (!qdf_atomic_read(&soc->mec_cnt))
  589. return;
  590. mec_list = qdf_mem_malloc(sizeof(*mecentry) * DP_PEER_MAX_MEC_ENTRY);
  591. if (!mec_list) {
  592. dp_peer_warn("%pK: failed to allocate mec_list", soc);
  593. return;
  594. }
  595. DP_PRINT_STATS("MEC Table:");
  596. for (index = 0; index <= soc->mec_hash.mask; index++) {
  597. qdf_spin_lock_bh(&soc->mec_lock);
  598. if (TAILQ_EMPTY(&soc->mec_hash.bins[index])) {
  599. qdf_spin_unlock_bh(&soc->mec_lock);
  600. continue;
  601. }
  602. TAILQ_FOREACH(mecentry, &soc->mec_hash.bins[index],
  603. hash_list_elem) {
  604. qdf_mem_copy(&mec_list[num_entries], mecentry,
  605. sizeof(*mecentry));
  606. num_entries++;
  607. }
  608. qdf_spin_unlock_bh(&soc->mec_lock);
  609. }
  610. if (!num_entries) {
  611. qdf_mem_free(mec_list);
  612. return;
  613. }
  614. for (i = 0; i < num_entries; i++) {
  615. DP_PRINT_STATS("%6d mac_addr = " QDF_MAC_ADDR_FMT
  616. " is_active = %d pdev_id = %d vdev_id = %d",
  617. i,
  618. QDF_MAC_ADDR_REF(mec_list[i].mac_addr.raw),
  619. mec_list[i].is_active,
  620. mec_list[i].pdev_id,
  621. mec_list[i].vdev_id);
  622. }
  623. qdf_mem_free(mec_list);
  624. }
  625. #else
  626. static void dp_print_mec_stats(struct dp_soc *soc)
  627. {
  628. }
  629. #endif
  630. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  631. uint8_t vdev_id,
  632. uint8_t *peer_mac,
  633. uint8_t *mac_addr,
  634. enum cdp_txrx_ast_entry_type type,
  635. uint32_t flags)
  636. {
  637. int ret = -1;
  638. QDF_STATUS status = QDF_STATUS_SUCCESS;
  639. struct dp_peer *peer = dp_peer_find_hash_find((struct dp_soc *)soc_hdl,
  640. peer_mac, 0, vdev_id,
  641. DP_MOD_ID_CDP);
  642. if (!peer) {
  643. dp_peer_debug("Peer is NULL!");
  644. return ret;
  645. }
  646. status = dp_peer_add_ast((struct dp_soc *)soc_hdl,
  647. peer,
  648. mac_addr,
  649. type,
  650. flags);
  651. if ((status == QDF_STATUS_SUCCESS) ||
  652. (status == QDF_STATUS_E_ALREADY) ||
  653. (status == QDF_STATUS_E_AGAIN))
  654. ret = 0;
  655. dp_hmwds_ast_add_notify(peer, mac_addr,
  656. type, status, false);
  657. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  658. return ret;
  659. }
  660. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  661. uint8_t vdev_id,
  662. uint8_t *peer_mac,
  663. uint8_t *wds_macaddr,
  664. uint32_t flags)
  665. {
  666. int status = -1;
  667. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  668. struct dp_ast_entry *ast_entry = NULL;
  669. struct dp_peer *peer;
  670. if (soc->ast_offload_support)
  671. return status;
  672. peer = dp_peer_find_hash_find((struct dp_soc *)soc_hdl,
  673. peer_mac, 0, vdev_id,
  674. DP_MOD_ID_CDP);
  675. if (!peer) {
  676. dp_peer_debug("Peer is NULL!");
  677. return status;
  678. }
  679. qdf_spin_lock_bh(&soc->ast_lock);
  680. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  681. peer->vdev->pdev->pdev_id);
  682. if (ast_entry) {
  683. status = dp_peer_update_ast(soc,
  684. peer,
  685. ast_entry, flags);
  686. }
  687. qdf_spin_unlock_bh(&soc->ast_lock);
  688. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  689. return status;
  690. }
  691. /*
  692. * dp_peer_reset_ast_entries() - Deletes all HMWDS entries for a peer
  693. * @soc_handle: Datapath SOC handle
  694. * @peer: DP peer
  695. * @arg: callback argument
  696. *
  697. * Return: None
  698. */
  699. static void
  700. dp_peer_reset_ast_entries(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  701. {
  702. struct dp_ast_entry *ast_entry = NULL;
  703. struct dp_ast_entry *tmp_ast_entry;
  704. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, tmp_ast_entry) {
  705. if ((ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM) ||
  706. (ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  707. dp_peer_del_ast(soc, ast_entry);
  708. }
  709. }
  710. /*
  711. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  712. * @soc_handle: Datapath SOC handle
  713. * @wds_macaddr: WDS entry MAC Address
  714. * @peer_macaddr: WDS entry MAC Address
  715. * @vdev_id: id of vdev handle
  716. * Return: QDF_STATUS
  717. */
  718. static QDF_STATUS dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  719. uint8_t *wds_macaddr,
  720. uint8_t *peer_mac_addr,
  721. uint8_t vdev_id)
  722. {
  723. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  724. struct dp_ast_entry *ast_entry = NULL;
  725. struct dp_peer *peer;
  726. struct dp_pdev *pdev;
  727. struct dp_vdev *vdev;
  728. if (soc->ast_offload_support)
  729. return QDF_STATUS_E_FAILURE;
  730. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  731. if (!vdev)
  732. return QDF_STATUS_E_FAILURE;
  733. pdev = vdev->pdev;
  734. if (peer_mac_addr) {
  735. peer = dp_peer_find_hash_find(soc, peer_mac_addr,
  736. 0, vdev->vdev_id,
  737. DP_MOD_ID_CDP);
  738. if (!peer) {
  739. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  740. return QDF_STATUS_E_FAILURE;
  741. }
  742. qdf_spin_lock_bh(&soc->ast_lock);
  743. dp_peer_reset_ast_entries(soc, peer, NULL);
  744. qdf_spin_unlock_bh(&soc->ast_lock);
  745. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  746. } else if (wds_macaddr) {
  747. qdf_spin_lock_bh(&soc->ast_lock);
  748. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  749. pdev->pdev_id);
  750. if (ast_entry) {
  751. if ((ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM) ||
  752. (ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  753. dp_peer_del_ast(soc, ast_entry);
  754. }
  755. qdf_spin_unlock_bh(&soc->ast_lock);
  756. }
  757. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  758. return QDF_STATUS_SUCCESS;
  759. }
  760. /*
  761. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  762. * @soc: Datapath SOC handle
  763. * @vdev_id: id of vdev object
  764. *
  765. * Return: QDF_STATUS
  766. */
  767. static QDF_STATUS
  768. dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  769. uint8_t vdev_id)
  770. {
  771. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  772. if (soc->ast_offload_support)
  773. return QDF_STATUS_SUCCESS;
  774. qdf_spin_lock_bh(&soc->ast_lock);
  775. dp_soc_iterate_peer(soc, dp_peer_reset_ast_entries, NULL,
  776. DP_MOD_ID_CDP);
  777. qdf_spin_unlock_bh(&soc->ast_lock);
  778. return QDF_STATUS_SUCCESS;
  779. }
  780. /*
  781. * dp_peer_flush_ast_entries() - Delete all wds and hmwds ast entries of a peer
  782. * @soc: Datapath SOC
  783. * @peer: Datapath peer
  784. * @arg: arg to callback
  785. *
  786. * Return: None
  787. */
  788. static void
  789. dp_peer_flush_ast_entries(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  790. {
  791. struct dp_ast_entry *ase = NULL;
  792. struct dp_ast_entry *temp_ase;
  793. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  794. if ((ase->type ==
  795. CDP_TXRX_AST_TYPE_STATIC) ||
  796. (ase->type ==
  797. CDP_TXRX_AST_TYPE_SELF) ||
  798. (ase->type ==
  799. CDP_TXRX_AST_TYPE_STA_BSS))
  800. continue;
  801. dp_peer_del_ast(soc, ase);
  802. }
  803. }
  804. /*
  805. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  806. * @soc: Datapath SOC handle
  807. *
  808. * Return: None
  809. */
  810. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  811. {
  812. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  813. qdf_spin_lock_bh(&soc->ast_lock);
  814. dp_soc_iterate_peer(soc, dp_peer_flush_ast_entries, NULL,
  815. DP_MOD_ID_CDP);
  816. qdf_spin_unlock_bh(&soc->ast_lock);
  817. dp_peer_mec_flush_entries(soc);
  818. }
  819. #if defined(IPA_WDS_EASYMESH_FEATURE) && defined(FEATURE_AST)
  820. /*
  821. * dp_peer_send_wds_disconnect() - Send Disconnect event to IPA for each peer
  822. * @soc: Datapath SOC
  823. * @peer: Datapath peer
  824. *
  825. * Return: None
  826. */
  827. static void
  828. dp_peer_send_wds_disconnect(struct dp_soc *soc, struct dp_peer *peer)
  829. {
  830. struct dp_ast_entry *ase = NULL;
  831. struct dp_ast_entry *temp_ase;
  832. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  833. if (ase->type == CDP_TXRX_AST_TYPE_WDS) {
  834. soc->cdp_soc.ol_ops->peer_send_wds_disconnect(soc->ctrl_psoc,
  835. ase->mac_addr.raw,
  836. ase->vdev_id);
  837. }
  838. }
  839. }
  840. #elif defined(FEATURE_AST)
  841. static void
  842. dp_peer_send_wds_disconnect(struct dp_soc *soc, struct dp_peer *peer)
  843. {
  844. }
  845. #endif
  846. /**
  847. * dp_peer_get_ast_info_by_soc_wifi3() - search the soc AST hash table
  848. * and return ast entry information
  849. * of first ast entry found in the
  850. * table with given mac address
  851. *
  852. * @soc : data path soc handle
  853. * @ast_mac_addr : AST entry mac address
  854. * @ast_entry_info : ast entry information
  855. *
  856. * return : true if ast entry found with ast_mac_addr
  857. * false if ast entry not found
  858. */
  859. static bool dp_peer_get_ast_info_by_soc_wifi3
  860. (struct cdp_soc_t *soc_hdl,
  861. uint8_t *ast_mac_addr,
  862. struct cdp_ast_entry_info *ast_entry_info)
  863. {
  864. struct dp_ast_entry *ast_entry = NULL;
  865. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  866. struct dp_peer *peer = NULL;
  867. if (soc->ast_offload_support)
  868. return false;
  869. qdf_spin_lock_bh(&soc->ast_lock);
  870. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  871. if ((!ast_entry) ||
  872. (ast_entry->delete_in_progress && !ast_entry->callback)) {
  873. qdf_spin_unlock_bh(&soc->ast_lock);
  874. return false;
  875. }
  876. peer = dp_peer_get_ref_by_id(soc, ast_entry->peer_id,
  877. DP_MOD_ID_AST);
  878. if (!peer) {
  879. qdf_spin_unlock_bh(&soc->ast_lock);
  880. return false;
  881. }
  882. ast_entry_info->type = ast_entry->type;
  883. ast_entry_info->pdev_id = ast_entry->pdev_id;
  884. ast_entry_info->vdev_id = ast_entry->vdev_id;
  885. ast_entry_info->peer_id = ast_entry->peer_id;
  886. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  887. &peer->mac_addr.raw[0],
  888. QDF_MAC_ADDR_SIZE);
  889. dp_peer_unref_delete(peer, DP_MOD_ID_AST);
  890. qdf_spin_unlock_bh(&soc->ast_lock);
  891. return true;
  892. }
  893. /**
  894. * dp_peer_get_ast_info_by_pdevid_wifi3() - search the soc AST hash table
  895. * and return ast entry information
  896. * if mac address and pdev_id matches
  897. *
  898. * @soc : data path soc handle
  899. * @ast_mac_addr : AST entry mac address
  900. * @pdev_id : pdev_id
  901. * @ast_entry_info : ast entry information
  902. *
  903. * return : true if ast entry found with ast_mac_addr
  904. * false if ast entry not found
  905. */
  906. static bool dp_peer_get_ast_info_by_pdevid_wifi3
  907. (struct cdp_soc_t *soc_hdl,
  908. uint8_t *ast_mac_addr,
  909. uint8_t pdev_id,
  910. struct cdp_ast_entry_info *ast_entry_info)
  911. {
  912. struct dp_ast_entry *ast_entry;
  913. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  914. struct dp_peer *peer = NULL;
  915. if (soc->ast_offload_support)
  916. return false;
  917. qdf_spin_lock_bh(&soc->ast_lock);
  918. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr,
  919. pdev_id);
  920. if ((!ast_entry) ||
  921. (ast_entry->delete_in_progress && !ast_entry->callback)) {
  922. qdf_spin_unlock_bh(&soc->ast_lock);
  923. return false;
  924. }
  925. peer = dp_peer_get_ref_by_id(soc, ast_entry->peer_id,
  926. DP_MOD_ID_AST);
  927. if (!peer) {
  928. qdf_spin_unlock_bh(&soc->ast_lock);
  929. return false;
  930. }
  931. ast_entry_info->type = ast_entry->type;
  932. ast_entry_info->pdev_id = ast_entry->pdev_id;
  933. ast_entry_info->vdev_id = ast_entry->vdev_id;
  934. ast_entry_info->peer_id = ast_entry->peer_id;
  935. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  936. &peer->mac_addr.raw[0],
  937. QDF_MAC_ADDR_SIZE);
  938. dp_peer_unref_delete(peer, DP_MOD_ID_AST);
  939. qdf_spin_unlock_bh(&soc->ast_lock);
  940. return true;
  941. }
  942. /**
  943. * dp_peer_ast_entry_del_by_soc() - delete the ast entry from soc AST hash table
  944. * with given mac address
  945. *
  946. * @soc : data path soc handle
  947. * @ast_mac_addr : AST entry mac address
  948. * @callback : callback function to called on ast delete response from FW
  949. * @cookie : argument to be passed to callback
  950. *
  951. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  952. * is sent
  953. * QDF_STATUS_E_INVAL false if ast entry not found
  954. */
  955. static QDF_STATUS dp_peer_ast_entry_del_by_soc(struct cdp_soc_t *soc_handle,
  956. uint8_t *mac_addr,
  957. txrx_ast_free_cb callback,
  958. void *cookie)
  959. {
  960. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  961. struct dp_ast_entry *ast_entry = NULL;
  962. txrx_ast_free_cb cb = NULL;
  963. void *arg = NULL;
  964. if (soc->ast_offload_support)
  965. return -QDF_STATUS_E_INVAL;
  966. qdf_spin_lock_bh(&soc->ast_lock);
  967. ast_entry = dp_peer_ast_hash_find_soc(soc, mac_addr);
  968. if (!ast_entry) {
  969. qdf_spin_unlock_bh(&soc->ast_lock);
  970. return -QDF_STATUS_E_INVAL;
  971. }
  972. if (ast_entry->callback) {
  973. cb = ast_entry->callback;
  974. arg = ast_entry->cookie;
  975. }
  976. ast_entry->callback = callback;
  977. ast_entry->cookie = cookie;
  978. /*
  979. * if delete_in_progress is set AST delete is sent to target
  980. * and host is waiting for response should not send delete
  981. * again
  982. */
  983. if (!ast_entry->delete_in_progress)
  984. dp_peer_del_ast(soc, ast_entry);
  985. qdf_spin_unlock_bh(&soc->ast_lock);
  986. if (cb) {
  987. cb(soc->ctrl_psoc,
  988. dp_soc_to_cdp_soc(soc),
  989. arg,
  990. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  991. }
  992. return QDF_STATUS_SUCCESS;
  993. }
  994. /**
  995. * dp_peer_ast_entry_del_by_pdev() - delete the ast entry from soc AST hash
  996. * table if mac address and pdev_id matches
  997. *
  998. * @soc : data path soc handle
  999. * @ast_mac_addr : AST entry mac address
  1000. * @pdev_id : pdev id
  1001. * @callback : callback function to called on ast delete response from FW
  1002. * @cookie : argument to be passed to callback
  1003. *
  1004. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  1005. * is sent
  1006. * QDF_STATUS_E_INVAL false if ast entry not found
  1007. */
  1008. static QDF_STATUS dp_peer_ast_entry_del_by_pdev(struct cdp_soc_t *soc_handle,
  1009. uint8_t *mac_addr,
  1010. uint8_t pdev_id,
  1011. txrx_ast_free_cb callback,
  1012. void *cookie)
  1013. {
  1014. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  1015. struct dp_ast_entry *ast_entry;
  1016. txrx_ast_free_cb cb = NULL;
  1017. void *arg = NULL;
  1018. if (soc->ast_offload_support)
  1019. return -QDF_STATUS_E_INVAL;
  1020. qdf_spin_lock_bh(&soc->ast_lock);
  1021. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, mac_addr, pdev_id);
  1022. if (!ast_entry) {
  1023. qdf_spin_unlock_bh(&soc->ast_lock);
  1024. return -QDF_STATUS_E_INVAL;
  1025. }
  1026. if (ast_entry->callback) {
  1027. cb = ast_entry->callback;
  1028. arg = ast_entry->cookie;
  1029. }
  1030. ast_entry->callback = callback;
  1031. ast_entry->cookie = cookie;
  1032. /*
  1033. * if delete_in_progress is set AST delete is sent to target
  1034. * and host is waiting for response should not sent delete
  1035. * again
  1036. */
  1037. if (!ast_entry->delete_in_progress)
  1038. dp_peer_del_ast(soc, ast_entry);
  1039. qdf_spin_unlock_bh(&soc->ast_lock);
  1040. if (cb) {
  1041. cb(soc->ctrl_psoc,
  1042. dp_soc_to_cdp_soc(soc),
  1043. arg,
  1044. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  1045. }
  1046. return QDF_STATUS_SUCCESS;
  1047. }
  1048. /**
  1049. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  1050. * @ring_num: ring num of the ring being queried
  1051. * @grp_mask: the grp_mask array for the ring type in question.
  1052. *
  1053. * The grp_mask array is indexed by group number and the bit fields correspond
  1054. * to ring numbers. We are finding which interrupt group a ring belongs to.
  1055. *
  1056. * Return: the index in the grp_mask array with the ring number.
  1057. * -QDF_STATUS_E_NOENT if no entry is found
  1058. */
  1059. static int dp_srng_find_ring_in_mask(int ring_num, uint8_t *grp_mask)
  1060. {
  1061. int ext_group_num;
  1062. uint8_t mask = 1 << ring_num;
  1063. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  1064. ext_group_num++) {
  1065. if (mask & grp_mask[ext_group_num])
  1066. return ext_group_num;
  1067. }
  1068. return -QDF_STATUS_E_NOENT;
  1069. }
  1070. /**
  1071. * dp_is_msi_group_number_invalid() - check msi_group_number valid or not
  1072. * @soc: dp_soc
  1073. * @msi_group_number: MSI group number.
  1074. * @msi_data_count: MSI data count.
  1075. *
  1076. * Return: true if msi_group_number is invalid.
  1077. */
  1078. static bool dp_is_msi_group_number_invalid(struct dp_soc *soc,
  1079. int msi_group_number,
  1080. int msi_data_count)
  1081. {
  1082. if (soc && soc->osdev && soc->osdev->dev &&
  1083. pld_is_one_msi(soc->osdev->dev))
  1084. return false;
  1085. return msi_group_number > msi_data_count;
  1086. }
  1087. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  1088. /**
  1089. * dp_is_reo_ring_num_in_nf_grp1() - Check if the current reo ring is part of
  1090. * rx_near_full_grp1 mask
  1091. * @soc: Datapath SoC Handle
  1092. * @ring_num: REO ring number
  1093. *
  1094. * Return: 1 if the ring_num belongs to reo_nf_grp1,
  1095. * 0, otherwise.
  1096. */
  1097. static inline int
  1098. dp_is_reo_ring_num_in_nf_grp1(struct dp_soc *soc, int ring_num)
  1099. {
  1100. return (WLAN_CFG_RX_NEAR_FULL_IRQ_MASK_1 & (1 << ring_num));
  1101. }
  1102. /**
  1103. * dp_is_reo_ring_num_in_nf_grp2() - Check if the current reo ring is part of
  1104. * rx_near_full_grp2 mask
  1105. * @soc: Datapath SoC Handle
  1106. * @ring_num: REO ring number
  1107. *
  1108. * Return: 1 if the ring_num belongs to reo_nf_grp2,
  1109. * 0, otherwise.
  1110. */
  1111. static inline int
  1112. dp_is_reo_ring_num_in_nf_grp2(struct dp_soc *soc, int ring_num)
  1113. {
  1114. return (WLAN_CFG_RX_NEAR_FULL_IRQ_MASK_2 & (1 << ring_num));
  1115. }
  1116. /**
  1117. * dp_srng_get_near_full_irq_mask() - Get near-full irq mask for a particular
  1118. * ring type and number
  1119. * @soc: Datapath SoC handle
  1120. * @ring_type: SRNG type
  1121. * @ring_num: ring num
  1122. *
  1123. * Return: near ful irq mask pointer
  1124. */
  1125. static inline
  1126. uint8_t *dp_srng_get_near_full_irq_mask(struct dp_soc *soc,
  1127. enum hal_ring_type ring_type,
  1128. int ring_num)
  1129. {
  1130. struct wlan_cfg_dp_soc_ctxt *cfg_ctx = soc->wlan_cfg_ctx;
  1131. uint8_t wbm2_sw_rx_rel_ring_id;
  1132. uint8_t *nf_irq_mask = NULL;
  1133. switch (ring_type) {
  1134. case WBM2SW_RELEASE:
  1135. wbm2_sw_rx_rel_ring_id =
  1136. wlan_cfg_get_rx_rel_ring_id(cfg_ctx);
  1137. if (ring_num != wbm2_sw_rx_rel_ring_id) {
  1138. nf_irq_mask = &soc->wlan_cfg_ctx->
  1139. int_tx_ring_near_full_irq_mask[0];
  1140. }
  1141. break;
  1142. case REO_DST:
  1143. if (dp_is_reo_ring_num_in_nf_grp1(soc, ring_num))
  1144. nf_irq_mask =
  1145. &soc->wlan_cfg_ctx->int_rx_ring_near_full_irq_1_mask[0];
  1146. else if (dp_is_reo_ring_num_in_nf_grp2(soc, ring_num))
  1147. nf_irq_mask =
  1148. &soc->wlan_cfg_ctx->int_rx_ring_near_full_irq_2_mask[0];
  1149. else
  1150. qdf_assert(0);
  1151. break;
  1152. default:
  1153. break;
  1154. }
  1155. return nf_irq_mask;
  1156. }
  1157. /**
  1158. * dp_srng_set_msi2_ring_params() - Set the msi2 addr/data in the ring params
  1159. * @soc: Datapath SoC handle
  1160. * @ring_params: srng params handle
  1161. * @msi2_addr: MSI2 addr to be set for the SRNG
  1162. * @msi2_data: MSI2 data to be set for the SRNG
  1163. *
  1164. * Return: None
  1165. */
  1166. static inline
  1167. void dp_srng_set_msi2_ring_params(struct dp_soc *soc,
  1168. struct hal_srng_params *ring_params,
  1169. qdf_dma_addr_t msi2_addr,
  1170. uint32_t msi2_data)
  1171. {
  1172. ring_params->msi2_addr = msi2_addr;
  1173. ring_params->msi2_data = msi2_data;
  1174. }
  1175. /**
  1176. * dp_srng_msi2_setup() - Setup MSI2 details for near full IRQ of an SRNG
  1177. * @soc: Datapath SoC handle
  1178. * @ring_params: ring_params for SRNG
  1179. * @ring_type: SENG type
  1180. * @ring_num: ring number for the SRNG
  1181. * @nf_msi_grp_num: near full msi group number
  1182. *
  1183. * Return: None
  1184. */
  1185. static inline void
  1186. dp_srng_msi2_setup(struct dp_soc *soc,
  1187. struct hal_srng_params *ring_params,
  1188. int ring_type, int ring_num, int nf_msi_grp_num)
  1189. {
  1190. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  1191. int msi_data_count, ret;
  1192. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1193. &msi_data_count, &msi_data_start,
  1194. &msi_irq_start);
  1195. if (ret)
  1196. return;
  1197. if (nf_msi_grp_num < 0) {
  1198. dp_init_info("%pK: ring near full IRQ not part of an ext_group; ring_type: %d,ring_num %d",
  1199. soc, ring_type, ring_num);
  1200. ring_params->msi2_addr = 0;
  1201. ring_params->msi2_data = 0;
  1202. return;
  1203. }
  1204. if (dp_is_msi_group_number_invalid(soc, nf_msi_grp_num,
  1205. msi_data_count)) {
  1206. dp_init_warn("%pK: 2 msi_groups will share an msi for near full IRQ; msi_group_num %d",
  1207. soc, nf_msi_grp_num);
  1208. QDF_ASSERT(0);
  1209. }
  1210. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  1211. ring_params->nf_irq_support = 1;
  1212. ring_params->msi2_addr = addr_low;
  1213. ring_params->msi2_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  1214. ring_params->msi2_data = (nf_msi_grp_num % msi_data_count)
  1215. + msi_data_start;
  1216. ring_params->flags |= HAL_SRNG_MSI_INTR;
  1217. }
  1218. /* Percentage of ring entries considered as nearly full */
  1219. #define DP_NF_HIGH_THRESH_PERCENTAGE 75
  1220. /* Percentage of ring entries considered as critically full */
  1221. #define DP_NF_CRIT_THRESH_PERCENTAGE 90
  1222. /* Percentage of ring entries considered as safe threshold */
  1223. #define DP_NF_SAFE_THRESH_PERCENTAGE 50
  1224. /**
  1225. * dp_srng_configure_nf_interrupt_thresholds() - Configure the thresholds for
  1226. * near full irq
  1227. * @soc: Datapath SoC handle
  1228. * @ring_params: ring params for SRNG
  1229. * @ring_type: ring type
  1230. */
  1231. static inline void
  1232. dp_srng_configure_nf_interrupt_thresholds(struct dp_soc *soc,
  1233. struct hal_srng_params *ring_params,
  1234. int ring_type)
  1235. {
  1236. if (ring_params->nf_irq_support) {
  1237. ring_params->high_thresh = (ring_params->num_entries *
  1238. DP_NF_HIGH_THRESH_PERCENTAGE) / 100;
  1239. ring_params->crit_thresh = (ring_params->num_entries *
  1240. DP_NF_CRIT_THRESH_PERCENTAGE) / 100;
  1241. ring_params->safe_thresh = (ring_params->num_entries *
  1242. DP_NF_SAFE_THRESH_PERCENTAGE) /100;
  1243. }
  1244. }
  1245. /**
  1246. * dp_srng_set_nf_thresholds() - Set the near full thresholds to srng data
  1247. * structure from the ring params
  1248. * @soc: Datapath SoC handle
  1249. * @srng: SRNG handle
  1250. * @ring_params: ring params for a SRNG
  1251. *
  1252. * Return: None
  1253. */
  1254. static inline void
  1255. dp_srng_set_nf_thresholds(struct dp_soc *soc, struct dp_srng *srng,
  1256. struct hal_srng_params *ring_params)
  1257. {
  1258. srng->crit_thresh = ring_params->crit_thresh;
  1259. srng->safe_thresh = ring_params->safe_thresh;
  1260. }
  1261. #else
  1262. static inline
  1263. uint8_t *dp_srng_get_near_full_irq_mask(struct dp_soc *soc,
  1264. enum hal_ring_type ring_type,
  1265. int ring_num)
  1266. {
  1267. return NULL;
  1268. }
  1269. static inline
  1270. void dp_srng_set_msi2_ring_params(struct dp_soc *soc,
  1271. struct hal_srng_params *ring_params,
  1272. qdf_dma_addr_t msi2_addr,
  1273. uint32_t msi2_data)
  1274. {
  1275. }
  1276. static inline void
  1277. dp_srng_msi2_setup(struct dp_soc *soc,
  1278. struct hal_srng_params *ring_params,
  1279. int ring_type, int ring_num, int nf_msi_grp_num)
  1280. {
  1281. }
  1282. static inline void
  1283. dp_srng_configure_nf_interrupt_thresholds(struct dp_soc *soc,
  1284. struct hal_srng_params *ring_params,
  1285. int ring_type)
  1286. {
  1287. }
  1288. static inline void
  1289. dp_srng_set_nf_thresholds(struct dp_soc *soc, struct dp_srng *srng,
  1290. struct hal_srng_params *ring_params)
  1291. {
  1292. }
  1293. #endif
  1294. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  1295. enum hal_ring_type ring_type,
  1296. int ring_num,
  1297. int *reg_msi_grp_num,
  1298. bool nf_irq_support,
  1299. int *nf_msi_grp_num)
  1300. {
  1301. struct wlan_cfg_dp_soc_ctxt *cfg_ctx = soc->wlan_cfg_ctx;
  1302. uint8_t *grp_mask, *nf_irq_mask = NULL;
  1303. bool nf_irq_enabled = false;
  1304. uint8_t wbm2_sw_rx_rel_ring_id;
  1305. switch (ring_type) {
  1306. case WBM2SW_RELEASE:
  1307. wbm2_sw_rx_rel_ring_id =
  1308. wlan_cfg_get_rx_rel_ring_id(cfg_ctx);
  1309. if (ring_num == wbm2_sw_rx_rel_ring_id) {
  1310. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  1311. grp_mask = &cfg_ctx->int_rx_wbm_rel_ring_mask[0];
  1312. ring_num = 0;
  1313. } else if (ring_num == WBM2_SW_PPE_REL_RING_ID) {
  1314. grp_mask = &cfg_ctx->int_ppeds_wbm_release_ring_mask[0];
  1315. ring_num = 0;
  1316. } else { /* dp_tx_comp_handler - soc->tx_comp_ring */
  1317. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1318. nf_irq_mask = dp_srng_get_near_full_irq_mask(soc,
  1319. ring_type,
  1320. ring_num);
  1321. if (nf_irq_mask)
  1322. nf_irq_enabled = true;
  1323. /*
  1324. * Using ring 4 as 4th tx completion ring since ring 3
  1325. * is Rx error ring
  1326. */
  1327. if (ring_num == WBM2SW_TXCOMP_RING4_NUM)
  1328. ring_num = TXCOMP_RING4_NUM;
  1329. }
  1330. break;
  1331. case REO_EXCEPTION:
  1332. /* dp_rx_err_process - &soc->reo_exception_ring */
  1333. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  1334. break;
  1335. case REO_DST:
  1336. /* dp_rx_process - soc->reo_dest_ring */
  1337. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1338. nf_irq_mask = dp_srng_get_near_full_irq_mask(soc, ring_type,
  1339. ring_num);
  1340. if (nf_irq_mask)
  1341. nf_irq_enabled = true;
  1342. break;
  1343. case REO_STATUS:
  1344. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  1345. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  1346. break;
  1347. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  1348. case RXDMA_MONITOR_STATUS:
  1349. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  1350. case RXDMA_MONITOR_DST:
  1351. /* dp_mon_process */
  1352. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  1353. break;
  1354. case TX_MONITOR_DST:
  1355. /* dp_tx_mon_process */
  1356. grp_mask = &soc->wlan_cfg_ctx->int_tx_mon_ring_mask[0];
  1357. break;
  1358. case RXDMA_DST:
  1359. /* dp_rxdma_err_process */
  1360. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  1361. break;
  1362. case RXDMA_BUF:
  1363. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1364. break;
  1365. case RXDMA_MONITOR_BUF:
  1366. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_mon_ring_mask[0];
  1367. break;
  1368. case TX_MONITOR_BUF:
  1369. grp_mask = &soc->wlan_cfg_ctx->int_host2txmon_ring_mask[0];
  1370. break;
  1371. case REO2PPE:
  1372. grp_mask = &soc->wlan_cfg_ctx->int_reo2ppe_ring_mask[0];
  1373. break;
  1374. case PPE2TCL:
  1375. grp_mask = &soc->wlan_cfg_ctx->int_ppe2tcl_ring_mask[0];
  1376. break;
  1377. case TCL_DATA:
  1378. /* CMD_CREDIT_RING is used as command in 8074 and credit in 9000 */
  1379. case TCL_CMD_CREDIT:
  1380. case REO_CMD:
  1381. case SW2WBM_RELEASE:
  1382. case WBM_IDLE_LINK:
  1383. /* normally empty SW_TO_HW rings */
  1384. return -QDF_STATUS_E_NOENT;
  1385. break;
  1386. case TCL_STATUS:
  1387. case REO_REINJECT:
  1388. /* misc unused rings */
  1389. return -QDF_STATUS_E_NOENT;
  1390. break;
  1391. case CE_SRC:
  1392. case CE_DST:
  1393. case CE_DST_STATUS:
  1394. /* CE_rings - currently handled by hif */
  1395. default:
  1396. return -QDF_STATUS_E_NOENT;
  1397. break;
  1398. }
  1399. *reg_msi_grp_num = dp_srng_find_ring_in_mask(ring_num, grp_mask);
  1400. if (nf_irq_support && nf_irq_enabled) {
  1401. *nf_msi_grp_num = dp_srng_find_ring_in_mask(ring_num,
  1402. nf_irq_mask);
  1403. }
  1404. return QDF_STATUS_SUCCESS;
  1405. }
  1406. /*
  1407. * dp_get_num_msi_available()- API to get number of MSIs available
  1408. * @dp_soc: DP soc Handle
  1409. * @interrupt_mode: Mode of interrupts
  1410. *
  1411. * Return: Number of MSIs available or 0 in case of integrated
  1412. */
  1413. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  1414. static int dp_get_num_msi_available(struct dp_soc *soc, int interrupt_mode)
  1415. {
  1416. return 0;
  1417. }
  1418. #else
  1419. /*
  1420. * dp_get_num_msi_available()- API to get number of MSIs available
  1421. * @dp_soc: DP soc Handle
  1422. * @interrupt_mode: Mode of interrupts
  1423. *
  1424. * Return: Number of MSIs available or 0 in case of integrated
  1425. */
  1426. static int dp_get_num_msi_available(struct dp_soc *soc, int interrupt_mode)
  1427. {
  1428. int msi_data_count;
  1429. int msi_data_start;
  1430. int msi_irq_start;
  1431. int ret;
  1432. if (interrupt_mode == DP_INTR_INTEGRATED) {
  1433. return 0;
  1434. } else if (interrupt_mode == DP_INTR_MSI || interrupt_mode ==
  1435. DP_INTR_POLL) {
  1436. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1437. &msi_data_count,
  1438. &msi_data_start,
  1439. &msi_irq_start);
  1440. if (ret) {
  1441. qdf_err("Unable to get DP MSI assignment %d",
  1442. interrupt_mode);
  1443. return -EINVAL;
  1444. }
  1445. return msi_data_count;
  1446. }
  1447. qdf_err("Interrupt mode invalid %d", interrupt_mode);
  1448. return -EINVAL;
  1449. }
  1450. #endif
  1451. static void dp_srng_msi_setup(struct dp_soc *soc, struct dp_srng *srng,
  1452. struct hal_srng_params *ring_params,
  1453. int ring_type, int ring_num)
  1454. {
  1455. int reg_msi_grp_num;
  1456. /*
  1457. * nf_msi_grp_num needs to be initialized with negative value,
  1458. * to avoid configuring near-full msi for WBM2SW3 ring
  1459. */
  1460. int nf_msi_grp_num = -1;
  1461. int msi_data_count;
  1462. int ret;
  1463. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  1464. bool nf_irq_support;
  1465. int vector;
  1466. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1467. &msi_data_count, &msi_data_start,
  1468. &msi_irq_start);
  1469. if (ret)
  1470. return;
  1471. nf_irq_support = hal_srng_is_near_full_irq_supported(soc->hal_soc,
  1472. ring_type,
  1473. ring_num);
  1474. ret = dp_srng_calculate_msi_group(soc, ring_type, ring_num,
  1475. &reg_msi_grp_num,
  1476. nf_irq_support,
  1477. &nf_msi_grp_num);
  1478. if (ret < 0) {
  1479. dp_init_info("%pK: ring not part of an ext_group; ring_type: %d,ring_num %d",
  1480. soc, ring_type, ring_num);
  1481. ring_params->msi_addr = 0;
  1482. ring_params->msi_data = 0;
  1483. dp_srng_set_msi2_ring_params(soc, ring_params, 0, 0);
  1484. return;
  1485. }
  1486. if (reg_msi_grp_num < 0) {
  1487. dp_init_info("%pK: ring not part of an ext_group; ring_type: %d,ring_num %d",
  1488. soc, ring_type, ring_num);
  1489. ring_params->msi_addr = 0;
  1490. ring_params->msi_data = 0;
  1491. goto configure_msi2;
  1492. }
  1493. if (dp_is_msi_group_number_invalid(soc, reg_msi_grp_num,
  1494. msi_data_count)) {
  1495. dp_init_warn("%pK: 2 msi_groups will share an msi; msi_group_num %d",
  1496. soc, reg_msi_grp_num);
  1497. QDF_ASSERT(0);
  1498. }
  1499. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  1500. ring_params->msi_addr = addr_low;
  1501. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  1502. ring_params->msi_data = (reg_msi_grp_num % msi_data_count)
  1503. + msi_data_start;
  1504. ring_params->flags |= HAL_SRNG_MSI_INTR;
  1505. dp_debug("ring type %u ring_num %u msi->data %u msi_addr %llx",
  1506. ring_type, ring_num, ring_params->msi_data,
  1507. (uint64_t)ring_params->msi_addr);
  1508. vector = msi_irq_start + (reg_msi_grp_num % msi_data_count);
  1509. if (soc->arch_ops.dp_register_ppeds_interrupts)
  1510. if (soc->arch_ops.dp_register_ppeds_interrupts(soc, srng,
  1511. vector,
  1512. ring_type,
  1513. ring_num))
  1514. return;
  1515. configure_msi2:
  1516. if (!nf_irq_support) {
  1517. dp_srng_set_msi2_ring_params(soc, ring_params, 0, 0);
  1518. return;
  1519. }
  1520. dp_srng_msi2_setup(soc, ring_params, ring_type, ring_num,
  1521. nf_msi_grp_num);
  1522. }
  1523. #ifdef FEATURE_AST
  1524. /**
  1525. * dp_print_mlo_ast_stats() - Print AST stats for MLO peers
  1526. *
  1527. * @soc : core DP soc context
  1528. *
  1529. * Return: void
  1530. */
  1531. void dp_print_mlo_ast_stats(struct dp_soc *soc)
  1532. {
  1533. if (soc->arch_ops.print_mlo_ast_stats)
  1534. soc->arch_ops.print_mlo_ast_stats(soc);
  1535. }
  1536. /**
  1537. * dp_print_peer_ast_entries() - Dump AST entries of peer
  1538. * @soc: Datapath soc handle
  1539. * @peer: Datapath peer
  1540. * @arg: argument to iterate function
  1541. *
  1542. * return void
  1543. */
  1544. void
  1545. dp_print_peer_ast_entries(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  1546. {
  1547. struct dp_ast_entry *ase, *tmp_ase;
  1548. uint32_t num_entries = 0;
  1549. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  1550. "NONE", "STATIC", "SELF", "WDS", "HMWDS", "BSS",
  1551. "DA", "HMWDS_SEC", "MLD"};
  1552. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  1553. DP_PRINT_STATS("%6d mac_addr = "QDF_MAC_ADDR_FMT
  1554. " peer_mac_addr = "QDF_MAC_ADDR_FMT
  1555. " peer_id = %u"
  1556. " type = %s"
  1557. " next_hop = %d"
  1558. " is_active = %d"
  1559. " ast_idx = %d"
  1560. " ast_hash = %d"
  1561. " delete_in_progress = %d"
  1562. " pdev_id = %d"
  1563. " vdev_id = %d",
  1564. ++num_entries,
  1565. QDF_MAC_ADDR_REF(ase->mac_addr.raw),
  1566. QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  1567. ase->peer_id,
  1568. type[ase->type],
  1569. ase->next_hop,
  1570. ase->is_active,
  1571. ase->ast_idx,
  1572. ase->ast_hash_value,
  1573. ase->delete_in_progress,
  1574. ase->pdev_id,
  1575. ase->vdev_id);
  1576. }
  1577. }
  1578. /**
  1579. * dp_print_ast_stats() - Dump AST table contents
  1580. * @soc: Datapath soc handle
  1581. *
  1582. * return void
  1583. */
  1584. void dp_print_ast_stats(struct dp_soc *soc)
  1585. {
  1586. DP_PRINT_STATS("AST Stats:");
  1587. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  1588. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  1589. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  1590. DP_PRINT_STATS(" Entries MAP ERR = %d", soc->stats.ast.map_err);
  1591. DP_PRINT_STATS(" Entries Mismatch ERR = %d",
  1592. soc->stats.ast.ast_mismatch);
  1593. DP_PRINT_STATS("AST Table:");
  1594. qdf_spin_lock_bh(&soc->ast_lock);
  1595. dp_soc_iterate_peer(soc, dp_print_peer_ast_entries, NULL,
  1596. DP_MOD_ID_GENERIC_STATS);
  1597. qdf_spin_unlock_bh(&soc->ast_lock);
  1598. dp_print_mlo_ast_stats(soc);
  1599. }
  1600. #else
  1601. void dp_print_ast_stats(struct dp_soc *soc)
  1602. {
  1603. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  1604. return;
  1605. }
  1606. #endif
  1607. /**
  1608. * dp_print_peer_info() - Dump peer info
  1609. * @soc: Datapath soc handle
  1610. * @peer: Datapath peer handle
  1611. * @arg: argument to iter function
  1612. *
  1613. * return void
  1614. */
  1615. static void
  1616. dp_print_peer_info(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  1617. {
  1618. struct dp_txrx_peer *txrx_peer = NULL;
  1619. txrx_peer = dp_get_txrx_peer(peer);
  1620. if (!txrx_peer)
  1621. return;
  1622. DP_PRINT_STATS(" peer id = %d"
  1623. " peer_mac_addr = "QDF_MAC_ADDR_FMT
  1624. " nawds_enabled = %d"
  1625. " bss_peer = %d"
  1626. " wds_enabled = %d"
  1627. " tx_cap_enabled = %d"
  1628. " rx_cap_enabled = %d",
  1629. peer->peer_id,
  1630. QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  1631. txrx_peer->nawds_enabled,
  1632. txrx_peer->bss_peer,
  1633. txrx_peer->wds_enabled,
  1634. dp_monitor_is_tx_cap_enabled(peer),
  1635. dp_monitor_is_rx_cap_enabled(peer));
  1636. }
  1637. /**
  1638. * dp_print_peer_table() - Dump all Peer stats
  1639. * @vdev: Datapath Vdev handle
  1640. *
  1641. * return void
  1642. */
  1643. static void dp_print_peer_table(struct dp_vdev *vdev)
  1644. {
  1645. DP_PRINT_STATS("Dumping Peer Table Stats:");
  1646. dp_vdev_iterate_peer(vdev, dp_print_peer_info, NULL,
  1647. DP_MOD_ID_GENERIC_STATS);
  1648. }
  1649. #ifdef WLAN_DP_PER_RING_TYPE_CONFIG
  1650. /**
  1651. * dp_srng_configure_interrupt_thresholds() - Retrieve interrupt
  1652. * threshold values from the wlan_srng_cfg table for each ring type
  1653. * @soc: device handle
  1654. * @ring_params: per ring specific parameters
  1655. * @ring_type: Ring type
  1656. * @ring_num: Ring number for a given ring type
  1657. *
  1658. * Fill the ring params with the interrupt threshold
  1659. * configuration parameters available in the per ring type wlan_srng_cfg
  1660. * table.
  1661. *
  1662. * Return: None
  1663. */
  1664. static void
  1665. dp_srng_configure_interrupt_thresholds(struct dp_soc *soc,
  1666. struct hal_srng_params *ring_params,
  1667. int ring_type, int ring_num,
  1668. int num_entries)
  1669. {
  1670. uint8_t wbm2_sw_rx_rel_ring_id;
  1671. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(soc->wlan_cfg_ctx);
  1672. if (ring_type == REO_DST) {
  1673. ring_params->intr_timer_thres_us =
  1674. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1675. ring_params->intr_batch_cntr_thres_entries =
  1676. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  1677. } else if (ring_type == WBM2SW_RELEASE &&
  1678. (ring_num == wbm2_sw_rx_rel_ring_id)) {
  1679. ring_params->intr_timer_thres_us =
  1680. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1681. ring_params->intr_batch_cntr_thres_entries =
  1682. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1683. } else {
  1684. ring_params->intr_timer_thres_us =
  1685. soc->wlan_srng_cfg[ring_type].timer_threshold;
  1686. ring_params->intr_batch_cntr_thres_entries =
  1687. soc->wlan_srng_cfg[ring_type].batch_count_threshold;
  1688. }
  1689. ring_params->low_threshold =
  1690. soc->wlan_srng_cfg[ring_type].low_threshold;
  1691. if (ring_params->low_threshold)
  1692. ring_params->flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1693. dp_srng_configure_nf_interrupt_thresholds(soc, ring_params, ring_type);
  1694. }
  1695. #else
  1696. static void
  1697. dp_srng_configure_interrupt_thresholds(struct dp_soc *soc,
  1698. struct hal_srng_params *ring_params,
  1699. int ring_type, int ring_num,
  1700. int num_entries)
  1701. {
  1702. uint8_t wbm2_sw_rx_rel_ring_id;
  1703. bool rx_refill_lt_disable;
  1704. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(soc->wlan_cfg_ctx);
  1705. if (ring_type == REO_DST || ring_type == REO2PPE) {
  1706. ring_params->intr_timer_thres_us =
  1707. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1708. ring_params->intr_batch_cntr_thres_entries =
  1709. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  1710. } else if (ring_type == WBM2SW_RELEASE &&
  1711. (ring_num < wbm2_sw_rx_rel_ring_id ||
  1712. ring_num == WBM2SW_TXCOMP_RING4_NUM ||
  1713. ring_num == WBM2_SW_PPE_REL_RING_ID)) {
  1714. ring_params->intr_timer_thres_us =
  1715. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  1716. ring_params->intr_batch_cntr_thres_entries =
  1717. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  1718. } else if (ring_type == RXDMA_BUF) {
  1719. rx_refill_lt_disable =
  1720. wlan_cfg_get_dp_soc_rxdma_refill_lt_disable
  1721. (soc->wlan_cfg_ctx);
  1722. ring_params->intr_timer_thres_us =
  1723. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1724. if (!rx_refill_lt_disable) {
  1725. ring_params->low_threshold = num_entries >> 3;
  1726. ring_params->flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1727. ring_params->intr_batch_cntr_thres_entries = 0;
  1728. }
  1729. } else {
  1730. ring_params->intr_timer_thres_us =
  1731. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1732. ring_params->intr_batch_cntr_thres_entries =
  1733. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1734. }
  1735. /* These rings donot require interrupt to host. Make them zero */
  1736. switch (ring_type) {
  1737. case REO_REINJECT:
  1738. case REO_CMD:
  1739. case TCL_DATA:
  1740. case TCL_CMD_CREDIT:
  1741. case TCL_STATUS:
  1742. case WBM_IDLE_LINK:
  1743. case SW2WBM_RELEASE:
  1744. case SW2RXDMA_NEW:
  1745. ring_params->intr_timer_thres_us = 0;
  1746. ring_params->intr_batch_cntr_thres_entries = 0;
  1747. break;
  1748. case PPE2TCL:
  1749. ring_params->intr_timer_thres_us =
  1750. wlan_cfg_get_int_timer_threshold_ppe2tcl(soc->wlan_cfg_ctx);
  1751. ring_params->intr_batch_cntr_thres_entries =
  1752. wlan_cfg_get_int_batch_threshold_ppe2tcl(soc->wlan_cfg_ctx);
  1753. break;
  1754. }
  1755. /* Enable low threshold interrupts for rx buffer rings (regular and
  1756. * monitor buffer rings.
  1757. * TODO: See if this is required for any other ring
  1758. */
  1759. if ((ring_type == RXDMA_MONITOR_BUF) ||
  1760. (ring_type == RXDMA_MONITOR_STATUS ||
  1761. (ring_type == TX_MONITOR_BUF))) {
  1762. /* TODO: Setting low threshold to 1/8th of ring size
  1763. * see if this needs to be configurable
  1764. */
  1765. ring_params->low_threshold = num_entries >> 3;
  1766. ring_params->intr_timer_thres_us =
  1767. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1768. ring_params->flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1769. ring_params->intr_batch_cntr_thres_entries = 0;
  1770. }
  1771. /* During initialisation monitor rings are only filled with
  1772. * MON_BUF_MIN_ENTRIES entries. So low threshold needs to be set to
  1773. * a value less than that. Low threshold value is reconfigured again
  1774. * to 1/8th of the ring size when monitor vap is created.
  1775. */
  1776. if (ring_type == RXDMA_MONITOR_BUF)
  1777. ring_params->low_threshold = MON_BUF_MIN_ENTRIES >> 1;
  1778. /* In case of PCI chipsets, we dont have PPDU end interrupts,
  1779. * so MONITOR STATUS ring is reaped by receiving MSI from srng.
  1780. * Keep batch threshold as 8 so that interrupt is received for
  1781. * every 4 packets in MONITOR_STATUS ring
  1782. */
  1783. if ((ring_type == RXDMA_MONITOR_STATUS) &&
  1784. (soc->intr_mode == DP_INTR_MSI))
  1785. ring_params->intr_batch_cntr_thres_entries = 4;
  1786. }
  1787. #endif
  1788. #ifdef DP_MEM_PRE_ALLOC
  1789. void *dp_context_alloc_mem(struct dp_soc *soc, enum dp_ctxt_type ctxt_type,
  1790. size_t ctxt_size)
  1791. {
  1792. void *ctxt_mem;
  1793. if (!soc->cdp_soc.ol_ops->dp_prealloc_get_context) {
  1794. dp_warn("dp_prealloc_get_context null!");
  1795. goto dynamic_alloc;
  1796. }
  1797. ctxt_mem = soc->cdp_soc.ol_ops->dp_prealloc_get_context(ctxt_type,
  1798. ctxt_size);
  1799. if (ctxt_mem)
  1800. goto end;
  1801. dynamic_alloc:
  1802. dp_info("switch to dynamic-alloc for type %d, size %zu",
  1803. ctxt_type, ctxt_size);
  1804. ctxt_mem = qdf_mem_malloc(ctxt_size);
  1805. end:
  1806. return ctxt_mem;
  1807. }
  1808. void dp_context_free_mem(struct dp_soc *soc, enum dp_ctxt_type ctxt_type,
  1809. void *vaddr)
  1810. {
  1811. QDF_STATUS status;
  1812. if (soc->cdp_soc.ol_ops->dp_prealloc_put_context) {
  1813. status = soc->cdp_soc.ol_ops->dp_prealloc_put_context(
  1814. ctxt_type,
  1815. vaddr);
  1816. } else {
  1817. dp_warn("dp_prealloc_put_context null!");
  1818. status = QDF_STATUS_E_NOSUPPORT;
  1819. }
  1820. if (QDF_IS_STATUS_ERROR(status)) {
  1821. dp_info("Context type %d not pre-allocated", ctxt_type);
  1822. qdf_mem_free(vaddr);
  1823. }
  1824. }
  1825. static inline
  1826. void *dp_srng_aligned_mem_alloc_consistent(struct dp_soc *soc,
  1827. struct dp_srng *srng,
  1828. uint32_t ring_type)
  1829. {
  1830. void *mem;
  1831. qdf_assert(!srng->is_mem_prealloc);
  1832. if (!soc->cdp_soc.ol_ops->dp_prealloc_get_consistent) {
  1833. dp_warn("dp_prealloc_get_consistent is null!");
  1834. goto qdf;
  1835. }
  1836. mem =
  1837. soc->cdp_soc.ol_ops->dp_prealloc_get_consistent
  1838. (&srng->alloc_size,
  1839. &srng->base_vaddr_unaligned,
  1840. &srng->base_paddr_unaligned,
  1841. &srng->base_paddr_aligned,
  1842. DP_RING_BASE_ALIGN, ring_type);
  1843. if (mem) {
  1844. srng->is_mem_prealloc = true;
  1845. goto end;
  1846. }
  1847. qdf:
  1848. mem = qdf_aligned_mem_alloc_consistent(soc->osdev, &srng->alloc_size,
  1849. &srng->base_vaddr_unaligned,
  1850. &srng->base_paddr_unaligned,
  1851. &srng->base_paddr_aligned,
  1852. DP_RING_BASE_ALIGN);
  1853. end:
  1854. dp_info("%s memory %pK dp_srng %pK ring_type %d alloc_size %d num_entries %d",
  1855. srng->is_mem_prealloc ? "pre-alloc" : "dynamic-alloc", mem,
  1856. srng, ring_type, srng->alloc_size, srng->num_entries);
  1857. return mem;
  1858. }
  1859. static inline void dp_srng_mem_free_consistent(struct dp_soc *soc,
  1860. struct dp_srng *srng)
  1861. {
  1862. if (srng->is_mem_prealloc) {
  1863. if (!soc->cdp_soc.ol_ops->dp_prealloc_put_consistent) {
  1864. dp_warn("dp_prealloc_put_consistent is null!");
  1865. QDF_BUG(0);
  1866. return;
  1867. }
  1868. soc->cdp_soc.ol_ops->dp_prealloc_put_consistent
  1869. (srng->alloc_size,
  1870. srng->base_vaddr_unaligned,
  1871. srng->base_paddr_unaligned);
  1872. } else {
  1873. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1874. srng->alloc_size,
  1875. srng->base_vaddr_unaligned,
  1876. srng->base_paddr_unaligned, 0);
  1877. }
  1878. }
  1879. void dp_desc_multi_pages_mem_alloc(struct dp_soc *soc,
  1880. enum dp_desc_type desc_type,
  1881. struct qdf_mem_multi_page_t *pages,
  1882. size_t element_size,
  1883. uint32_t element_num,
  1884. qdf_dma_context_t memctxt,
  1885. bool cacheable)
  1886. {
  1887. if (!soc->cdp_soc.ol_ops->dp_get_multi_pages) {
  1888. dp_warn("dp_get_multi_pages is null!");
  1889. goto qdf;
  1890. }
  1891. pages->num_pages = 0;
  1892. pages->is_mem_prealloc = 0;
  1893. soc->cdp_soc.ol_ops->dp_get_multi_pages(desc_type,
  1894. element_size,
  1895. element_num,
  1896. pages,
  1897. cacheable);
  1898. if (pages->num_pages)
  1899. goto end;
  1900. qdf:
  1901. qdf_mem_multi_pages_alloc(soc->osdev, pages, element_size,
  1902. element_num, memctxt, cacheable);
  1903. end:
  1904. dp_info("%s desc_type %d element_size %d element_num %d cacheable %d",
  1905. pages->is_mem_prealloc ? "pre-alloc" : "dynamic-alloc",
  1906. desc_type, (int)element_size, element_num, cacheable);
  1907. }
  1908. void dp_desc_multi_pages_mem_free(struct dp_soc *soc,
  1909. enum dp_desc_type desc_type,
  1910. struct qdf_mem_multi_page_t *pages,
  1911. qdf_dma_context_t memctxt,
  1912. bool cacheable)
  1913. {
  1914. if (pages->is_mem_prealloc) {
  1915. if (!soc->cdp_soc.ol_ops->dp_put_multi_pages) {
  1916. dp_warn("dp_put_multi_pages is null!");
  1917. QDF_BUG(0);
  1918. return;
  1919. }
  1920. soc->cdp_soc.ol_ops->dp_put_multi_pages(desc_type, pages);
  1921. qdf_mem_zero(pages, sizeof(*pages));
  1922. } else {
  1923. qdf_mem_multi_pages_free(soc->osdev, pages,
  1924. memctxt, cacheable);
  1925. }
  1926. }
  1927. #else
  1928. static inline
  1929. void *dp_srng_aligned_mem_alloc_consistent(struct dp_soc *soc,
  1930. struct dp_srng *srng,
  1931. uint32_t ring_type)
  1932. {
  1933. void *mem;
  1934. mem = qdf_aligned_mem_alloc_consistent(soc->osdev, &srng->alloc_size,
  1935. &srng->base_vaddr_unaligned,
  1936. &srng->base_paddr_unaligned,
  1937. &srng->base_paddr_aligned,
  1938. DP_RING_BASE_ALIGN);
  1939. if (mem)
  1940. qdf_mem_set(srng->base_vaddr_unaligned, 0, srng->alloc_size);
  1941. return mem;
  1942. }
  1943. static inline void dp_srng_mem_free_consistent(struct dp_soc *soc,
  1944. struct dp_srng *srng)
  1945. {
  1946. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1947. srng->alloc_size,
  1948. srng->base_vaddr_unaligned,
  1949. srng->base_paddr_unaligned, 0);
  1950. }
  1951. #endif /* DP_MEM_PRE_ALLOC */
  1952. #ifdef QCA_SUPPORT_WDS_EXTENDED
  1953. static bool dp_vdev_is_wds_ext_enabled(struct dp_vdev *vdev)
  1954. {
  1955. return vdev->wds_ext_enabled;
  1956. }
  1957. #else
  1958. static bool dp_vdev_is_wds_ext_enabled(struct dp_vdev *vdev)
  1959. {
  1960. return false;
  1961. }
  1962. #endif
  1963. void dp_pdev_update_fast_rx_flag(struct dp_soc *soc, struct dp_pdev *pdev)
  1964. {
  1965. struct dp_vdev *vdev = NULL;
  1966. uint8_t rx_fast_flag = true;
  1967. if (wlan_cfg_is_rx_flow_tag_enabled(soc->wlan_cfg_ctx)) {
  1968. rx_fast_flag = false;
  1969. goto update_flag;
  1970. }
  1971. /* Check if protocol tagging enable */
  1972. if (pdev->is_rx_protocol_tagging_enabled) {
  1973. rx_fast_flag = false;
  1974. goto update_flag;
  1975. }
  1976. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1977. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  1978. /* Check if any VDEV has NAWDS enabled */
  1979. if (vdev->nawds_enabled) {
  1980. rx_fast_flag = false;
  1981. break;
  1982. }
  1983. /* Check if any VDEV has multipass enabled */
  1984. if (vdev->multipass_en) {
  1985. rx_fast_flag = false;
  1986. break;
  1987. }
  1988. /* Check if any VDEV has mesh enabled */
  1989. if (vdev->mesh_vdev) {
  1990. rx_fast_flag = false;
  1991. break;
  1992. }
  1993. /* Check if any VDEV has WDS ext enabled */
  1994. if (dp_vdev_is_wds_ext_enabled(vdev)) {
  1995. rx_fast_flag = false;
  1996. break;
  1997. }
  1998. }
  1999. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2000. update_flag:
  2001. dp_init_info("Updated Rx fast flag to %u", rx_fast_flag);
  2002. pdev->rx_fast_flag = rx_fast_flag;
  2003. }
  2004. /*
  2005. * dp_srng_free() - Free SRNG memory
  2006. * @soc : Data path soc handle
  2007. * @srng : SRNG pointer
  2008. *
  2009. * return: None
  2010. */
  2011. void dp_srng_free(struct dp_soc *soc, struct dp_srng *srng)
  2012. {
  2013. if (srng->alloc_size && srng->base_vaddr_unaligned) {
  2014. if (!srng->cached) {
  2015. dp_srng_mem_free_consistent(soc, srng);
  2016. } else {
  2017. qdf_mem_free(srng->base_vaddr_unaligned);
  2018. }
  2019. srng->alloc_size = 0;
  2020. srng->base_vaddr_unaligned = NULL;
  2021. }
  2022. srng->hal_srng = NULL;
  2023. }
  2024. qdf_export_symbol(dp_srng_free);
  2025. #ifdef DISABLE_MON_RING_MSI_CFG
  2026. /*
  2027. * dp_skip_msi_cfg() - Check if msi cfg has to be skipped for ring_type
  2028. * @ring_type: sring type
  2029. *
  2030. * Return: True if msi cfg should be skipped for srng type else false
  2031. */
  2032. static inline bool dp_skip_msi_cfg(struct dp_soc *soc, int ring_type)
  2033. {
  2034. if (ring_type == RXDMA_MONITOR_STATUS)
  2035. return true;
  2036. return false;
  2037. }
  2038. #else
  2039. #ifdef DP_CON_MON_MSI_ENABLED
  2040. static inline bool dp_skip_msi_cfg(struct dp_soc *soc, int ring_type)
  2041. {
  2042. if (soc->cdp_soc.ol_ops->get_con_mode &&
  2043. soc->cdp_soc.ol_ops->get_con_mode() == QDF_GLOBAL_MONITOR_MODE) {
  2044. if (ring_type == REO_DST || ring_type == RXDMA_DST)
  2045. return true;
  2046. } else if (ring_type == RXDMA_MONITOR_STATUS) {
  2047. return true;
  2048. }
  2049. return false;
  2050. }
  2051. #else
  2052. static inline bool dp_skip_msi_cfg(struct dp_soc *soc, int ring_type)
  2053. {
  2054. return false;
  2055. }
  2056. #endif /* DP_CON_MON_MSI_ENABLED */
  2057. #endif /* DISABLE_MON_RING_MSI_CFG */
  2058. #ifdef DP_UMAC_HW_RESET_SUPPORT
  2059. static bool dp_check_umac_reset_in_progress(struct dp_soc *soc)
  2060. {
  2061. return !!soc->umac_reset_ctx.intr_ctx_bkp;
  2062. }
  2063. #else
  2064. static bool dp_check_umac_reset_in_progress(struct dp_soc *soc)
  2065. {
  2066. return false;
  2067. }
  2068. #endif
  2069. /*
  2070. * dp_srng_init_idx() - Initialize SRNG
  2071. * @soc : Data path soc handle
  2072. * @srng : SRNG pointer
  2073. * @ring_type : Ring Type
  2074. * @ring_num: Ring number
  2075. * @mac_id: mac_id
  2076. * @idx: ring index
  2077. *
  2078. * return: QDF_STATUS
  2079. */
  2080. QDF_STATUS dp_srng_init_idx(struct dp_soc *soc, struct dp_srng *srng,
  2081. int ring_type, int ring_num, int mac_id,
  2082. uint32_t idx)
  2083. {
  2084. bool idle_check;
  2085. hal_soc_handle_t hal_soc = soc->hal_soc;
  2086. struct hal_srng_params ring_params;
  2087. if (srng->hal_srng) {
  2088. dp_init_err("%pK: Ring type: %d, num:%d is already initialized",
  2089. soc, ring_type, ring_num);
  2090. return QDF_STATUS_SUCCESS;
  2091. }
  2092. /* memset the srng ring to zero */
  2093. qdf_mem_zero(srng->base_vaddr_unaligned, srng->alloc_size);
  2094. qdf_mem_zero(&ring_params, sizeof(struct hal_srng_params));
  2095. ring_params.ring_base_paddr = srng->base_paddr_aligned;
  2096. ring_params.ring_base_vaddr = srng->base_vaddr_aligned;
  2097. ring_params.num_entries = srng->num_entries;
  2098. dp_info("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u",
  2099. ring_type, ring_num,
  2100. (void *)ring_params.ring_base_vaddr,
  2101. (void *)ring_params.ring_base_paddr,
  2102. ring_params.num_entries);
  2103. if (soc->intr_mode == DP_INTR_MSI && !dp_skip_msi_cfg(soc, ring_type)) {
  2104. dp_srng_msi_setup(soc, srng, &ring_params, ring_type, ring_num);
  2105. dp_verbose_debug("Using MSI for ring_type: %d, ring_num %d",
  2106. ring_type, ring_num);
  2107. } else {
  2108. ring_params.msi_data = 0;
  2109. ring_params.msi_addr = 0;
  2110. dp_srng_set_msi2_ring_params(soc, &ring_params, 0, 0);
  2111. dp_verbose_debug("Skipping MSI for ring_type: %d, ring_num %d",
  2112. ring_type, ring_num);
  2113. }
  2114. dp_srng_configure_interrupt_thresholds(soc, &ring_params,
  2115. ring_type, ring_num,
  2116. srng->num_entries);
  2117. dp_srng_set_nf_thresholds(soc, srng, &ring_params);
  2118. if (srng->cached)
  2119. ring_params.flags |= HAL_SRNG_CACHED_DESC;
  2120. idle_check = dp_check_umac_reset_in_progress(soc);
  2121. srng->hal_srng = hal_srng_setup_idx(hal_soc, ring_type, ring_num,
  2122. mac_id, &ring_params, idle_check,
  2123. idx);
  2124. if (!srng->hal_srng) {
  2125. dp_srng_free(soc, srng);
  2126. return QDF_STATUS_E_FAILURE;
  2127. }
  2128. return QDF_STATUS_SUCCESS;
  2129. }
  2130. qdf_export_symbol(dp_srng_init_idx);
  2131. /*
  2132. * dp_srng_init() - Initialize SRNG
  2133. * @soc : Data path soc handle
  2134. * @srng : SRNG pointer
  2135. * @ring_type : Ring Type
  2136. * @ring_num: Ring number
  2137. * @mac_id: mac_id
  2138. *
  2139. * return: QDF_STATUS
  2140. */
  2141. QDF_STATUS dp_srng_init(struct dp_soc *soc, struct dp_srng *srng, int ring_type,
  2142. int ring_num, int mac_id)
  2143. {
  2144. return dp_srng_init_idx(soc, srng, ring_type, ring_num, mac_id, 0);
  2145. }
  2146. qdf_export_symbol(dp_srng_init);
  2147. /*
  2148. * dp_srng_alloc() - Allocate memory for SRNG
  2149. * @soc : Data path soc handle
  2150. * @srng : SRNG pointer
  2151. * @ring_type : Ring Type
  2152. * @num_entries: Number of entries
  2153. * @cached: cached flag variable
  2154. *
  2155. * return: QDF_STATUS
  2156. */
  2157. QDF_STATUS dp_srng_alloc(struct dp_soc *soc, struct dp_srng *srng,
  2158. int ring_type, uint32_t num_entries,
  2159. bool cached)
  2160. {
  2161. hal_soc_handle_t hal_soc = soc->hal_soc;
  2162. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  2163. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  2164. if (srng->base_vaddr_unaligned) {
  2165. dp_init_err("%pK: Ring type: %d, is already allocated",
  2166. soc, ring_type);
  2167. return QDF_STATUS_SUCCESS;
  2168. }
  2169. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  2170. srng->hal_srng = NULL;
  2171. srng->alloc_size = num_entries * entry_size;
  2172. srng->num_entries = num_entries;
  2173. srng->cached = cached;
  2174. if (!cached) {
  2175. srng->base_vaddr_aligned =
  2176. dp_srng_aligned_mem_alloc_consistent(soc,
  2177. srng,
  2178. ring_type);
  2179. } else {
  2180. srng->base_vaddr_aligned = qdf_aligned_malloc(
  2181. &srng->alloc_size,
  2182. &srng->base_vaddr_unaligned,
  2183. &srng->base_paddr_unaligned,
  2184. &srng->base_paddr_aligned,
  2185. DP_RING_BASE_ALIGN);
  2186. }
  2187. if (!srng->base_vaddr_aligned)
  2188. return QDF_STATUS_E_NOMEM;
  2189. return QDF_STATUS_SUCCESS;
  2190. }
  2191. qdf_export_symbol(dp_srng_alloc);
  2192. /*
  2193. * dp_srng_deinit() - Internal function to deinit SRNG rings used by data path
  2194. * @soc: DP SOC handle
  2195. * @srng: source ring structure
  2196. * @ring_type: type of ring
  2197. * @ring_num: ring number
  2198. *
  2199. * Return: None
  2200. */
  2201. void dp_srng_deinit(struct dp_soc *soc, struct dp_srng *srng,
  2202. int ring_type, int ring_num)
  2203. {
  2204. if (!srng->hal_srng) {
  2205. dp_init_err("%pK: Ring type: %d, num:%d not setup",
  2206. soc, ring_type, ring_num);
  2207. return;
  2208. }
  2209. if (soc->arch_ops.dp_free_ppeds_interrupts)
  2210. soc->arch_ops.dp_free_ppeds_interrupts(soc, srng, ring_type,
  2211. ring_num);
  2212. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  2213. srng->hal_srng = NULL;
  2214. }
  2215. qdf_export_symbol(dp_srng_deinit);
  2216. /* TODO: Need this interface from HIF */
  2217. void *hif_get_hal_handle(struct hif_opaque_softc *hif_handle);
  2218. #ifdef WLAN_FEATURE_DP_EVENT_HISTORY
  2219. int dp_srng_access_start(struct dp_intr *int_ctx, struct dp_soc *dp_soc,
  2220. hal_ring_handle_t hal_ring_hdl)
  2221. {
  2222. hal_soc_handle_t hal_soc = dp_soc->hal_soc;
  2223. uint32_t hp, tp;
  2224. uint8_t ring_id;
  2225. if (!int_ctx)
  2226. return dp_hal_srng_access_start(hal_soc, hal_ring_hdl);
  2227. hal_get_sw_hptp(hal_soc, hal_ring_hdl, &tp, &hp);
  2228. ring_id = hal_srng_ring_id_get(hal_ring_hdl);
  2229. hif_record_event(dp_soc->hif_handle, int_ctx->dp_intr_id,
  2230. ring_id, hp, tp, HIF_EVENT_SRNG_ACCESS_START);
  2231. return dp_hal_srng_access_start(hal_soc, hal_ring_hdl);
  2232. }
  2233. void dp_srng_access_end(struct dp_intr *int_ctx, struct dp_soc *dp_soc,
  2234. hal_ring_handle_t hal_ring_hdl)
  2235. {
  2236. hal_soc_handle_t hal_soc = dp_soc->hal_soc;
  2237. uint32_t hp, tp;
  2238. uint8_t ring_id;
  2239. if (!int_ctx)
  2240. return dp_hal_srng_access_end(hal_soc, hal_ring_hdl);
  2241. hal_get_sw_hptp(hal_soc, hal_ring_hdl, &tp, &hp);
  2242. ring_id = hal_srng_ring_id_get(hal_ring_hdl);
  2243. hif_record_event(dp_soc->hif_handle, int_ctx->dp_intr_id,
  2244. ring_id, hp, tp, HIF_EVENT_SRNG_ACCESS_END);
  2245. return dp_hal_srng_access_end(hal_soc, hal_ring_hdl);
  2246. }
  2247. static inline void dp_srng_record_timer_entry(struct dp_soc *dp_soc,
  2248. uint8_t hist_group_id)
  2249. {
  2250. hif_record_event(dp_soc->hif_handle, hist_group_id,
  2251. 0, 0, 0, HIF_EVENT_TIMER_ENTRY);
  2252. }
  2253. static inline void dp_srng_record_timer_exit(struct dp_soc *dp_soc,
  2254. uint8_t hist_group_id)
  2255. {
  2256. hif_record_event(dp_soc->hif_handle, hist_group_id,
  2257. 0, 0, 0, HIF_EVENT_TIMER_EXIT);
  2258. }
  2259. #else
  2260. static inline void dp_srng_record_timer_entry(struct dp_soc *dp_soc,
  2261. uint8_t hist_group_id)
  2262. {
  2263. }
  2264. static inline void dp_srng_record_timer_exit(struct dp_soc *dp_soc,
  2265. uint8_t hist_group_id)
  2266. {
  2267. }
  2268. #endif /* WLAN_FEATURE_DP_EVENT_HISTORY */
  2269. /*
  2270. * dp_should_timer_irq_yield() - Decide if the bottom half should yield
  2271. * @soc: DP soc handle
  2272. * @work_done: work done in softirq context
  2273. * @start_time: start time for the softirq
  2274. *
  2275. * Return: enum with yield code
  2276. */
  2277. enum timer_yield_status
  2278. dp_should_timer_irq_yield(struct dp_soc *soc, uint32_t work_done,
  2279. uint64_t start_time)
  2280. {
  2281. uint64_t cur_time = qdf_get_log_timestamp();
  2282. if (!work_done)
  2283. return DP_TIMER_WORK_DONE;
  2284. if (cur_time - start_time > DP_MAX_TIMER_EXEC_TIME_TICKS)
  2285. return DP_TIMER_TIME_EXHAUST;
  2286. return DP_TIMER_NO_YIELD;
  2287. }
  2288. qdf_export_symbol(dp_should_timer_irq_yield);
  2289. static int dp_process_rxdma_dst_ring(struct dp_soc *soc,
  2290. struct dp_intr *int_ctx,
  2291. int mac_for_pdev,
  2292. int total_budget)
  2293. {
  2294. return dp_rxdma_err_process(int_ctx, soc, mac_for_pdev,
  2295. total_budget);
  2296. }
  2297. /**
  2298. * dp_process_lmac_rings() - Process LMAC rings
  2299. * @int_ctx: interrupt context
  2300. * @total_budget: budget of work which can be done
  2301. *
  2302. * Return: work done
  2303. */
  2304. static int dp_process_lmac_rings(struct dp_intr *int_ctx, int total_budget)
  2305. {
  2306. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  2307. struct dp_soc *soc = int_ctx->soc;
  2308. uint32_t remaining_quota = total_budget;
  2309. struct dp_pdev *pdev = NULL;
  2310. uint32_t work_done = 0;
  2311. int budget = total_budget;
  2312. int ring = 0;
  2313. /* Process LMAC interrupts */
  2314. for (ring = 0 ; ring < MAX_NUM_LMAC_HW; ring++) {
  2315. int mac_for_pdev = ring;
  2316. pdev = dp_get_pdev_for_lmac_id(soc, mac_for_pdev);
  2317. if (!pdev)
  2318. continue;
  2319. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  2320. work_done = dp_monitor_process(soc, int_ctx,
  2321. mac_for_pdev,
  2322. remaining_quota);
  2323. if (work_done)
  2324. intr_stats->num_rx_mon_ring_masks++;
  2325. budget -= work_done;
  2326. if (budget <= 0)
  2327. goto budget_done;
  2328. remaining_quota = budget;
  2329. }
  2330. if (int_ctx->tx_mon_ring_mask & (1 << mac_for_pdev)) {
  2331. work_done = dp_tx_mon_process(soc, int_ctx,
  2332. mac_for_pdev,
  2333. remaining_quota);
  2334. if (work_done)
  2335. intr_stats->num_tx_mon_ring_masks++;
  2336. budget -= work_done;
  2337. if (budget <= 0)
  2338. goto budget_done;
  2339. remaining_quota = budget;
  2340. }
  2341. if (int_ctx->rxdma2host_ring_mask &
  2342. (1 << mac_for_pdev)) {
  2343. work_done = dp_process_rxdma_dst_ring(soc, int_ctx,
  2344. mac_for_pdev,
  2345. remaining_quota);
  2346. if (work_done)
  2347. intr_stats->num_rxdma2host_ring_masks++;
  2348. budget -= work_done;
  2349. if (budget <= 0)
  2350. goto budget_done;
  2351. remaining_quota = budget;
  2352. }
  2353. if (int_ctx->host2rxdma_ring_mask & (1 << mac_for_pdev)) {
  2354. union dp_rx_desc_list_elem_t *desc_list = NULL;
  2355. union dp_rx_desc_list_elem_t *tail = NULL;
  2356. struct dp_srng *rx_refill_buf_ring;
  2357. struct rx_desc_pool *rx_desc_pool;
  2358. rx_desc_pool = &soc->rx_desc_buf[mac_for_pdev];
  2359. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  2360. rx_refill_buf_ring =
  2361. &soc->rx_refill_buf_ring[mac_for_pdev];
  2362. else
  2363. rx_refill_buf_ring =
  2364. &soc->rx_refill_buf_ring[pdev->lmac_id];
  2365. intr_stats->num_host2rxdma_ring_masks++;
  2366. dp_rx_buffers_lt_replenish_simple(soc, mac_for_pdev,
  2367. rx_refill_buf_ring,
  2368. rx_desc_pool,
  2369. 0,
  2370. &desc_list,
  2371. &tail);
  2372. }
  2373. }
  2374. if (int_ctx->host2rxdma_mon_ring_mask)
  2375. dp_rx_mon_buf_refill(int_ctx);
  2376. if (int_ctx->host2txmon_ring_mask)
  2377. dp_tx_mon_buf_refill(int_ctx);
  2378. budget_done:
  2379. return total_budget - budget;
  2380. }
  2381. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  2382. /**
  2383. * dp_service_near_full_srngs() - Bottom half handler to process the near
  2384. * full IRQ on a SRNG
  2385. * @dp_ctx: Datapath SoC handle
  2386. * @dp_budget: Number of SRNGs which can be processed in a single attempt
  2387. * without rescheduling
  2388. * @cpu: cpu id
  2389. *
  2390. * Return: remaining budget/quota for the soc device
  2391. */
  2392. static
  2393. uint32_t dp_service_near_full_srngs(void *dp_ctx, uint32_t dp_budget, int cpu)
  2394. {
  2395. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  2396. struct dp_soc *soc = int_ctx->soc;
  2397. /*
  2398. * dp_service_near_full_srngs arch ops should be initialized always
  2399. * if the NEAR FULL IRQ feature is enabled.
  2400. */
  2401. return soc->arch_ops.dp_service_near_full_srngs(soc, int_ctx,
  2402. dp_budget);
  2403. }
  2404. #endif
  2405. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  2406. /*
  2407. * dp_srng_get_cpu() - Get the smp processor id for srng processing
  2408. *
  2409. * Return: smp processor id
  2410. */
  2411. static inline int dp_srng_get_cpu(void)
  2412. {
  2413. return smp_processor_id();
  2414. }
  2415. /*
  2416. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  2417. * @dp_ctx: DP SOC handle
  2418. * @budget: Number of frames/descriptors that can be processed in one shot
  2419. * @cpu: CPU on which this instance is running
  2420. *
  2421. * Return: remaining budget/quota for the soc device
  2422. */
  2423. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget, int cpu)
  2424. {
  2425. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  2426. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  2427. struct dp_soc *soc = int_ctx->soc;
  2428. int ring = 0;
  2429. int index;
  2430. uint32_t work_done = 0;
  2431. int budget = dp_budget;
  2432. uint8_t tx_mask = int_ctx->tx_ring_mask;
  2433. uint8_t rx_mask = int_ctx->rx_ring_mask;
  2434. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  2435. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  2436. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  2437. uint32_t remaining_quota = dp_budget;
  2438. qdf_atomic_set_bit(cpu, &soc->service_rings_running);
  2439. dp_verbose_debug("tx %x rx %x rx_err %x rx_wbm_rel %x reo_status %x rx_mon_ring %x host2rxdma %x rxdma2host %x\n",
  2440. tx_mask, rx_mask, rx_err_mask, rx_wbm_rel_mask,
  2441. reo_status_mask,
  2442. int_ctx->rx_mon_ring_mask,
  2443. int_ctx->host2rxdma_ring_mask,
  2444. int_ctx->rxdma2host_ring_mask);
  2445. /* Process Tx completion interrupts first to return back buffers */
  2446. for (index = 0; index < soc->num_tx_comp_rings; index++) {
  2447. if (!(1 << wlan_cfg_get_wbm_ring_num_for_index(soc->wlan_cfg_ctx, index) & tx_mask))
  2448. continue;
  2449. work_done = dp_tx_comp_handler(int_ctx,
  2450. soc,
  2451. soc->tx_comp_ring[index].hal_srng,
  2452. index, remaining_quota);
  2453. if (work_done) {
  2454. intr_stats->num_tx_ring_masks[index]++;
  2455. dp_verbose_debug("tx mask 0x%x index %d, budget %d, work_done %d",
  2456. tx_mask, index, budget,
  2457. work_done);
  2458. }
  2459. budget -= work_done;
  2460. if (budget <= 0)
  2461. goto budget_done;
  2462. remaining_quota = budget;
  2463. }
  2464. /* Process REO Exception ring interrupt */
  2465. if (rx_err_mask) {
  2466. work_done = dp_rx_err_process(int_ctx, soc,
  2467. soc->reo_exception_ring.hal_srng,
  2468. remaining_quota);
  2469. if (work_done) {
  2470. intr_stats->num_rx_err_ring_masks++;
  2471. dp_verbose_debug("REO Exception Ring: work_done %d budget %d",
  2472. work_done, budget);
  2473. }
  2474. budget -= work_done;
  2475. if (budget <= 0) {
  2476. goto budget_done;
  2477. }
  2478. remaining_quota = budget;
  2479. }
  2480. /* Process Rx WBM release ring interrupt */
  2481. if (rx_wbm_rel_mask) {
  2482. work_done = dp_rx_wbm_err_process(int_ctx, soc,
  2483. soc->rx_rel_ring.hal_srng,
  2484. remaining_quota);
  2485. if (work_done) {
  2486. intr_stats->num_rx_wbm_rel_ring_masks++;
  2487. dp_verbose_debug("WBM Release Ring: work_done %d budget %d",
  2488. work_done, budget);
  2489. }
  2490. budget -= work_done;
  2491. if (budget <= 0) {
  2492. goto budget_done;
  2493. }
  2494. remaining_quota = budget;
  2495. }
  2496. /* Process Rx interrupts */
  2497. if (rx_mask) {
  2498. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  2499. if (!(rx_mask & (1 << ring)))
  2500. continue;
  2501. work_done = soc->arch_ops.dp_rx_process(int_ctx,
  2502. soc->reo_dest_ring[ring].hal_srng,
  2503. ring,
  2504. remaining_quota);
  2505. if (work_done) {
  2506. intr_stats->num_rx_ring_masks[ring]++;
  2507. dp_verbose_debug("rx mask 0x%x ring %d, work_done %d budget %d",
  2508. rx_mask, ring,
  2509. work_done, budget);
  2510. budget -= work_done;
  2511. if (budget <= 0)
  2512. goto budget_done;
  2513. remaining_quota = budget;
  2514. }
  2515. }
  2516. }
  2517. if (reo_status_mask) {
  2518. if (dp_reo_status_ring_handler(int_ctx, soc))
  2519. int_ctx->intr_stats.num_reo_status_ring_masks++;
  2520. }
  2521. if (qdf_unlikely(!dp_monitor_is_vdev_timer_running(soc))) {
  2522. work_done = dp_process_lmac_rings(int_ctx, remaining_quota);
  2523. if (work_done) {
  2524. budget -= work_done;
  2525. if (budget <= 0)
  2526. goto budget_done;
  2527. remaining_quota = budget;
  2528. }
  2529. }
  2530. qdf_lro_flush(int_ctx->lro_ctx);
  2531. intr_stats->num_masks++;
  2532. budget_done:
  2533. qdf_atomic_clear_bit(cpu, &soc->service_rings_running);
  2534. if (soc->notify_fw_callback)
  2535. soc->notify_fw_callback(soc);
  2536. return dp_budget - budget;
  2537. }
  2538. #else /* QCA_HOST_MODE_WIFI_DISABLED */
  2539. /*
  2540. * dp_srng_get_cpu() - Get the smp processor id for srng processing
  2541. *
  2542. * Return: smp processor id
  2543. */
  2544. static inline int dp_srng_get_cpu(void)
  2545. {
  2546. return 0;
  2547. }
  2548. /*
  2549. * dp_service_srngs() - Top level handler for DP Monitor Ring interrupts
  2550. * @dp_ctx: DP SOC handle
  2551. * @budget: Number of frames/descriptors that can be processed in one shot
  2552. *
  2553. * Return: remaining budget/quota for the soc device
  2554. */
  2555. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget, int cpu)
  2556. {
  2557. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  2558. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  2559. struct dp_soc *soc = int_ctx->soc;
  2560. uint32_t remaining_quota = dp_budget;
  2561. uint32_t work_done = 0;
  2562. int budget = dp_budget;
  2563. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  2564. if (reo_status_mask) {
  2565. if (dp_reo_status_ring_handler(int_ctx, soc))
  2566. int_ctx->intr_stats.num_reo_status_ring_masks++;
  2567. }
  2568. if (qdf_unlikely(!dp_monitor_is_vdev_timer_running(soc))) {
  2569. work_done = dp_process_lmac_rings(int_ctx, remaining_quota);
  2570. if (work_done) {
  2571. budget -= work_done;
  2572. if (budget <= 0)
  2573. goto budget_done;
  2574. remaining_quota = budget;
  2575. }
  2576. }
  2577. qdf_lro_flush(int_ctx->lro_ctx);
  2578. intr_stats->num_masks++;
  2579. budget_done:
  2580. return dp_budget - budget;
  2581. }
  2582. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  2583. /* dp_interrupt_timer()- timer poll for interrupts
  2584. *
  2585. * @arg: SoC Handle
  2586. *
  2587. * Return:
  2588. *
  2589. */
  2590. static void dp_interrupt_timer(void *arg)
  2591. {
  2592. struct dp_soc *soc = (struct dp_soc *) arg;
  2593. struct dp_pdev *pdev = soc->pdev_list[0];
  2594. enum timer_yield_status yield = DP_TIMER_NO_YIELD;
  2595. uint32_t work_done = 0, total_work_done = 0;
  2596. int budget = 0xffff, i;
  2597. uint32_t remaining_quota = budget;
  2598. uint64_t start_time;
  2599. uint32_t lmac_id = DP_MON_INVALID_LMAC_ID;
  2600. uint8_t dp_intr_id = wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx);
  2601. uint32_t lmac_iter;
  2602. int max_mac_rings = wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2603. enum reg_wifi_band mon_band;
  2604. int cpu = dp_srng_get_cpu();
  2605. /*
  2606. * this logic makes all data path interfacing rings (UMAC/LMAC)
  2607. * and Monitor rings polling mode when NSS offload is disabled
  2608. */
  2609. if (wlan_cfg_is_poll_mode_enabled(soc->wlan_cfg_ctx) &&
  2610. !wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  2611. if (qdf_atomic_read(&soc->cmn_init_done)) {
  2612. for (i = 0; i < wlan_cfg_get_num_contexts(
  2613. soc->wlan_cfg_ctx); i++)
  2614. dp_service_srngs(&soc->intr_ctx[i], 0xffff,
  2615. cpu);
  2616. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  2617. }
  2618. return;
  2619. }
  2620. if (!qdf_atomic_read(&soc->cmn_init_done))
  2621. return;
  2622. if (dp_monitor_is_chan_band_known(pdev)) {
  2623. mon_band = dp_monitor_get_chan_band(pdev);
  2624. lmac_id = pdev->ch_band_lmac_id_mapping[mon_band];
  2625. if (qdf_likely(lmac_id != DP_MON_INVALID_LMAC_ID)) {
  2626. dp_intr_id = soc->mon_intr_id_lmac_map[lmac_id];
  2627. dp_srng_record_timer_entry(soc, dp_intr_id);
  2628. }
  2629. }
  2630. start_time = qdf_get_log_timestamp();
  2631. dp_update_num_mac_rings_for_dbs(soc, &max_mac_rings);
  2632. while (yield == DP_TIMER_NO_YIELD) {
  2633. for (lmac_iter = 0; lmac_iter < max_mac_rings; lmac_iter++) {
  2634. if (lmac_iter == lmac_id)
  2635. work_done = dp_monitor_process(soc,
  2636. &soc->intr_ctx[dp_intr_id],
  2637. lmac_iter, remaining_quota);
  2638. else
  2639. work_done =
  2640. dp_monitor_drop_packets_for_mac(pdev,
  2641. lmac_iter,
  2642. remaining_quota);
  2643. if (work_done) {
  2644. budget -= work_done;
  2645. if (budget <= 0) {
  2646. yield = DP_TIMER_WORK_EXHAUST;
  2647. goto budget_done;
  2648. }
  2649. remaining_quota = budget;
  2650. total_work_done += work_done;
  2651. }
  2652. }
  2653. yield = dp_should_timer_irq_yield(soc, total_work_done,
  2654. start_time);
  2655. total_work_done = 0;
  2656. }
  2657. budget_done:
  2658. if (yield == DP_TIMER_WORK_EXHAUST ||
  2659. yield == DP_TIMER_TIME_EXHAUST)
  2660. qdf_timer_mod(&soc->int_timer, 1);
  2661. else
  2662. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  2663. if (lmac_id != DP_MON_INVALID_LMAC_ID)
  2664. dp_srng_record_timer_exit(soc, dp_intr_id);
  2665. }
  2666. #ifdef WLAN_FEATURE_DP_EVENT_HISTORY
  2667. static inline bool dp_is_mon_mask_valid(struct dp_soc *soc,
  2668. struct dp_intr *intr_ctx)
  2669. {
  2670. if (intr_ctx->rx_mon_ring_mask)
  2671. return true;
  2672. return false;
  2673. }
  2674. #else
  2675. static inline bool dp_is_mon_mask_valid(struct dp_soc *soc,
  2676. struct dp_intr *intr_ctx)
  2677. {
  2678. return false;
  2679. }
  2680. #endif
  2681. /*
  2682. * dp_soc_attach_poll() - Register handlers for DP interrupts
  2683. * @txrx_soc: DP SOC handle
  2684. *
  2685. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  2686. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  2687. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  2688. *
  2689. * Return: 0 for success, nonzero for failure.
  2690. */
  2691. static QDF_STATUS dp_soc_attach_poll(struct cdp_soc_t *txrx_soc)
  2692. {
  2693. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2694. int i;
  2695. int lmac_id = 0;
  2696. qdf_mem_set(&soc->mon_intr_id_lmac_map,
  2697. sizeof(soc->mon_intr_id_lmac_map), DP_MON_INVALID_LMAC_ID);
  2698. soc->intr_mode = DP_INTR_POLL;
  2699. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  2700. soc->intr_ctx[i].dp_intr_id = i;
  2701. soc->intr_ctx[i].tx_ring_mask =
  2702. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  2703. soc->intr_ctx[i].rx_ring_mask =
  2704. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  2705. soc->intr_ctx[i].rx_mon_ring_mask =
  2706. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  2707. soc->intr_ctx[i].rx_err_ring_mask =
  2708. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  2709. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  2710. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  2711. soc->intr_ctx[i].reo_status_ring_mask =
  2712. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  2713. soc->intr_ctx[i].rxdma2host_ring_mask =
  2714. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  2715. soc->intr_ctx[i].soc = soc;
  2716. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  2717. if (dp_is_mon_mask_valid(soc, &soc->intr_ctx[i])) {
  2718. hif_event_history_init(soc->hif_handle, i);
  2719. soc->mon_intr_id_lmac_map[lmac_id] = i;
  2720. lmac_id++;
  2721. }
  2722. }
  2723. qdf_timer_init(soc->osdev, &soc->int_timer,
  2724. dp_interrupt_timer, (void *)soc,
  2725. QDF_TIMER_TYPE_WAKE_APPS);
  2726. return QDF_STATUS_SUCCESS;
  2727. }
  2728. /**
  2729. * dp_soc_set_interrupt_mode() - Set the interrupt mode in soc
  2730. * soc: DP soc handle
  2731. *
  2732. * Set the appropriate interrupt mode flag in the soc
  2733. */
  2734. static void dp_soc_set_interrupt_mode(struct dp_soc *soc)
  2735. {
  2736. uint32_t msi_base_data, msi_vector_start;
  2737. int msi_vector_count, ret;
  2738. soc->intr_mode = DP_INTR_INTEGRATED;
  2739. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  2740. (dp_is_monitor_mode_using_poll(soc) &&
  2741. soc->cdp_soc.ol_ops->get_con_mode &&
  2742. soc->cdp_soc.ol_ops->get_con_mode() == QDF_GLOBAL_MONITOR_MODE)) {
  2743. soc->intr_mode = DP_INTR_POLL;
  2744. } else {
  2745. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  2746. &msi_vector_count,
  2747. &msi_base_data,
  2748. &msi_vector_start);
  2749. if (ret)
  2750. return;
  2751. soc->intr_mode = DP_INTR_MSI;
  2752. }
  2753. }
  2754. static QDF_STATUS dp_soc_interrupt_attach(struct cdp_soc_t *txrx_soc);
  2755. #if defined(DP_INTR_POLL_BOTH)
  2756. /*
  2757. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  2758. * @txrx_soc: DP SOC handle
  2759. *
  2760. * Call the appropriate attach function based on the mode of operation.
  2761. * This is a WAR for enabling monitor mode.
  2762. *
  2763. * Return: 0 for success. nonzero for failure.
  2764. */
  2765. static QDF_STATUS dp_soc_interrupt_attach_wrapper(struct cdp_soc_t *txrx_soc)
  2766. {
  2767. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2768. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  2769. (dp_is_monitor_mode_using_poll(soc) &&
  2770. soc->cdp_soc.ol_ops->get_con_mode &&
  2771. soc->cdp_soc.ol_ops->get_con_mode() ==
  2772. QDF_GLOBAL_MONITOR_MODE)) {
  2773. dp_info("Poll mode");
  2774. return dp_soc_attach_poll(txrx_soc);
  2775. } else {
  2776. dp_info("Interrupt mode");
  2777. return dp_soc_interrupt_attach(txrx_soc);
  2778. }
  2779. }
  2780. #else
  2781. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  2782. static QDF_STATUS dp_soc_interrupt_attach_wrapper(struct cdp_soc_t *txrx_soc)
  2783. {
  2784. return dp_soc_attach_poll(txrx_soc);
  2785. }
  2786. #else
  2787. static QDF_STATUS dp_soc_interrupt_attach_wrapper(struct cdp_soc_t *txrx_soc)
  2788. {
  2789. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2790. if (wlan_cfg_is_poll_mode_enabled(soc->wlan_cfg_ctx))
  2791. return dp_soc_attach_poll(txrx_soc);
  2792. else
  2793. return dp_soc_interrupt_attach(txrx_soc);
  2794. }
  2795. #endif
  2796. #endif
  2797. #ifdef QCA_SUPPORT_LEGACY_INTERRUPTS
  2798. /**
  2799. * dp_soc_interrupt_map_calculate_wifi3_pci_legacy()
  2800. * Calculate interrupt map for legacy interrupts
  2801. * @soc: DP soc handle
  2802. * @intr_ctx_num: Interrupt context number
  2803. * @irq_id_map: IRQ map
  2804. * num_irq_r: Number of interrupts assigned for this context
  2805. *
  2806. * Return: void
  2807. */
  2808. static void dp_soc_interrupt_map_calculate_wifi3_pci_legacy(struct dp_soc *soc,
  2809. int intr_ctx_num,
  2810. int *irq_id_map,
  2811. int *num_irq_r)
  2812. {
  2813. int j;
  2814. int num_irq = 0;
  2815. int tx_mask = wlan_cfg_get_tx_ring_mask(
  2816. soc->wlan_cfg_ctx, intr_ctx_num);
  2817. int rx_mask = wlan_cfg_get_rx_ring_mask(
  2818. soc->wlan_cfg_ctx, intr_ctx_num);
  2819. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  2820. soc->wlan_cfg_ctx, intr_ctx_num);
  2821. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  2822. soc->wlan_cfg_ctx, intr_ctx_num);
  2823. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  2824. soc->wlan_cfg_ctx, intr_ctx_num);
  2825. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  2826. soc->wlan_cfg_ctx, intr_ctx_num);
  2827. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  2828. soc->wlan_cfg_ctx, intr_ctx_num);
  2829. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  2830. soc->wlan_cfg_ctx, intr_ctx_num);
  2831. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  2832. soc->wlan_cfg_ctx, intr_ctx_num);
  2833. soc->intr_mode = DP_INTR_LEGACY_VIRTUAL_IRQ;
  2834. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  2835. if (tx_mask & (1 << j))
  2836. irq_id_map[num_irq++] = (wbm2sw0_release - j);
  2837. if (rx_mask & (1 << j))
  2838. irq_id_map[num_irq++] = (reo2sw1_intr - j);
  2839. if (rx_mon_mask & (1 << j))
  2840. irq_id_map[num_irq++] = (rxmon2sw_p0_dest0 - j);
  2841. if (rx_err_ring_mask & (1 << j))
  2842. irq_id_map[num_irq++] = (reo2sw0_intr - j);
  2843. if (rx_wbm_rel_ring_mask & (1 << j))
  2844. irq_id_map[num_irq++] = (wbm2sw5_release - j);
  2845. if (reo_status_ring_mask & (1 << j))
  2846. irq_id_map[num_irq++] = (reo_status - j);
  2847. if (rxdma2host_ring_mask & (1 << j))
  2848. irq_id_map[num_irq++] = (rxdma2sw_dst_ring0 - j);
  2849. if (host2rxdma_ring_mask & (1 << j))
  2850. irq_id_map[num_irq++] = (sw2rxdma_0 - j);
  2851. if (host2rxdma_mon_ring_mask & (1 << j))
  2852. irq_id_map[num_irq++] = (sw2rxmon_src_ring - j);
  2853. }
  2854. *num_irq_r = num_irq;
  2855. }
  2856. #else
  2857. /**
  2858. * dp_soc_interrupt_map_calculate_wifi3_pci_legacy()
  2859. * Calculate interrupt map for legacy interrupts
  2860. * @soc: DP soc handle
  2861. * @intr_ctx_num: Interrupt context number
  2862. * @irq_id_map: IRQ map
  2863. * num_irq_r: Number of interrupts assigned for this context
  2864. *
  2865. * Return: void
  2866. */
  2867. static void dp_soc_interrupt_map_calculate_wifi3_pci_legacy(struct dp_soc *soc,
  2868. int intr_ctx_num,
  2869. int *irq_id_map,
  2870. int *num_irq_r)
  2871. {
  2872. }
  2873. #endif
  2874. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  2875. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  2876. {
  2877. int j;
  2878. int num_irq = 0;
  2879. int tx_mask =
  2880. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  2881. int rx_mask =
  2882. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  2883. int rx_mon_mask =
  2884. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  2885. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  2886. soc->wlan_cfg_ctx, intr_ctx_num);
  2887. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  2888. soc->wlan_cfg_ctx, intr_ctx_num);
  2889. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  2890. soc->wlan_cfg_ctx, intr_ctx_num);
  2891. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  2892. soc->wlan_cfg_ctx, intr_ctx_num);
  2893. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  2894. soc->wlan_cfg_ctx, intr_ctx_num);
  2895. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  2896. soc->wlan_cfg_ctx, intr_ctx_num);
  2897. int host2txmon_ring_mask = wlan_cfg_get_host2txmon_ring_mask(
  2898. soc->wlan_cfg_ctx, intr_ctx_num);
  2899. int txmon2host_mon_ring_mask = wlan_cfg_get_tx_mon_ring_mask(
  2900. soc->wlan_cfg_ctx, intr_ctx_num);
  2901. int umac_reset_mask = wlan_cfg_get_umac_reset_intr_mask(
  2902. soc->wlan_cfg_ctx, intr_ctx_num);
  2903. soc->intr_mode = DP_INTR_INTEGRATED;
  2904. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  2905. if (tx_mask & (1 << j)) {
  2906. irq_id_map[num_irq++] =
  2907. (wbm2host_tx_completions_ring1 - j);
  2908. }
  2909. if (rx_mask & (1 << j)) {
  2910. irq_id_map[num_irq++] =
  2911. (reo2host_destination_ring1 - j);
  2912. }
  2913. if (rxdma2host_ring_mask & (1 << j)) {
  2914. irq_id_map[num_irq++] =
  2915. rxdma2host_destination_ring_mac1 - j;
  2916. }
  2917. if (host2rxdma_ring_mask & (1 << j)) {
  2918. irq_id_map[num_irq++] =
  2919. host2rxdma_host_buf_ring_mac1 - j;
  2920. }
  2921. if (host2rxdma_mon_ring_mask & (1 << j)) {
  2922. irq_id_map[num_irq++] =
  2923. host2rxdma_monitor_ring1 - j;
  2924. }
  2925. if (rx_mon_mask & (1 << j)) {
  2926. irq_id_map[num_irq++] =
  2927. ppdu_end_interrupts_mac1 - j;
  2928. irq_id_map[num_irq++] =
  2929. rxdma2host_monitor_status_ring_mac1 - j;
  2930. irq_id_map[num_irq++] =
  2931. rxdma2host_monitor_destination_mac1 - j;
  2932. }
  2933. if (rx_wbm_rel_ring_mask & (1 << j))
  2934. irq_id_map[num_irq++] = wbm2host_rx_release;
  2935. if (rx_err_ring_mask & (1 << j))
  2936. irq_id_map[num_irq++] = reo2host_exception;
  2937. if (reo_status_ring_mask & (1 << j))
  2938. irq_id_map[num_irq++] = reo2host_status;
  2939. if (host2txmon_ring_mask & (1 << j))
  2940. irq_id_map[num_irq++] = host2tx_monitor_ring1;
  2941. if (txmon2host_mon_ring_mask & (1 << j)) {
  2942. irq_id_map[num_irq++] =
  2943. (txmon2host_monitor_destination_mac1 - j);
  2944. }
  2945. if (umac_reset_mask & (1 << j))
  2946. irq_id_map[num_irq++] = (umac_reset - j);
  2947. }
  2948. *num_irq_r = num_irq;
  2949. }
  2950. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  2951. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  2952. int msi_vector_count, int msi_vector_start)
  2953. {
  2954. int tx_mask = wlan_cfg_get_tx_ring_mask(
  2955. soc->wlan_cfg_ctx, intr_ctx_num);
  2956. int rx_mask = wlan_cfg_get_rx_ring_mask(
  2957. soc->wlan_cfg_ctx, intr_ctx_num);
  2958. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  2959. soc->wlan_cfg_ctx, intr_ctx_num);
  2960. int tx_mon_mask = wlan_cfg_get_tx_mon_ring_mask(
  2961. soc->wlan_cfg_ctx, intr_ctx_num);
  2962. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  2963. soc->wlan_cfg_ctx, intr_ctx_num);
  2964. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  2965. soc->wlan_cfg_ctx, intr_ctx_num);
  2966. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  2967. soc->wlan_cfg_ctx, intr_ctx_num);
  2968. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  2969. soc->wlan_cfg_ctx, intr_ctx_num);
  2970. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  2971. soc->wlan_cfg_ctx, intr_ctx_num);
  2972. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  2973. soc->wlan_cfg_ctx, intr_ctx_num);
  2974. int rx_near_full_grp_1_mask =
  2975. wlan_cfg_get_rx_near_full_grp_1_mask(soc->wlan_cfg_ctx,
  2976. intr_ctx_num);
  2977. int rx_near_full_grp_2_mask =
  2978. wlan_cfg_get_rx_near_full_grp_2_mask(soc->wlan_cfg_ctx,
  2979. intr_ctx_num);
  2980. int tx_ring_near_full_mask =
  2981. wlan_cfg_get_tx_ring_near_full_mask(soc->wlan_cfg_ctx,
  2982. intr_ctx_num);
  2983. int host2txmon_ring_mask =
  2984. wlan_cfg_get_host2txmon_ring_mask(soc->wlan_cfg_ctx,
  2985. intr_ctx_num);
  2986. unsigned int vector =
  2987. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  2988. int num_irq = 0;
  2989. soc->intr_mode = DP_INTR_MSI;
  2990. if (tx_mask | rx_mask | rx_mon_mask | tx_mon_mask | rx_err_ring_mask |
  2991. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask |
  2992. host2rxdma_ring_mask | host2rxdma_mon_ring_mask |
  2993. rx_near_full_grp_1_mask | rx_near_full_grp_2_mask |
  2994. tx_ring_near_full_mask | host2txmon_ring_mask)
  2995. irq_id_map[num_irq++] =
  2996. pld_get_msi_irq(soc->osdev->dev, vector);
  2997. *num_irq_r = num_irq;
  2998. }
  2999. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  3000. int *irq_id_map, int *num_irq)
  3001. {
  3002. int msi_vector_count, ret;
  3003. uint32_t msi_base_data, msi_vector_start;
  3004. if (pld_get_enable_intx(soc->osdev->dev)) {
  3005. return dp_soc_interrupt_map_calculate_wifi3_pci_legacy(soc,
  3006. intr_ctx_num, irq_id_map, num_irq);
  3007. }
  3008. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  3009. &msi_vector_count,
  3010. &msi_base_data,
  3011. &msi_vector_start);
  3012. if (ret)
  3013. return dp_soc_interrupt_map_calculate_integrated(soc,
  3014. intr_ctx_num, irq_id_map, num_irq);
  3015. else
  3016. dp_soc_interrupt_map_calculate_msi(soc,
  3017. intr_ctx_num, irq_id_map, num_irq,
  3018. msi_vector_count, msi_vector_start);
  3019. }
  3020. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  3021. /**
  3022. * dp_soc_near_full_interrupt_attach() - Register handler for DP near fill irq
  3023. * @soc: DP soc handle
  3024. * @num_irq: IRQ number
  3025. * @irq_id_map: IRQ map
  3026. * intr_id: interrupt context ID
  3027. *
  3028. * Return: 0 for success. nonzero for failure.
  3029. */
  3030. static inline int
  3031. dp_soc_near_full_interrupt_attach(struct dp_soc *soc, int num_irq,
  3032. int irq_id_map[], int intr_id)
  3033. {
  3034. return hif_register_ext_group(soc->hif_handle,
  3035. num_irq, irq_id_map,
  3036. dp_service_near_full_srngs,
  3037. &soc->intr_ctx[intr_id], "dp_nf_intr",
  3038. HIF_EXEC_NAPI_TYPE,
  3039. QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  3040. }
  3041. #else
  3042. static inline int
  3043. dp_soc_near_full_interrupt_attach(struct dp_soc *soc, int num_irq,
  3044. int *irq_id_map, int intr_id)
  3045. {
  3046. return 0;
  3047. }
  3048. #endif
  3049. #ifdef DP_CON_MON_MSI_SKIP_SET
  3050. static inline bool dp_skip_rx_mon_ring_mask_set(struct dp_soc *soc)
  3051. {
  3052. return !!(soc->cdp_soc.ol_ops->get_con_mode() !=
  3053. QDF_GLOBAL_MONITOR_MODE);
  3054. }
  3055. #else
  3056. static inline bool dp_skip_rx_mon_ring_mask_set(struct dp_soc *soc)
  3057. {
  3058. return false;
  3059. }
  3060. #endif
  3061. /*
  3062. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  3063. * @txrx_soc: DP SOC handle
  3064. *
  3065. * Return: none
  3066. */
  3067. void dp_soc_interrupt_detach(struct cdp_soc_t *txrx_soc)
  3068. {
  3069. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3070. int i;
  3071. if (soc->intr_mode == DP_INTR_POLL) {
  3072. qdf_timer_free(&soc->int_timer);
  3073. } else {
  3074. hif_deconfigure_ext_group_interrupts(soc->hif_handle);
  3075. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  3076. hif_deregister_exec_group(soc->hif_handle, "dp_nf_intr");
  3077. }
  3078. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  3079. soc->intr_ctx[i].tx_ring_mask = 0;
  3080. soc->intr_ctx[i].rx_ring_mask = 0;
  3081. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  3082. soc->intr_ctx[i].rx_err_ring_mask = 0;
  3083. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  3084. soc->intr_ctx[i].reo_status_ring_mask = 0;
  3085. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  3086. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  3087. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  3088. soc->intr_ctx[i].rx_near_full_grp_1_mask = 0;
  3089. soc->intr_ctx[i].rx_near_full_grp_2_mask = 0;
  3090. soc->intr_ctx[i].tx_ring_near_full_mask = 0;
  3091. soc->intr_ctx[i].tx_mon_ring_mask = 0;
  3092. soc->intr_ctx[i].host2txmon_ring_mask = 0;
  3093. soc->intr_ctx[i].umac_reset_intr_mask = 0;
  3094. hif_event_history_deinit(soc->hif_handle, i);
  3095. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  3096. }
  3097. qdf_mem_set(&soc->mon_intr_id_lmac_map,
  3098. sizeof(soc->mon_intr_id_lmac_map),
  3099. DP_MON_INVALID_LMAC_ID);
  3100. }
  3101. /*
  3102. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  3103. * @txrx_soc: DP SOC handle
  3104. *
  3105. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  3106. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  3107. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  3108. *
  3109. * Return: 0 for success. nonzero for failure.
  3110. */
  3111. static QDF_STATUS dp_soc_interrupt_attach(struct cdp_soc_t *txrx_soc)
  3112. {
  3113. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3114. int i = 0;
  3115. int num_irq = 0;
  3116. int rx_err_ring_intr_ctxt_id = HIF_MAX_GROUP;
  3117. int lmac_id = 0;
  3118. int napi_scale;
  3119. qdf_mem_set(&soc->mon_intr_id_lmac_map,
  3120. sizeof(soc->mon_intr_id_lmac_map), DP_MON_INVALID_LMAC_ID);
  3121. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  3122. int ret = 0;
  3123. /* Map of IRQ ids registered with one interrupt context */
  3124. int irq_id_map[HIF_MAX_GRP_IRQ];
  3125. int tx_mask =
  3126. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  3127. int rx_mask =
  3128. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  3129. int rx_mon_mask =
  3130. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  3131. int tx_mon_ring_mask =
  3132. wlan_cfg_get_tx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  3133. int rx_err_ring_mask =
  3134. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  3135. int rx_wbm_rel_ring_mask =
  3136. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  3137. int reo_status_ring_mask =
  3138. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  3139. int rxdma2host_ring_mask =
  3140. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  3141. int host2rxdma_ring_mask =
  3142. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  3143. int host2rxdma_mon_ring_mask =
  3144. wlan_cfg_get_host2rxdma_mon_ring_mask(
  3145. soc->wlan_cfg_ctx, i);
  3146. int rx_near_full_grp_1_mask =
  3147. wlan_cfg_get_rx_near_full_grp_1_mask(soc->wlan_cfg_ctx,
  3148. i);
  3149. int rx_near_full_grp_2_mask =
  3150. wlan_cfg_get_rx_near_full_grp_2_mask(soc->wlan_cfg_ctx,
  3151. i);
  3152. int tx_ring_near_full_mask =
  3153. wlan_cfg_get_tx_ring_near_full_mask(soc->wlan_cfg_ctx,
  3154. i);
  3155. int host2txmon_ring_mask =
  3156. wlan_cfg_get_host2txmon_ring_mask(soc->wlan_cfg_ctx, i);
  3157. int umac_reset_intr_mask =
  3158. wlan_cfg_get_umac_reset_intr_mask(soc->wlan_cfg_ctx, i);
  3159. if (dp_skip_rx_mon_ring_mask_set(soc))
  3160. rx_mon_mask = 0;
  3161. soc->intr_ctx[i].dp_intr_id = i;
  3162. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  3163. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  3164. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  3165. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  3166. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  3167. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  3168. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  3169. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  3170. soc->intr_ctx[i].host2rxdma_mon_ring_mask =
  3171. host2rxdma_mon_ring_mask;
  3172. soc->intr_ctx[i].rx_near_full_grp_1_mask =
  3173. rx_near_full_grp_1_mask;
  3174. soc->intr_ctx[i].rx_near_full_grp_2_mask =
  3175. rx_near_full_grp_2_mask;
  3176. soc->intr_ctx[i].tx_ring_near_full_mask =
  3177. tx_ring_near_full_mask;
  3178. soc->intr_ctx[i].tx_mon_ring_mask = tx_mon_ring_mask;
  3179. soc->intr_ctx[i].host2txmon_ring_mask = host2txmon_ring_mask;
  3180. soc->intr_ctx[i].umac_reset_intr_mask = umac_reset_intr_mask;
  3181. soc->intr_ctx[i].soc = soc;
  3182. num_irq = 0;
  3183. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  3184. &num_irq);
  3185. if (rx_near_full_grp_1_mask | rx_near_full_grp_2_mask |
  3186. tx_ring_near_full_mask) {
  3187. dp_soc_near_full_interrupt_attach(soc, num_irq,
  3188. irq_id_map, i);
  3189. } else {
  3190. napi_scale = wlan_cfg_get_napi_scale_factor(
  3191. soc->wlan_cfg_ctx);
  3192. if (!napi_scale)
  3193. napi_scale = QCA_NAPI_DEF_SCALE_BIN_SHIFT;
  3194. ret = hif_register_ext_group(soc->hif_handle,
  3195. num_irq, irq_id_map, dp_service_srngs,
  3196. &soc->intr_ctx[i], "dp_intr",
  3197. HIF_EXEC_NAPI_TYPE, napi_scale);
  3198. }
  3199. dp_debug(" int ctx %u num_irq %u irq_id_map %u %u",
  3200. i, num_irq, irq_id_map[0], irq_id_map[1]);
  3201. if (ret) {
  3202. dp_init_err("%pK: failed, ret = %d", soc, ret);
  3203. dp_soc_interrupt_detach(txrx_soc);
  3204. return QDF_STATUS_E_FAILURE;
  3205. }
  3206. hif_event_history_init(soc->hif_handle, i);
  3207. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  3208. if (rx_err_ring_mask)
  3209. rx_err_ring_intr_ctxt_id = i;
  3210. if (dp_is_mon_mask_valid(soc, &soc->intr_ctx[i])) {
  3211. soc->mon_intr_id_lmac_map[lmac_id] = i;
  3212. lmac_id++;
  3213. }
  3214. }
  3215. hif_configure_ext_group_interrupts(soc->hif_handle);
  3216. if (rx_err_ring_intr_ctxt_id != HIF_MAX_GROUP)
  3217. hif_config_irq_clear_cpu_affinity(soc->hif_handle,
  3218. rx_err_ring_intr_ctxt_id, 0);
  3219. return QDF_STATUS_SUCCESS;
  3220. }
  3221. #define AVG_MAX_MPDUS_PER_TID 128
  3222. #define AVG_TIDS_PER_CLIENT 2
  3223. #define AVG_FLOWS_PER_TID 2
  3224. #define AVG_MSDUS_PER_FLOW 128
  3225. #define AVG_MSDUS_PER_MPDU 4
  3226. /*
  3227. * dp_hw_link_desc_pool_banks_free() - Free h/w link desc pool banks
  3228. * @soc: DP SOC handle
  3229. * @mac_id: mac id
  3230. *
  3231. * Return: none
  3232. */
  3233. void dp_hw_link_desc_pool_banks_free(struct dp_soc *soc, uint32_t mac_id)
  3234. {
  3235. struct qdf_mem_multi_page_t *pages;
  3236. if (mac_id != WLAN_INVALID_PDEV_ID) {
  3237. pages = dp_monitor_get_link_desc_pages(soc, mac_id);
  3238. } else {
  3239. pages = &soc->link_desc_pages;
  3240. }
  3241. if (!pages) {
  3242. dp_err("can not get link desc pages");
  3243. QDF_ASSERT(0);
  3244. return;
  3245. }
  3246. if (pages->dma_pages) {
  3247. wlan_minidump_remove((void *)
  3248. pages->dma_pages->page_v_addr_start,
  3249. pages->num_pages * pages->page_size,
  3250. soc->ctrl_psoc,
  3251. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  3252. "hw_link_desc_bank");
  3253. dp_desc_multi_pages_mem_free(soc, DP_HW_LINK_DESC_TYPE,
  3254. pages, 0, false);
  3255. }
  3256. }
  3257. qdf_export_symbol(dp_hw_link_desc_pool_banks_free);
  3258. /*
  3259. * dp_hw_link_desc_pool_banks_alloc() - Allocate h/w link desc pool banks
  3260. * @soc: DP SOC handle
  3261. * @mac_id: mac id
  3262. *
  3263. * Allocates memory pages for link descriptors, the page size is 4K for
  3264. * MCL and 2MB for WIN. if the mac_id is invalid link descriptor pages are
  3265. * allocated for regular RX/TX and if the there is a proper mac_id link
  3266. * descriptors are allocated for RX monitor mode.
  3267. *
  3268. * Return: QDF_STATUS_SUCCESS: Success
  3269. * QDF_STATUS_E_FAILURE: Failure
  3270. */
  3271. QDF_STATUS dp_hw_link_desc_pool_banks_alloc(struct dp_soc *soc, uint32_t mac_id)
  3272. {
  3273. hal_soc_handle_t hal_soc = soc->hal_soc;
  3274. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  3275. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  3276. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  3277. uint32_t num_mpdus_per_link_desc = hal_num_mpdus_per_link_desc(hal_soc);
  3278. uint32_t num_msdus_per_link_desc = hal_num_msdus_per_link_desc(hal_soc);
  3279. uint32_t num_mpdu_links_per_queue_desc =
  3280. hal_num_mpdu_links_per_queue_desc(hal_soc);
  3281. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  3282. uint32_t *total_link_descs, total_mem_size;
  3283. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  3284. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  3285. uint32_t num_entries;
  3286. struct qdf_mem_multi_page_t *pages;
  3287. struct dp_srng *dp_srng;
  3288. uint8_t minidump_str[MINIDUMP_STR_SIZE];
  3289. /* Only Tx queue descriptors are allocated from common link descriptor
  3290. * pool Rx queue descriptors are not included in this because (REO queue
  3291. * extension descriptors) they are expected to be allocated contiguously
  3292. * with REO queue descriptors
  3293. */
  3294. if (mac_id != WLAN_INVALID_PDEV_ID) {
  3295. pages = dp_monitor_get_link_desc_pages(soc, mac_id);
  3296. /* dp_monitor_get_link_desc_pages returns NULL only
  3297. * if monitor SOC is NULL
  3298. */
  3299. if (!pages) {
  3300. dp_err("can not get link desc pages");
  3301. QDF_ASSERT(0);
  3302. return QDF_STATUS_E_FAULT;
  3303. }
  3304. dp_srng = &soc->rxdma_mon_desc_ring[mac_id];
  3305. num_entries = dp_srng->alloc_size /
  3306. hal_srng_get_entrysize(soc->hal_soc,
  3307. RXDMA_MONITOR_DESC);
  3308. total_link_descs = dp_monitor_get_total_link_descs(soc, mac_id);
  3309. qdf_str_lcopy(minidump_str, "mon_link_desc_bank",
  3310. MINIDUMP_STR_SIZE);
  3311. } else {
  3312. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  3313. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  3314. num_mpdu_queue_descs = num_mpdu_link_descs /
  3315. num_mpdu_links_per_queue_desc;
  3316. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  3317. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  3318. num_msdus_per_link_desc;
  3319. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  3320. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  3321. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  3322. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  3323. pages = &soc->link_desc_pages;
  3324. total_link_descs = &soc->total_link_descs;
  3325. qdf_str_lcopy(minidump_str, "link_desc_bank",
  3326. MINIDUMP_STR_SIZE);
  3327. }
  3328. /* If link descriptor banks are allocated, return from here */
  3329. if (pages->num_pages)
  3330. return QDF_STATUS_SUCCESS;
  3331. /* Round up to power of 2 */
  3332. *total_link_descs = 1;
  3333. while (*total_link_descs < num_entries)
  3334. *total_link_descs <<= 1;
  3335. dp_init_info("%pK: total_link_descs: %u, link_desc_size: %d",
  3336. soc, *total_link_descs, link_desc_size);
  3337. total_mem_size = *total_link_descs * link_desc_size;
  3338. total_mem_size += link_desc_align;
  3339. dp_init_info("%pK: total_mem_size: %d",
  3340. soc, total_mem_size);
  3341. dp_set_max_page_size(pages, max_alloc_size);
  3342. dp_desc_multi_pages_mem_alloc(soc, DP_HW_LINK_DESC_TYPE,
  3343. pages,
  3344. link_desc_size,
  3345. *total_link_descs,
  3346. 0, false);
  3347. if (!pages->num_pages) {
  3348. dp_err("Multi page alloc fail for hw link desc pool");
  3349. return QDF_STATUS_E_FAULT;
  3350. }
  3351. wlan_minidump_log(pages->dma_pages->page_v_addr_start,
  3352. pages->num_pages * pages->page_size,
  3353. soc->ctrl_psoc,
  3354. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  3355. "hw_link_desc_bank");
  3356. return QDF_STATUS_SUCCESS;
  3357. }
  3358. /*
  3359. * dp_hw_link_desc_ring_free() - Free h/w link desc rings
  3360. * @soc: DP SOC handle
  3361. *
  3362. * Return: none
  3363. */
  3364. static void dp_hw_link_desc_ring_free(struct dp_soc *soc)
  3365. {
  3366. uint32_t i;
  3367. uint32_t size = soc->wbm_idle_scatter_buf_size;
  3368. void *vaddr = soc->wbm_idle_link_ring.base_vaddr_unaligned;
  3369. qdf_dma_addr_t paddr;
  3370. if (soc->wbm_idle_scatter_buf_base_vaddr[0]) {
  3371. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  3372. vaddr = soc->wbm_idle_scatter_buf_base_vaddr[i];
  3373. paddr = soc->wbm_idle_scatter_buf_base_paddr[i];
  3374. if (vaddr) {
  3375. qdf_mem_free_consistent(soc->osdev,
  3376. soc->osdev->dev,
  3377. size,
  3378. vaddr,
  3379. paddr,
  3380. 0);
  3381. vaddr = NULL;
  3382. }
  3383. }
  3384. } else {
  3385. wlan_minidump_remove(soc->wbm_idle_link_ring.base_vaddr_unaligned,
  3386. soc->wbm_idle_link_ring.alloc_size,
  3387. soc->ctrl_psoc,
  3388. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  3389. "wbm_idle_link_ring");
  3390. dp_srng_free(soc, &soc->wbm_idle_link_ring);
  3391. }
  3392. }
  3393. /*
  3394. * dp_hw_link_desc_ring_alloc() - Allocate hw link desc rings
  3395. * @soc: DP SOC handle
  3396. *
  3397. * Allocate memory for WBM_IDLE_LINK srng ring if the number of
  3398. * link descriptors is less then the max_allocated size. else
  3399. * allocate memory for wbm_idle_scatter_buffer.
  3400. *
  3401. * Return: QDF_STATUS_SUCCESS: success
  3402. * QDF_STATUS_E_NO_MEM: No memory (Failure)
  3403. */
  3404. static QDF_STATUS dp_hw_link_desc_ring_alloc(struct dp_soc *soc)
  3405. {
  3406. uint32_t entry_size, i;
  3407. uint32_t total_mem_size;
  3408. qdf_dma_addr_t *baseaddr = NULL;
  3409. struct dp_srng *dp_srng;
  3410. uint32_t ring_type;
  3411. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  3412. uint32_t tlds;
  3413. ring_type = WBM_IDLE_LINK;
  3414. dp_srng = &soc->wbm_idle_link_ring;
  3415. tlds = soc->total_link_descs;
  3416. entry_size = hal_srng_get_entrysize(soc->hal_soc, ring_type);
  3417. total_mem_size = entry_size * tlds;
  3418. if (total_mem_size <= max_alloc_size) {
  3419. if (dp_srng_alloc(soc, dp_srng, ring_type, tlds, 0)) {
  3420. dp_init_err("%pK: Link desc idle ring setup failed",
  3421. soc);
  3422. goto fail;
  3423. }
  3424. wlan_minidump_log(soc->wbm_idle_link_ring.base_vaddr_unaligned,
  3425. soc->wbm_idle_link_ring.alloc_size,
  3426. soc->ctrl_psoc,
  3427. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  3428. "wbm_idle_link_ring");
  3429. } else {
  3430. uint32_t num_scatter_bufs;
  3431. uint32_t num_entries_per_buf;
  3432. uint32_t buf_size = 0;
  3433. soc->wbm_idle_scatter_buf_size =
  3434. hal_idle_list_scatter_buf_size(soc->hal_soc);
  3435. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  3436. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  3437. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  3438. soc->hal_soc, total_mem_size,
  3439. soc->wbm_idle_scatter_buf_size);
  3440. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  3441. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3442. FL("scatter bufs size out of bounds"));
  3443. goto fail;
  3444. }
  3445. for (i = 0; i < num_scatter_bufs; i++) {
  3446. baseaddr = &soc->wbm_idle_scatter_buf_base_paddr[i];
  3447. buf_size = soc->wbm_idle_scatter_buf_size;
  3448. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  3449. qdf_mem_alloc_consistent(soc->osdev,
  3450. soc->osdev->dev,
  3451. buf_size,
  3452. baseaddr);
  3453. if (!soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  3454. QDF_TRACE(QDF_MODULE_ID_DP,
  3455. QDF_TRACE_LEVEL_ERROR,
  3456. FL("Scatter lst memory alloc fail"));
  3457. goto fail;
  3458. }
  3459. }
  3460. soc->num_scatter_bufs = num_scatter_bufs;
  3461. }
  3462. return QDF_STATUS_SUCCESS;
  3463. fail:
  3464. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  3465. void *vaddr = soc->wbm_idle_scatter_buf_base_vaddr[i];
  3466. qdf_dma_addr_t paddr = soc->wbm_idle_scatter_buf_base_paddr[i];
  3467. if (vaddr) {
  3468. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  3469. soc->wbm_idle_scatter_buf_size,
  3470. vaddr,
  3471. paddr, 0);
  3472. vaddr = NULL;
  3473. }
  3474. }
  3475. return QDF_STATUS_E_NOMEM;
  3476. }
  3477. qdf_export_symbol(dp_hw_link_desc_pool_banks_alloc);
  3478. /*
  3479. * dp_hw_link_desc_ring_init() - Initialize hw link desc rings
  3480. * @soc: DP SOC handle
  3481. *
  3482. * Return: QDF_STATUS_SUCCESS: success
  3483. * QDF_STATUS_E_FAILURE: failure
  3484. */
  3485. static QDF_STATUS dp_hw_link_desc_ring_init(struct dp_soc *soc)
  3486. {
  3487. struct dp_srng *dp_srng = &soc->wbm_idle_link_ring;
  3488. if (dp_srng->base_vaddr_unaligned) {
  3489. if (dp_srng_init(soc, dp_srng, WBM_IDLE_LINK, 0, 0))
  3490. return QDF_STATUS_E_FAILURE;
  3491. }
  3492. return QDF_STATUS_SUCCESS;
  3493. }
  3494. /*
  3495. * dp_hw_link_desc_ring_deinit() - Reset hw link desc rings
  3496. * @soc: DP SOC handle
  3497. *
  3498. * Return: None
  3499. */
  3500. static void dp_hw_link_desc_ring_deinit(struct dp_soc *soc)
  3501. {
  3502. dp_srng_deinit(soc, &soc->wbm_idle_link_ring, WBM_IDLE_LINK, 0);
  3503. }
  3504. /*
  3505. * dp_hw_link_desc_ring_replenish() - Replenish hw link desc rings
  3506. * @soc: DP SOC handle
  3507. * @mac_id: mac id
  3508. *
  3509. * Return: None
  3510. */
  3511. void dp_link_desc_ring_replenish(struct dp_soc *soc, uint32_t mac_id)
  3512. {
  3513. uint32_t cookie = 0;
  3514. uint32_t page_idx = 0;
  3515. struct qdf_mem_multi_page_t *pages;
  3516. struct qdf_mem_dma_page_t *dma_pages;
  3517. uint32_t offset = 0;
  3518. uint32_t count = 0;
  3519. uint32_t desc_id = 0;
  3520. void *desc_srng;
  3521. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  3522. uint32_t *total_link_descs_addr;
  3523. uint32_t total_link_descs;
  3524. uint32_t scatter_buf_num;
  3525. uint32_t num_entries_per_buf = 0;
  3526. uint32_t rem_entries;
  3527. uint32_t num_descs_per_page;
  3528. uint32_t num_scatter_bufs = 0;
  3529. uint8_t *scatter_buf_ptr;
  3530. void *desc;
  3531. num_scatter_bufs = soc->num_scatter_bufs;
  3532. if (mac_id == WLAN_INVALID_PDEV_ID) {
  3533. pages = &soc->link_desc_pages;
  3534. total_link_descs = soc->total_link_descs;
  3535. desc_srng = soc->wbm_idle_link_ring.hal_srng;
  3536. } else {
  3537. pages = dp_monitor_get_link_desc_pages(soc, mac_id);
  3538. /* dp_monitor_get_link_desc_pages returns NULL only
  3539. * if monitor SOC is NULL
  3540. */
  3541. if (!pages) {
  3542. dp_err("can not get link desc pages");
  3543. QDF_ASSERT(0);
  3544. return;
  3545. }
  3546. total_link_descs_addr =
  3547. dp_monitor_get_total_link_descs(soc, mac_id);
  3548. total_link_descs = *total_link_descs_addr;
  3549. desc_srng = soc->rxdma_mon_desc_ring[mac_id].hal_srng;
  3550. }
  3551. dma_pages = pages->dma_pages;
  3552. do {
  3553. qdf_mem_zero(dma_pages[page_idx].page_v_addr_start,
  3554. pages->page_size);
  3555. page_idx++;
  3556. } while (page_idx < pages->num_pages);
  3557. if (desc_srng) {
  3558. hal_srng_access_start_unlocked(soc->hal_soc, desc_srng);
  3559. page_idx = 0;
  3560. count = 0;
  3561. offset = 0;
  3562. pages = &soc->link_desc_pages;
  3563. while ((desc = hal_srng_src_get_next(soc->hal_soc,
  3564. desc_srng)) &&
  3565. (count < total_link_descs)) {
  3566. page_idx = count / pages->num_element_per_page;
  3567. if (desc_id == pages->num_element_per_page)
  3568. desc_id = 0;
  3569. offset = count % pages->num_element_per_page;
  3570. cookie = LINK_DESC_COOKIE(desc_id, page_idx,
  3571. soc->link_desc_id_start);
  3572. hal_set_link_desc_addr(soc->hal_soc, desc, cookie,
  3573. dma_pages[page_idx].page_p_addr
  3574. + (offset * link_desc_size),
  3575. soc->idle_link_bm_id);
  3576. count++;
  3577. desc_id++;
  3578. }
  3579. hal_srng_access_end_unlocked(soc->hal_soc, desc_srng);
  3580. } else {
  3581. /* Populate idle list scatter buffers with link descriptor
  3582. * pointers
  3583. */
  3584. scatter_buf_num = 0;
  3585. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  3586. soc->hal_soc,
  3587. soc->wbm_idle_scatter_buf_size);
  3588. scatter_buf_ptr = (uint8_t *)(
  3589. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  3590. rem_entries = num_entries_per_buf;
  3591. pages = &soc->link_desc_pages;
  3592. page_idx = 0; count = 0;
  3593. offset = 0;
  3594. num_descs_per_page = pages->num_element_per_page;
  3595. while (count < total_link_descs) {
  3596. page_idx = count / num_descs_per_page;
  3597. offset = count % num_descs_per_page;
  3598. if (desc_id == pages->num_element_per_page)
  3599. desc_id = 0;
  3600. cookie = LINK_DESC_COOKIE(desc_id, page_idx,
  3601. soc->link_desc_id_start);
  3602. hal_set_link_desc_addr(soc->hal_soc,
  3603. (void *)scatter_buf_ptr,
  3604. cookie,
  3605. dma_pages[page_idx].page_p_addr +
  3606. (offset * link_desc_size),
  3607. soc->idle_link_bm_id);
  3608. rem_entries--;
  3609. if (rem_entries) {
  3610. scatter_buf_ptr += link_desc_size;
  3611. } else {
  3612. rem_entries = num_entries_per_buf;
  3613. scatter_buf_num++;
  3614. if (scatter_buf_num >= num_scatter_bufs)
  3615. break;
  3616. scatter_buf_ptr = (uint8_t *)
  3617. (soc->wbm_idle_scatter_buf_base_vaddr[
  3618. scatter_buf_num]);
  3619. }
  3620. count++;
  3621. desc_id++;
  3622. }
  3623. /* Setup link descriptor idle list in HW */
  3624. hal_setup_link_idle_list(soc->hal_soc,
  3625. soc->wbm_idle_scatter_buf_base_paddr,
  3626. soc->wbm_idle_scatter_buf_base_vaddr,
  3627. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  3628. (uint32_t)(scatter_buf_ptr -
  3629. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  3630. scatter_buf_num-1])), total_link_descs);
  3631. }
  3632. }
  3633. qdf_export_symbol(dp_link_desc_ring_replenish);
  3634. #ifdef IPA_OFFLOAD
  3635. #define USE_1_IPA_RX_REO_RING 1
  3636. #define USE_2_IPA_RX_REO_RINGS 2
  3637. #define REO_DST_RING_SIZE_QCA6290 1023
  3638. #ifndef CONFIG_WIFI_EMULATION_WIFI_3_0
  3639. #define REO_DST_RING_SIZE_QCA8074 1023
  3640. #define REO_DST_RING_SIZE_QCN9000 2048
  3641. #else
  3642. #define REO_DST_RING_SIZE_QCA8074 8
  3643. #define REO_DST_RING_SIZE_QCN9000 8
  3644. #endif /* CONFIG_WIFI_EMULATION_WIFI_3_0 */
  3645. #ifdef IPA_WDI3_TX_TWO_PIPES
  3646. #ifdef DP_MEMORY_OPT
  3647. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  3648. {
  3649. return dp_init_tx_ring_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  3650. }
  3651. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  3652. {
  3653. dp_deinit_tx_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  3654. }
  3655. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  3656. {
  3657. return dp_alloc_tx_ring_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  3658. }
  3659. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  3660. {
  3661. dp_free_tx_ring_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  3662. }
  3663. #else /* !DP_MEMORY_OPT */
  3664. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  3665. {
  3666. return 0;
  3667. }
  3668. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  3669. {
  3670. }
  3671. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  3672. {
  3673. return 0
  3674. }
  3675. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  3676. {
  3677. }
  3678. #endif /* DP_MEMORY_OPT */
  3679. static void dp_ipa_hal_tx_init_alt_data_ring(struct dp_soc *soc)
  3680. {
  3681. hal_tx_init_data_ring(soc->hal_soc,
  3682. soc->tcl_data_ring[IPA_TX_ALT_RING_IDX].hal_srng);
  3683. }
  3684. #else /* !IPA_WDI3_TX_TWO_PIPES */
  3685. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  3686. {
  3687. return 0;
  3688. }
  3689. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  3690. {
  3691. }
  3692. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  3693. {
  3694. return 0;
  3695. }
  3696. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  3697. {
  3698. }
  3699. static void dp_ipa_hal_tx_init_alt_data_ring(struct dp_soc *soc)
  3700. {
  3701. }
  3702. #endif /* IPA_WDI3_TX_TWO_PIPES */
  3703. #else
  3704. #define REO_DST_RING_SIZE_QCA6290 1024
  3705. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  3706. {
  3707. return 0;
  3708. }
  3709. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  3710. {
  3711. }
  3712. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  3713. {
  3714. return 0;
  3715. }
  3716. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  3717. {
  3718. }
  3719. static void dp_ipa_hal_tx_init_alt_data_ring(struct dp_soc *soc)
  3720. {
  3721. }
  3722. #endif /* IPA_OFFLOAD */
  3723. /*
  3724. * dp_soc_reset_ring_map() - Reset cpu ring map
  3725. * @soc: Datapath soc handler
  3726. *
  3727. * This api resets the default cpu ring map
  3728. */
  3729. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  3730. {
  3731. uint8_t i;
  3732. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  3733. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  3734. switch (nss_config) {
  3735. case dp_nss_cfg_first_radio:
  3736. /*
  3737. * Setting Tx ring map for one nss offloaded radio
  3738. */
  3739. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  3740. break;
  3741. case dp_nss_cfg_second_radio:
  3742. /*
  3743. * Setting Tx ring for two nss offloaded radios
  3744. */
  3745. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  3746. break;
  3747. case dp_nss_cfg_dbdc:
  3748. /*
  3749. * Setting Tx ring map for 2 nss offloaded radios
  3750. */
  3751. soc->tx_ring_map[i] =
  3752. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  3753. break;
  3754. case dp_nss_cfg_dbtc:
  3755. /*
  3756. * Setting Tx ring map for 3 nss offloaded radios
  3757. */
  3758. soc->tx_ring_map[i] =
  3759. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  3760. break;
  3761. default:
  3762. dp_err("tx_ring_map failed due to invalid nss cfg");
  3763. break;
  3764. }
  3765. }
  3766. }
  3767. /*
  3768. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  3769. * @dp_soc - DP soc handle
  3770. * @ring_type - ring type
  3771. * @ring_num - ring_num
  3772. *
  3773. * return 0 or 1
  3774. */
  3775. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  3776. {
  3777. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  3778. uint8_t status = 0;
  3779. switch (ring_type) {
  3780. case WBM2SW_RELEASE:
  3781. case REO_DST:
  3782. case RXDMA_BUF:
  3783. case REO_EXCEPTION:
  3784. status = ((nss_config) & (1 << ring_num));
  3785. break;
  3786. default:
  3787. break;
  3788. }
  3789. return status;
  3790. }
  3791. /*
  3792. * dp_soc_disable_unused_mac_intr_mask() - reset interrupt mask for
  3793. * unused WMAC hw rings
  3794. * @dp_soc - DP Soc handle
  3795. * @mac_num - wmac num
  3796. *
  3797. * Return: Return void
  3798. */
  3799. static void dp_soc_disable_unused_mac_intr_mask(struct dp_soc *soc,
  3800. int mac_num)
  3801. {
  3802. uint8_t *grp_mask = NULL;
  3803. int group_number;
  3804. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  3805. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  3806. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  3807. group_number, 0x0);
  3808. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  3809. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  3810. wlan_cfg_set_rx_mon_ring_mask(soc->wlan_cfg_ctx,
  3811. group_number, 0x0);
  3812. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  3813. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  3814. wlan_cfg_set_rxdma2host_ring_mask(soc->wlan_cfg_ctx,
  3815. group_number, 0x0);
  3816. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_mon_ring_mask[0];
  3817. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  3818. wlan_cfg_set_host2rxdma_mon_ring_mask(soc->wlan_cfg_ctx,
  3819. group_number, 0x0);
  3820. }
  3821. #ifdef IPA_OFFLOAD
  3822. #ifdef IPA_WDI3_VLAN_SUPPORT
  3823. /*
  3824. * dp_soc_reset_ipa_vlan_intr_mask() - reset interrupt mask for IPA offloaded
  3825. * ring for vlan tagged traffic
  3826. * @dp_soc - DP Soc handle
  3827. *
  3828. * Return: Return void
  3829. */
  3830. static void dp_soc_reset_ipa_vlan_intr_mask(struct dp_soc *soc)
  3831. {
  3832. uint8_t *grp_mask = NULL;
  3833. int group_number, mask;
  3834. if (!wlan_ipa_is_vlan_enabled())
  3835. return;
  3836. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  3837. group_number = dp_srng_find_ring_in_mask(IPA_ALT_REO_DEST_RING_IDX, grp_mask);
  3838. if (group_number < 0) {
  3839. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3840. soc, REO_DST, IPA_ALT_REO_DEST_RING_IDX);
  3841. return;
  3842. }
  3843. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  3844. /* reset the interrupt mask for offloaded ring */
  3845. mask &= (~(1 << IPA_ALT_REO_DEST_RING_IDX));
  3846. /*
  3847. * set the interrupt mask to zero for rx offloaded radio.
  3848. */
  3849. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  3850. }
  3851. #else
  3852. static inline
  3853. void dp_soc_reset_ipa_vlan_intr_mask(struct dp_soc *soc)
  3854. { }
  3855. #endif /* IPA_WDI3_VLAN_SUPPORT */
  3856. #else
  3857. static inline
  3858. void dp_soc_reset_ipa_vlan_intr_mask(struct dp_soc *soc)
  3859. { }
  3860. #endif /* IPA_OFFLOAD */
  3861. /*
  3862. * dp_soc_reset_intr_mask() - reset interrupt mask
  3863. * @dp_soc - DP Soc handle
  3864. *
  3865. * Return: Return void
  3866. */
  3867. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  3868. {
  3869. uint8_t j;
  3870. uint8_t *grp_mask = NULL;
  3871. int group_number, mask, num_ring;
  3872. /* number of tx ring */
  3873. num_ring = soc->num_tcl_data_rings;
  3874. /*
  3875. * group mask for tx completion ring.
  3876. */
  3877. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  3878. /* loop and reset the mask for only offloaded ring */
  3879. for (j = 0; j < WLAN_CFG_NUM_TCL_DATA_RINGS; j++) {
  3880. /*
  3881. * Group number corresponding to tx offloaded ring.
  3882. */
  3883. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  3884. if (group_number < 0) {
  3885. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3886. soc, WBM2SW_RELEASE, j);
  3887. continue;
  3888. }
  3889. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  3890. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j) &&
  3891. (!mask)) {
  3892. continue;
  3893. }
  3894. /* reset the tx mask for offloaded ring */
  3895. mask &= (~(1 << j));
  3896. /*
  3897. * reset the interrupt mask for offloaded ring.
  3898. */
  3899. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  3900. }
  3901. /* number of rx rings */
  3902. num_ring = soc->num_reo_dest_rings;
  3903. /*
  3904. * group mask for reo destination ring.
  3905. */
  3906. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  3907. /* loop and reset the mask for only offloaded ring */
  3908. for (j = 0; j < WLAN_CFG_NUM_REO_DEST_RING; j++) {
  3909. /*
  3910. * Group number corresponding to rx offloaded ring.
  3911. */
  3912. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  3913. if (group_number < 0) {
  3914. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3915. soc, REO_DST, j);
  3916. continue;
  3917. }
  3918. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  3919. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j) &&
  3920. (!mask)) {
  3921. continue;
  3922. }
  3923. /* reset the interrupt mask for offloaded ring */
  3924. mask &= (~(1 << j));
  3925. /*
  3926. * set the interrupt mask to zero for rx offloaded radio.
  3927. */
  3928. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  3929. }
  3930. /*
  3931. * group mask for Rx buffer refill ring
  3932. */
  3933. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  3934. /* loop and reset the mask for only offloaded ring */
  3935. for (j = 0; j < MAX_PDEV_CNT; j++) {
  3936. int lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  3937. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  3938. continue;
  3939. }
  3940. /*
  3941. * Group number corresponding to rx offloaded ring.
  3942. */
  3943. group_number = dp_srng_find_ring_in_mask(lmac_id, grp_mask);
  3944. if (group_number < 0) {
  3945. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3946. soc, REO_DST, lmac_id);
  3947. continue;
  3948. }
  3949. /* set the interrupt mask for offloaded ring */
  3950. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  3951. group_number);
  3952. mask &= (~(1 << lmac_id));
  3953. /*
  3954. * set the interrupt mask to zero for rx offloaded radio.
  3955. */
  3956. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  3957. group_number, mask);
  3958. }
  3959. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  3960. for (j = 0; j < num_ring; j++) {
  3961. if (!dp_soc_ring_if_nss_offloaded(soc, REO_EXCEPTION, j)) {
  3962. continue;
  3963. }
  3964. /*
  3965. * Group number corresponding to rx err ring.
  3966. */
  3967. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  3968. if (group_number < 0) {
  3969. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3970. soc, REO_EXCEPTION, j);
  3971. continue;
  3972. }
  3973. wlan_cfg_set_rx_err_ring_mask(soc->wlan_cfg_ctx,
  3974. group_number, 0);
  3975. }
  3976. }
  3977. #ifdef IPA_OFFLOAD
  3978. bool dp_reo_remap_config(struct dp_soc *soc, uint32_t *remap0,
  3979. uint32_t *remap1, uint32_t *remap2)
  3980. {
  3981. uint32_t ring[WLAN_CFG_NUM_REO_DEST_RING_MAX] = {
  3982. REO_REMAP_SW1, REO_REMAP_SW2, REO_REMAP_SW3,
  3983. REO_REMAP_SW5, REO_REMAP_SW6, REO_REMAP_SW7};
  3984. switch (soc->arch_id) {
  3985. case CDP_ARCH_TYPE_BE:
  3986. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  3987. soc->num_reo_dest_rings -
  3988. USE_2_IPA_RX_REO_RINGS, remap1,
  3989. remap2);
  3990. break;
  3991. case CDP_ARCH_TYPE_LI:
  3992. if (wlan_ipa_is_vlan_enabled()) {
  3993. hal_compute_reo_remap_ix2_ix3(
  3994. soc->hal_soc, ring,
  3995. soc->num_reo_dest_rings -
  3996. USE_2_IPA_RX_REO_RINGS, remap1,
  3997. remap2);
  3998. } else {
  3999. hal_compute_reo_remap_ix2_ix3(
  4000. soc->hal_soc, ring,
  4001. soc->num_reo_dest_rings -
  4002. USE_1_IPA_RX_REO_RING, remap1,
  4003. remap2);
  4004. }
  4005. hal_compute_reo_remap_ix0(soc->hal_soc, remap0);
  4006. break;
  4007. default:
  4008. dp_err("unknown arch_id 0x%x", soc->arch_id);
  4009. QDF_BUG(0);
  4010. }
  4011. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  4012. return true;
  4013. }
  4014. #ifdef IPA_WDI3_TX_TWO_PIPES
  4015. static bool dp_ipa_is_alt_tx_ring(int index)
  4016. {
  4017. return index == IPA_TX_ALT_RING_IDX;
  4018. }
  4019. static bool dp_ipa_is_alt_tx_comp_ring(int index)
  4020. {
  4021. return index == IPA_TX_ALT_COMP_RING_IDX;
  4022. }
  4023. #else /* !IPA_WDI3_TX_TWO_PIPES */
  4024. static bool dp_ipa_is_alt_tx_ring(int index)
  4025. {
  4026. return false;
  4027. }
  4028. static bool dp_ipa_is_alt_tx_comp_ring(int index)
  4029. {
  4030. return false;
  4031. }
  4032. #endif /* IPA_WDI3_TX_TWO_PIPES */
  4033. /**
  4034. * dp_ipa_get_tx_ring_size() - Get Tx ring size for IPA
  4035. *
  4036. * @tx_ring_num: Tx ring number
  4037. * @tx_ipa_ring_sz: Return param only updated for IPA.
  4038. * @soc_cfg_ctx: dp soc cfg context
  4039. *
  4040. * Return: None
  4041. */
  4042. static void dp_ipa_get_tx_ring_size(int tx_ring_num, int *tx_ipa_ring_sz,
  4043. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  4044. {
  4045. if (!soc_cfg_ctx->ipa_enabled)
  4046. return;
  4047. if (tx_ring_num == IPA_TCL_DATA_RING_IDX)
  4048. *tx_ipa_ring_sz = wlan_cfg_ipa_tx_ring_size(soc_cfg_ctx);
  4049. else if (dp_ipa_is_alt_tx_ring(tx_ring_num))
  4050. *tx_ipa_ring_sz = wlan_cfg_ipa_tx_alt_ring_size(soc_cfg_ctx);
  4051. }
  4052. /**
  4053. * dp_ipa_get_tx_comp_ring_size() - Get Tx comp ring size for IPA
  4054. *
  4055. * @tx_comp_ring_num: Tx comp ring number
  4056. * @tx_comp_ipa_ring_sz: Return param only updated for IPA.
  4057. * @soc_cfg_ctx: dp soc cfg context
  4058. *
  4059. * Return: None
  4060. */
  4061. static void dp_ipa_get_tx_comp_ring_size(int tx_comp_ring_num,
  4062. int *tx_comp_ipa_ring_sz,
  4063. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  4064. {
  4065. if (!soc_cfg_ctx->ipa_enabled)
  4066. return;
  4067. if (tx_comp_ring_num == IPA_TCL_DATA_RING_IDX)
  4068. *tx_comp_ipa_ring_sz =
  4069. wlan_cfg_ipa_tx_comp_ring_size(soc_cfg_ctx);
  4070. else if (dp_ipa_is_alt_tx_comp_ring(tx_comp_ring_num))
  4071. *tx_comp_ipa_ring_sz =
  4072. wlan_cfg_ipa_tx_alt_comp_ring_size(soc_cfg_ctx);
  4073. }
  4074. #else
  4075. static uint8_t dp_reo_ring_selection(uint32_t value, uint32_t *ring)
  4076. {
  4077. uint8_t num = 0;
  4078. switch (value) {
  4079. /* should we have all the different possible ring configs */
  4080. case 0xFF:
  4081. num = 8;
  4082. ring[0] = REO_REMAP_SW1;
  4083. ring[1] = REO_REMAP_SW2;
  4084. ring[2] = REO_REMAP_SW3;
  4085. ring[3] = REO_REMAP_SW4;
  4086. ring[4] = REO_REMAP_SW5;
  4087. ring[5] = REO_REMAP_SW6;
  4088. ring[6] = REO_REMAP_SW7;
  4089. ring[7] = REO_REMAP_SW8;
  4090. break;
  4091. case 0x3F:
  4092. num = 6;
  4093. ring[0] = REO_REMAP_SW1;
  4094. ring[1] = REO_REMAP_SW2;
  4095. ring[2] = REO_REMAP_SW3;
  4096. ring[3] = REO_REMAP_SW4;
  4097. ring[4] = REO_REMAP_SW5;
  4098. ring[5] = REO_REMAP_SW6;
  4099. break;
  4100. case 0xF:
  4101. num = 4;
  4102. ring[0] = REO_REMAP_SW1;
  4103. ring[1] = REO_REMAP_SW2;
  4104. ring[2] = REO_REMAP_SW3;
  4105. ring[3] = REO_REMAP_SW4;
  4106. break;
  4107. case 0xE:
  4108. num = 3;
  4109. ring[0] = REO_REMAP_SW2;
  4110. ring[1] = REO_REMAP_SW3;
  4111. ring[2] = REO_REMAP_SW4;
  4112. break;
  4113. case 0xD:
  4114. num = 3;
  4115. ring[0] = REO_REMAP_SW1;
  4116. ring[1] = REO_REMAP_SW3;
  4117. ring[2] = REO_REMAP_SW4;
  4118. break;
  4119. case 0xC:
  4120. num = 2;
  4121. ring[0] = REO_REMAP_SW3;
  4122. ring[1] = REO_REMAP_SW4;
  4123. break;
  4124. case 0xB:
  4125. num = 3;
  4126. ring[0] = REO_REMAP_SW1;
  4127. ring[1] = REO_REMAP_SW2;
  4128. ring[2] = REO_REMAP_SW4;
  4129. break;
  4130. case 0xA:
  4131. num = 2;
  4132. ring[0] = REO_REMAP_SW2;
  4133. ring[1] = REO_REMAP_SW4;
  4134. break;
  4135. case 0x9:
  4136. num = 2;
  4137. ring[0] = REO_REMAP_SW1;
  4138. ring[1] = REO_REMAP_SW4;
  4139. break;
  4140. case 0x8:
  4141. num = 1;
  4142. ring[0] = REO_REMAP_SW4;
  4143. break;
  4144. case 0x7:
  4145. num = 3;
  4146. ring[0] = REO_REMAP_SW1;
  4147. ring[1] = REO_REMAP_SW2;
  4148. ring[2] = REO_REMAP_SW3;
  4149. break;
  4150. case 0x6:
  4151. num = 2;
  4152. ring[0] = REO_REMAP_SW2;
  4153. ring[1] = REO_REMAP_SW3;
  4154. break;
  4155. case 0x5:
  4156. num = 2;
  4157. ring[0] = REO_REMAP_SW1;
  4158. ring[1] = REO_REMAP_SW3;
  4159. break;
  4160. case 0x4:
  4161. num = 1;
  4162. ring[0] = REO_REMAP_SW3;
  4163. break;
  4164. case 0x3:
  4165. num = 2;
  4166. ring[0] = REO_REMAP_SW1;
  4167. ring[1] = REO_REMAP_SW2;
  4168. break;
  4169. case 0x2:
  4170. num = 1;
  4171. ring[0] = REO_REMAP_SW2;
  4172. break;
  4173. case 0x1:
  4174. num = 1;
  4175. ring[0] = REO_REMAP_SW1;
  4176. break;
  4177. default:
  4178. dp_err("unknown reo ring map 0x%x", value);
  4179. QDF_BUG(0);
  4180. }
  4181. return num;
  4182. }
  4183. bool dp_reo_remap_config(struct dp_soc *soc,
  4184. uint32_t *remap0,
  4185. uint32_t *remap1,
  4186. uint32_t *remap2)
  4187. {
  4188. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  4189. uint32_t reo_config = wlan_cfg_get_reo_rings_mapping(soc->wlan_cfg_ctx);
  4190. uint8_t num;
  4191. uint32_t ring[WLAN_CFG_NUM_REO_DEST_RING_MAX];
  4192. uint32_t value;
  4193. switch (offload_radio) {
  4194. case dp_nss_cfg_default:
  4195. value = reo_config & WLAN_CFG_NUM_REO_RINGS_MAP_MAX;
  4196. num = dp_reo_ring_selection(value, ring);
  4197. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  4198. num, remap1, remap2);
  4199. hal_compute_reo_remap_ix0(soc->hal_soc, remap0);
  4200. break;
  4201. case dp_nss_cfg_first_radio:
  4202. value = reo_config & 0xE;
  4203. num = dp_reo_ring_selection(value, ring);
  4204. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  4205. num, remap1, remap2);
  4206. break;
  4207. case dp_nss_cfg_second_radio:
  4208. value = reo_config & 0xD;
  4209. num = dp_reo_ring_selection(value, ring);
  4210. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  4211. num, remap1, remap2);
  4212. break;
  4213. case dp_nss_cfg_dbdc:
  4214. case dp_nss_cfg_dbtc:
  4215. /* return false if both or all are offloaded to NSS */
  4216. return false;
  4217. }
  4218. dp_debug("remap1 %x remap2 %x offload_radio %u",
  4219. *remap1, *remap2, offload_radio);
  4220. return true;
  4221. }
  4222. static void dp_ipa_get_tx_ring_size(int ring_num, int *tx_ipa_ring_sz,
  4223. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  4224. {
  4225. }
  4226. static void dp_ipa_get_tx_comp_ring_size(int tx_comp_ring_num,
  4227. int *tx_comp_ipa_ring_sz,
  4228. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  4229. {
  4230. }
  4231. #endif /* IPA_OFFLOAD */
  4232. /*
  4233. * dp_reo_frag_dst_set() - configure reo register to set the
  4234. * fragment destination ring
  4235. * @soc : Datapath soc
  4236. * @frag_dst_ring : output parameter to set fragment destination ring
  4237. *
  4238. * Based on offload_radio below fragment destination rings is selected
  4239. * 0 - TCL
  4240. * 1 - SW1
  4241. * 2 - SW2
  4242. * 3 - SW3
  4243. * 4 - SW4
  4244. * 5 - Release
  4245. * 6 - FW
  4246. * 7 - alternate select
  4247. *
  4248. * return: void
  4249. */
  4250. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  4251. {
  4252. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  4253. switch (offload_radio) {
  4254. case dp_nss_cfg_default:
  4255. *frag_dst_ring = REO_REMAP_TCL;
  4256. break;
  4257. case dp_nss_cfg_first_radio:
  4258. /*
  4259. * This configuration is valid for single band radio which
  4260. * is also NSS offload.
  4261. */
  4262. case dp_nss_cfg_dbdc:
  4263. case dp_nss_cfg_dbtc:
  4264. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  4265. break;
  4266. default:
  4267. dp_init_err("%pK: dp_reo_frag_dst_set invalid offload radio config", soc);
  4268. break;
  4269. }
  4270. }
  4271. #ifdef ENABLE_VERBOSE_DEBUG
  4272. static void dp_enable_verbose_debug(struct dp_soc *soc)
  4273. {
  4274. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  4275. soc_cfg_ctx = soc->wlan_cfg_ctx;
  4276. if (soc_cfg_ctx->per_pkt_trace & dp_verbose_debug_mask)
  4277. is_dp_verbose_debug_enabled = true;
  4278. if (soc_cfg_ctx->per_pkt_trace & hal_verbose_debug_mask)
  4279. hal_set_verbose_debug(true);
  4280. else
  4281. hal_set_verbose_debug(false);
  4282. }
  4283. #else
  4284. static void dp_enable_verbose_debug(struct dp_soc *soc)
  4285. {
  4286. }
  4287. #endif
  4288. #ifdef WLAN_FEATURE_STATS_EXT
  4289. static inline void dp_create_ext_stats_event(struct dp_soc *soc)
  4290. {
  4291. qdf_event_create(&soc->rx_hw_stats_event);
  4292. }
  4293. #else
  4294. static inline void dp_create_ext_stats_event(struct dp_soc *soc)
  4295. {
  4296. }
  4297. #endif
  4298. static void dp_deinit_tx_pair_by_index(struct dp_soc *soc, int index)
  4299. {
  4300. int tcl_ring_num, wbm_ring_num;
  4301. wlan_cfg_get_tcl_wbm_ring_num_for_index(soc->wlan_cfg_ctx,
  4302. index,
  4303. &tcl_ring_num,
  4304. &wbm_ring_num);
  4305. if (tcl_ring_num == -1) {
  4306. dp_err("incorrect tcl ring num for index %u", index);
  4307. return;
  4308. }
  4309. wlan_minidump_remove(soc->tcl_data_ring[index].base_vaddr_unaligned,
  4310. soc->tcl_data_ring[index].alloc_size,
  4311. soc->ctrl_psoc,
  4312. WLAN_MD_DP_SRNG_TCL_DATA,
  4313. "tcl_data_ring");
  4314. dp_info("index %u tcl %u wbm %u", index, tcl_ring_num, wbm_ring_num);
  4315. dp_srng_deinit(soc, &soc->tcl_data_ring[index], TCL_DATA,
  4316. tcl_ring_num);
  4317. if (wbm_ring_num == INVALID_WBM_RING_NUM)
  4318. return;
  4319. wlan_minidump_remove(soc->tx_comp_ring[index].base_vaddr_unaligned,
  4320. soc->tx_comp_ring[index].alloc_size,
  4321. soc->ctrl_psoc,
  4322. WLAN_MD_DP_SRNG_TX_COMP,
  4323. "tcl_comp_ring");
  4324. dp_srng_deinit(soc, &soc->tx_comp_ring[index], WBM2SW_RELEASE,
  4325. wbm_ring_num);
  4326. }
  4327. /**
  4328. * dp_init_tx_ring_pair_by_index() - The function inits tcl data/wbm completion
  4329. * ring pair
  4330. * @soc: DP soc pointer
  4331. * @index: index of soc->tcl_data or soc->tx_comp to initialize
  4332. *
  4333. * Return: QDF_STATUS_SUCCESS on success, error code otherwise.
  4334. */
  4335. static QDF_STATUS dp_init_tx_ring_pair_by_index(struct dp_soc *soc,
  4336. uint8_t index)
  4337. {
  4338. int tcl_ring_num, wbm_ring_num;
  4339. uint8_t bm_id;
  4340. if (index >= MAX_TCL_DATA_RINGS) {
  4341. dp_err("unexpected index!");
  4342. QDF_BUG(0);
  4343. goto fail1;
  4344. }
  4345. wlan_cfg_get_tcl_wbm_ring_num_for_index(soc->wlan_cfg_ctx,
  4346. index,
  4347. &tcl_ring_num,
  4348. &wbm_ring_num);
  4349. if (tcl_ring_num == -1) {
  4350. dp_err("incorrect tcl ring num for index %u", index);
  4351. goto fail1;
  4352. }
  4353. dp_info("index %u tcl %u wbm %u", index, tcl_ring_num, wbm_ring_num);
  4354. if (dp_srng_init(soc, &soc->tcl_data_ring[index], TCL_DATA,
  4355. tcl_ring_num, 0)) {
  4356. dp_err("dp_srng_init failed for tcl_data_ring");
  4357. goto fail1;
  4358. }
  4359. wlan_minidump_log(soc->tcl_data_ring[index].base_vaddr_unaligned,
  4360. soc->tcl_data_ring[index].alloc_size,
  4361. soc->ctrl_psoc,
  4362. WLAN_MD_DP_SRNG_TCL_DATA,
  4363. "tcl_data_ring");
  4364. if (wbm_ring_num == INVALID_WBM_RING_NUM)
  4365. goto set_rbm;
  4366. if (dp_srng_init(soc, &soc->tx_comp_ring[index], WBM2SW_RELEASE,
  4367. wbm_ring_num, 0)) {
  4368. dp_err("dp_srng_init failed for tx_comp_ring");
  4369. goto fail1;
  4370. }
  4371. wlan_minidump_log(soc->tx_comp_ring[index].base_vaddr_unaligned,
  4372. soc->tx_comp_ring[index].alloc_size,
  4373. soc->ctrl_psoc,
  4374. WLAN_MD_DP_SRNG_TX_COMP,
  4375. "tcl_comp_ring");
  4376. set_rbm:
  4377. bm_id = wlan_cfg_get_rbm_id_for_index(soc->wlan_cfg_ctx, tcl_ring_num);
  4378. soc->arch_ops.tx_implicit_rbm_set(soc, tcl_ring_num, bm_id);
  4379. return QDF_STATUS_SUCCESS;
  4380. fail1:
  4381. return QDF_STATUS_E_FAILURE;
  4382. }
  4383. static void dp_free_tx_ring_pair_by_index(struct dp_soc *soc, uint8_t index)
  4384. {
  4385. dp_debug("index %u", index);
  4386. dp_srng_free(soc, &soc->tcl_data_ring[index]);
  4387. dp_srng_free(soc, &soc->tx_comp_ring[index]);
  4388. }
  4389. /**
  4390. * dp_alloc_tx_ring_pair_by_index() - The function allocs tcl data/wbm2sw
  4391. * ring pair for the given "index"
  4392. * @soc: DP soc pointer
  4393. * @index: index of soc->tcl_data or soc->tx_comp to initialize
  4394. *
  4395. * Return: QDF_STATUS_SUCCESS on success, error code otherwise.
  4396. */
  4397. static QDF_STATUS dp_alloc_tx_ring_pair_by_index(struct dp_soc *soc,
  4398. uint8_t index)
  4399. {
  4400. int tx_ring_size;
  4401. int tx_comp_ring_size;
  4402. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx = soc->wlan_cfg_ctx;
  4403. int cached = 0;
  4404. if (index >= MAX_TCL_DATA_RINGS) {
  4405. dp_err("unexpected index!");
  4406. QDF_BUG(0);
  4407. goto fail1;
  4408. }
  4409. dp_debug("index %u", index);
  4410. tx_ring_size = wlan_cfg_tx_ring_size(soc_cfg_ctx);
  4411. dp_ipa_get_tx_ring_size(index, &tx_ring_size, soc_cfg_ctx);
  4412. if (dp_srng_alloc(soc, &soc->tcl_data_ring[index], TCL_DATA,
  4413. tx_ring_size, cached)) {
  4414. dp_err("dp_srng_alloc failed for tcl_data_ring");
  4415. goto fail1;
  4416. }
  4417. tx_comp_ring_size = wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  4418. dp_ipa_get_tx_comp_ring_size(index, &tx_comp_ring_size, soc_cfg_ctx);
  4419. /* Enable cached TCL desc if NSS offload is disabled */
  4420. if (!wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx))
  4421. cached = WLAN_CFG_DST_RING_CACHED_DESC;
  4422. if (wlan_cfg_get_wbm_ring_num_for_index(soc->wlan_cfg_ctx, index) ==
  4423. INVALID_WBM_RING_NUM)
  4424. return QDF_STATUS_SUCCESS;
  4425. if (dp_srng_alloc(soc, &soc->tx_comp_ring[index], WBM2SW_RELEASE,
  4426. tx_comp_ring_size, cached)) {
  4427. dp_err("dp_srng_alloc failed for tx_comp_ring");
  4428. goto fail1;
  4429. }
  4430. return QDF_STATUS_SUCCESS;
  4431. fail1:
  4432. return QDF_STATUS_E_FAILURE;
  4433. }
  4434. static QDF_STATUS dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  4435. {
  4436. struct cdp_lro_hash_config lro_hash;
  4437. QDF_STATUS status;
  4438. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  4439. !wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx) &&
  4440. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  4441. dp_err("LRO, GRO and RX hash disabled");
  4442. return QDF_STATUS_E_FAILURE;
  4443. }
  4444. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  4445. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) ||
  4446. wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx)) {
  4447. lro_hash.lro_enable = 1;
  4448. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  4449. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  4450. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  4451. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  4452. }
  4453. soc->arch_ops.get_rx_hash_key(soc, &lro_hash);
  4454. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  4455. if (!soc->cdp_soc.ol_ops->lro_hash_config) {
  4456. QDF_BUG(0);
  4457. dp_err("lro_hash_config not configured");
  4458. return QDF_STATUS_E_FAILURE;
  4459. }
  4460. status = soc->cdp_soc.ol_ops->lro_hash_config(soc->ctrl_psoc,
  4461. pdev->pdev_id,
  4462. &lro_hash);
  4463. if (!QDF_IS_STATUS_SUCCESS(status)) {
  4464. dp_err("failed to send lro_hash_config to FW %u", status);
  4465. return status;
  4466. }
  4467. dp_info("LRO CMD config: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  4468. lro_hash.lro_enable, lro_hash.tcp_flag,
  4469. lro_hash.tcp_flag_mask);
  4470. dp_info("toeplitz_hash_ipv4:");
  4471. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4472. lro_hash.toeplitz_hash_ipv4,
  4473. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  4474. LRO_IPV4_SEED_ARR_SZ));
  4475. dp_info("toeplitz_hash_ipv6:");
  4476. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4477. lro_hash.toeplitz_hash_ipv6,
  4478. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  4479. LRO_IPV6_SEED_ARR_SZ));
  4480. return status;
  4481. }
  4482. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  4483. /*
  4484. * dp_reap_timer_init() - initialize the reap timer
  4485. * @soc: data path SoC handle
  4486. *
  4487. * Return: void
  4488. */
  4489. static void dp_reap_timer_init(struct dp_soc *soc)
  4490. {
  4491. /*
  4492. * Timer to reap rxdma status rings.
  4493. * Needed until we enable ppdu end interrupts
  4494. */
  4495. dp_monitor_reap_timer_init(soc);
  4496. dp_monitor_vdev_timer_init(soc);
  4497. }
  4498. /*
  4499. * dp_reap_timer_deinit() - de-initialize the reap timer
  4500. * @soc: data path SoC handle
  4501. *
  4502. * Return: void
  4503. */
  4504. static void dp_reap_timer_deinit(struct dp_soc *soc)
  4505. {
  4506. dp_monitor_reap_timer_deinit(soc);
  4507. }
  4508. #else
  4509. /* WIN use case */
  4510. static void dp_reap_timer_init(struct dp_soc *soc)
  4511. {
  4512. /* Configure LMAC rings in Polled mode */
  4513. if (soc->lmac_polled_mode) {
  4514. /*
  4515. * Timer to reap lmac rings.
  4516. */
  4517. qdf_timer_init(soc->osdev, &soc->lmac_reap_timer,
  4518. dp_service_lmac_rings, (void *)soc,
  4519. QDF_TIMER_TYPE_WAKE_APPS);
  4520. soc->lmac_timer_init = 1;
  4521. qdf_timer_mod(&soc->lmac_reap_timer, DP_INTR_POLL_TIMER_MS);
  4522. }
  4523. }
  4524. static void dp_reap_timer_deinit(struct dp_soc *soc)
  4525. {
  4526. if (soc->lmac_timer_init) {
  4527. qdf_timer_stop(&soc->lmac_reap_timer);
  4528. qdf_timer_free(&soc->lmac_reap_timer);
  4529. soc->lmac_timer_init = 0;
  4530. }
  4531. }
  4532. #endif
  4533. #ifdef QCA_HOST2FW_RXBUF_RING
  4534. /*
  4535. * dp_rxdma_ring_alloc() - allocate the RXDMA rings
  4536. * @soc: data path SoC handle
  4537. * @pdev: Physical device handle
  4538. *
  4539. * Return: 0 - success, > 0 - failure
  4540. */
  4541. static int dp_rxdma_ring_alloc(struct dp_soc *soc, struct dp_pdev *pdev)
  4542. {
  4543. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  4544. int max_mac_rings;
  4545. int i;
  4546. int ring_size;
  4547. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  4548. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  4549. ring_size = wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx);
  4550. for (i = 0; i < max_mac_rings; i++) {
  4551. dp_verbose_debug("pdev_id %d mac_id %d", pdev->pdev_id, i);
  4552. if (dp_srng_alloc(soc, &pdev->rx_mac_buf_ring[i],
  4553. RXDMA_BUF, ring_size, 0)) {
  4554. dp_init_err("%pK: failed rx mac ring setup", soc);
  4555. return QDF_STATUS_E_FAILURE;
  4556. }
  4557. }
  4558. return QDF_STATUS_SUCCESS;
  4559. }
  4560. /*
  4561. * dp_rxdma_ring_setup() - configure the RXDMA rings
  4562. * @soc: data path SoC handle
  4563. * @pdev: Physical device handle
  4564. *
  4565. * Return: 0 - success, > 0 - failure
  4566. */
  4567. static int dp_rxdma_ring_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  4568. {
  4569. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  4570. int max_mac_rings;
  4571. int i;
  4572. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  4573. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  4574. for (i = 0; i < max_mac_rings; i++) {
  4575. dp_verbose_debug("pdev_id %d mac_id %d", pdev->pdev_id, i);
  4576. if (dp_srng_init(soc, &pdev->rx_mac_buf_ring[i],
  4577. RXDMA_BUF, 1, i)) {
  4578. dp_init_err("%pK: failed rx mac ring setup", soc);
  4579. return QDF_STATUS_E_FAILURE;
  4580. }
  4581. }
  4582. return QDF_STATUS_SUCCESS;
  4583. }
  4584. /*
  4585. * dp_rxdma_ring_cleanup() - Deinit the RXDMA rings and reap timer
  4586. * @soc: data path SoC handle
  4587. * @pdev: Physical device handle
  4588. *
  4589. * Return: void
  4590. */
  4591. static void dp_rxdma_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev)
  4592. {
  4593. int i;
  4594. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  4595. dp_srng_deinit(soc, &pdev->rx_mac_buf_ring[i], RXDMA_BUF, 1);
  4596. dp_reap_timer_deinit(soc);
  4597. }
  4598. /*
  4599. * dp_rxdma_ring_free() - Free the RXDMA rings
  4600. * @pdev: Physical device handle
  4601. *
  4602. * Return: void
  4603. */
  4604. static void dp_rxdma_ring_free(struct dp_pdev *pdev)
  4605. {
  4606. int i;
  4607. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  4608. dp_srng_free(pdev->soc, &pdev->rx_mac_buf_ring[i]);
  4609. }
  4610. #else
  4611. static int dp_rxdma_ring_alloc(struct dp_soc *soc, struct dp_pdev *pdev)
  4612. {
  4613. return QDF_STATUS_SUCCESS;
  4614. }
  4615. static int dp_rxdma_ring_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  4616. {
  4617. return QDF_STATUS_SUCCESS;
  4618. }
  4619. static void dp_rxdma_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev)
  4620. {
  4621. dp_reap_timer_deinit(soc);
  4622. }
  4623. static void dp_rxdma_ring_free(struct dp_pdev *pdev)
  4624. {
  4625. }
  4626. #endif
  4627. /**
  4628. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  4629. * @pdev - DP_PDEV handle
  4630. *
  4631. * Return: void
  4632. */
  4633. static inline void
  4634. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  4635. {
  4636. uint8_t map_id;
  4637. struct dp_soc *soc = pdev->soc;
  4638. if (!soc)
  4639. return;
  4640. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  4641. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  4642. default_dscp_tid_map,
  4643. sizeof(default_dscp_tid_map));
  4644. }
  4645. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  4646. hal_tx_set_dscp_tid_map(soc->hal_soc,
  4647. default_dscp_tid_map,
  4648. map_id);
  4649. }
  4650. }
  4651. /**
  4652. * dp_pcp_tid_map_setup(): Initialize the pcp-tid maps
  4653. * @pdev - DP_PDEV handle
  4654. *
  4655. * Return: void
  4656. */
  4657. static inline void
  4658. dp_pcp_tid_map_setup(struct dp_pdev *pdev)
  4659. {
  4660. struct dp_soc *soc = pdev->soc;
  4661. if (!soc)
  4662. return;
  4663. qdf_mem_copy(soc->pcp_tid_map, default_pcp_tid_map,
  4664. sizeof(default_pcp_tid_map));
  4665. hal_tx_set_pcp_tid_map_default(soc->hal_soc, default_pcp_tid_map);
  4666. }
  4667. #ifdef IPA_OFFLOAD
  4668. /**
  4669. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  4670. * @soc: data path instance
  4671. * @pdev: core txrx pdev context
  4672. *
  4673. * Return: QDF_STATUS_SUCCESS: success
  4674. * QDF_STATUS_E_RESOURCES: Error return
  4675. */
  4676. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4677. struct dp_pdev *pdev)
  4678. {
  4679. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  4680. int entries;
  4681. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4682. soc_cfg_ctx = soc->wlan_cfg_ctx;
  4683. entries =
  4684. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  4685. /* Setup second Rx refill buffer ring */
  4686. if (dp_srng_alloc(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  4687. entries, 0)) {
  4688. dp_init_err("%pK: dp_srng_alloc failed second"
  4689. "rx refill ring", soc);
  4690. return QDF_STATUS_E_FAILURE;
  4691. }
  4692. }
  4693. return QDF_STATUS_SUCCESS;
  4694. }
  4695. #ifdef IPA_WDI3_VLAN_SUPPORT
  4696. static int dp_setup_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4697. struct dp_pdev *pdev)
  4698. {
  4699. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  4700. int entries;
  4701. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx) &&
  4702. wlan_ipa_is_vlan_enabled()) {
  4703. soc_cfg_ctx = soc->wlan_cfg_ctx;
  4704. entries =
  4705. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  4706. /* Setup second Rx refill buffer ring */
  4707. if (dp_srng_alloc(soc, &pdev->rx_refill_buf_ring3, RXDMA_BUF,
  4708. entries, 0)) {
  4709. dp_init_err("%pK: alloc failed for 3rd rx refill ring",
  4710. soc);
  4711. return QDF_STATUS_E_FAILURE;
  4712. }
  4713. }
  4714. return QDF_STATUS_SUCCESS;
  4715. }
  4716. static int dp_init_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4717. struct dp_pdev *pdev)
  4718. {
  4719. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx) &&
  4720. wlan_ipa_is_vlan_enabled()) {
  4721. if (dp_srng_init(soc, &pdev->rx_refill_buf_ring3, RXDMA_BUF,
  4722. IPA_RX_ALT_REFILL_BUF_RING_IDX,
  4723. pdev->pdev_id)) {
  4724. dp_init_err("%pK: init failed for 3rd rx refill ring",
  4725. soc);
  4726. return QDF_STATUS_E_FAILURE;
  4727. }
  4728. }
  4729. return QDF_STATUS_SUCCESS;
  4730. }
  4731. static void dp_deinit_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4732. struct dp_pdev *pdev)
  4733. {
  4734. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx) &&
  4735. wlan_ipa_is_vlan_enabled())
  4736. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring3, RXDMA_BUF, 0);
  4737. }
  4738. static void dp_free_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4739. struct dp_pdev *pdev)
  4740. {
  4741. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx) &&
  4742. wlan_ipa_is_vlan_enabled())
  4743. dp_srng_free(soc, &pdev->rx_refill_buf_ring3);
  4744. }
  4745. #else
  4746. static int dp_setup_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4747. struct dp_pdev *pdev)
  4748. {
  4749. return QDF_STATUS_SUCCESS;
  4750. }
  4751. static int dp_init_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4752. struct dp_pdev *pdev)
  4753. {
  4754. return QDF_STATUS_SUCCESS;
  4755. }
  4756. static void dp_deinit_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4757. struct dp_pdev *pdev)
  4758. {
  4759. }
  4760. static void dp_free_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4761. struct dp_pdev *pdev)
  4762. {
  4763. }
  4764. #endif
  4765. /**
  4766. * dp_deinit_ipa_rx_refill_buf_ring - deinit second Rx refill buffer ring
  4767. * @soc: data path instance
  4768. * @pdev: core txrx pdev context
  4769. *
  4770. * Return: void
  4771. */
  4772. static void dp_deinit_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4773. struct dp_pdev *pdev)
  4774. {
  4775. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx))
  4776. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF, 0);
  4777. }
  4778. /**
  4779. * dp_init_ipa_rx_refill_buf_ring - Init second Rx refill buffer ring
  4780. * @soc: data path instance
  4781. * @pdev: core txrx pdev context
  4782. *
  4783. * Return: QDF_STATUS_SUCCESS: success
  4784. * QDF_STATUS_E_RESOURCES: Error return
  4785. */
  4786. static int dp_init_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4787. struct dp_pdev *pdev)
  4788. {
  4789. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4790. if (dp_srng_init(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  4791. IPA_RX_REFILL_BUF_RING_IDX, pdev->pdev_id)) {
  4792. dp_init_err("%pK: dp_srng_init failed second"
  4793. "rx refill ring", soc);
  4794. return QDF_STATUS_E_FAILURE;
  4795. }
  4796. }
  4797. if (dp_init_ipa_rx_alt_refill_buf_ring(soc, pdev)) {
  4798. dp_deinit_ipa_rx_refill_buf_ring(soc, pdev);
  4799. return QDF_STATUS_E_FAILURE;
  4800. }
  4801. return QDF_STATUS_SUCCESS;
  4802. }
  4803. /**
  4804. * dp_free_ipa_rx_refill_buf_ring - free second Rx refill buffer ring
  4805. * @soc: data path instance
  4806. * @pdev: core txrx pdev context
  4807. *
  4808. * Return: void
  4809. */
  4810. static void dp_free_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4811. struct dp_pdev *pdev)
  4812. {
  4813. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx))
  4814. dp_srng_free(soc, &pdev->rx_refill_buf_ring2);
  4815. }
  4816. #else
  4817. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4818. struct dp_pdev *pdev)
  4819. {
  4820. return QDF_STATUS_SUCCESS;
  4821. }
  4822. static int dp_init_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4823. struct dp_pdev *pdev)
  4824. {
  4825. return QDF_STATUS_SUCCESS;
  4826. }
  4827. static void dp_deinit_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4828. struct dp_pdev *pdev)
  4829. {
  4830. }
  4831. static void dp_free_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4832. struct dp_pdev *pdev)
  4833. {
  4834. }
  4835. static int dp_setup_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4836. struct dp_pdev *pdev)
  4837. {
  4838. return QDF_STATUS_SUCCESS;
  4839. }
  4840. static void dp_deinit_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4841. struct dp_pdev *pdev)
  4842. {
  4843. }
  4844. static void dp_free_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4845. struct dp_pdev *pdev)
  4846. {
  4847. }
  4848. #endif
  4849. #ifdef DP_TX_HW_DESC_HISTORY
  4850. /**
  4851. * dp_soc_tx_hw_desc_history_attach - Attach TX HW descriptor history
  4852. *
  4853. * @soc: DP soc handle
  4854. *
  4855. * Return: None
  4856. */
  4857. static void dp_soc_tx_hw_desc_history_attach(struct dp_soc *soc)
  4858. {
  4859. dp_soc_frag_history_attach(soc, &soc->tx_hw_desc_history,
  4860. DP_TX_HW_DESC_HIST_MAX_SLOTS,
  4861. DP_TX_HW_DESC_HIST_PER_SLOT_MAX,
  4862. sizeof(struct dp_tx_hw_desc_evt),
  4863. true, DP_TX_HW_DESC_HIST_TYPE);
  4864. }
  4865. static void dp_soc_tx_hw_desc_history_detach(struct dp_soc *soc)
  4866. {
  4867. dp_soc_frag_history_detach(soc, &soc->tx_hw_desc_history,
  4868. DP_TX_HW_DESC_HIST_MAX_SLOTS,
  4869. true, DP_TX_HW_DESC_HIST_TYPE);
  4870. }
  4871. #else /* DP_TX_HW_DESC_HISTORY */
  4872. static inline void
  4873. dp_soc_tx_hw_desc_history_attach(struct dp_soc *soc)
  4874. {
  4875. }
  4876. static inline void
  4877. dp_soc_tx_hw_desc_history_detach(struct dp_soc *soc)
  4878. {
  4879. }
  4880. #endif /* DP_TX_HW_DESC_HISTORY */
  4881. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  4882. #ifndef RX_DEFRAG_DO_NOT_REINJECT
  4883. /**
  4884. * dp_soc_rx_reinject_ring_history_attach - Attach the reo reinject ring
  4885. * history.
  4886. * @soc: DP soc handle
  4887. *
  4888. * Return: None
  4889. */
  4890. static void dp_soc_rx_reinject_ring_history_attach(struct dp_soc *soc)
  4891. {
  4892. soc->rx_reinject_ring_history =
  4893. dp_context_alloc_mem(soc, DP_RX_REINJECT_RING_HIST_TYPE,
  4894. sizeof(struct dp_rx_reinject_history));
  4895. if (soc->rx_reinject_ring_history)
  4896. qdf_atomic_init(&soc->rx_reinject_ring_history->index);
  4897. }
  4898. #else /* RX_DEFRAG_DO_NOT_REINJECT */
  4899. static inline void
  4900. dp_soc_rx_reinject_ring_history_attach(struct dp_soc *soc)
  4901. {
  4902. }
  4903. #endif /* RX_DEFRAG_DO_NOT_REINJECT */
  4904. /**
  4905. * dp_soc_rx_history_attach() - Attach the ring history record buffers
  4906. * @soc: DP soc structure
  4907. *
  4908. * This function allocates the memory for recording the rx ring, rx error
  4909. * ring and the reinject ring entries. There is no error returned in case
  4910. * of allocation failure since the record function checks if the history is
  4911. * initialized or not. We do not want to fail the driver load in case of
  4912. * failure to allocate memory for debug history.
  4913. *
  4914. * Returns: None
  4915. */
  4916. static void dp_soc_rx_history_attach(struct dp_soc *soc)
  4917. {
  4918. int i;
  4919. uint32_t rx_ring_hist_size;
  4920. uint32_t rx_refill_ring_hist_size;
  4921. rx_ring_hist_size = sizeof(*soc->rx_ring_history[0]);
  4922. rx_refill_ring_hist_size = sizeof(*soc->rx_refill_ring_history[0]);
  4923. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  4924. soc->rx_ring_history[i] = dp_context_alloc_mem(
  4925. soc, DP_RX_RING_HIST_TYPE, rx_ring_hist_size);
  4926. if (soc->rx_ring_history[i])
  4927. qdf_atomic_init(&soc->rx_ring_history[i]->index);
  4928. }
  4929. soc->rx_err_ring_history = dp_context_alloc_mem(
  4930. soc, DP_RX_ERR_RING_HIST_TYPE, rx_ring_hist_size);
  4931. if (soc->rx_err_ring_history)
  4932. qdf_atomic_init(&soc->rx_err_ring_history->index);
  4933. dp_soc_rx_reinject_ring_history_attach(soc);
  4934. for (i = 0; i < MAX_PDEV_CNT; i++) {
  4935. soc->rx_refill_ring_history[i] = dp_context_alloc_mem(
  4936. soc,
  4937. DP_RX_REFILL_RING_HIST_TYPE,
  4938. rx_refill_ring_hist_size);
  4939. if (soc->rx_refill_ring_history[i])
  4940. qdf_atomic_init(&soc->rx_refill_ring_history[i]->index);
  4941. }
  4942. }
  4943. static void dp_soc_rx_history_detach(struct dp_soc *soc)
  4944. {
  4945. int i;
  4946. for (i = 0; i < MAX_REO_DEST_RINGS; i++)
  4947. dp_context_free_mem(soc, DP_RX_RING_HIST_TYPE,
  4948. soc->rx_ring_history[i]);
  4949. dp_context_free_mem(soc, DP_RX_ERR_RING_HIST_TYPE,
  4950. soc->rx_err_ring_history);
  4951. /*
  4952. * No need for a featurized detach since qdf_mem_free takes
  4953. * care of NULL pointer.
  4954. */
  4955. dp_context_free_mem(soc, DP_RX_REINJECT_RING_HIST_TYPE,
  4956. soc->rx_reinject_ring_history);
  4957. for (i = 0; i < MAX_PDEV_CNT; i++)
  4958. dp_context_free_mem(soc, DP_RX_REFILL_RING_HIST_TYPE,
  4959. soc->rx_refill_ring_history[i]);
  4960. }
  4961. #else
  4962. static inline void dp_soc_rx_history_attach(struct dp_soc *soc)
  4963. {
  4964. }
  4965. static inline void dp_soc_rx_history_detach(struct dp_soc *soc)
  4966. {
  4967. }
  4968. #endif
  4969. #ifdef WLAN_FEATURE_DP_MON_STATUS_RING_HISTORY
  4970. /**
  4971. * dp_soc_mon_status_ring_history_attach() - Attach the monitor status
  4972. * buffer record history.
  4973. * @soc: DP soc handle
  4974. *
  4975. * This function allocates memory to track the event for a monitor
  4976. * status buffer, before its parsed and freed.
  4977. *
  4978. * Return: None
  4979. */
  4980. static void dp_soc_mon_status_ring_history_attach(struct dp_soc *soc)
  4981. {
  4982. soc->mon_status_ring_history = dp_context_alloc_mem(soc,
  4983. DP_MON_STATUS_BUF_HIST_TYPE,
  4984. sizeof(struct dp_mon_status_ring_history));
  4985. if (!soc->mon_status_ring_history) {
  4986. dp_err("Failed to alloc memory for mon status ring history");
  4987. return;
  4988. }
  4989. }
  4990. /**
  4991. * dp_soc_mon_status_ring_history_detach() - Detach the monitor status buffer
  4992. * record history.
  4993. * @soc: DP soc handle
  4994. *
  4995. * Return: None
  4996. */
  4997. static void dp_soc_mon_status_ring_history_detach(struct dp_soc *soc)
  4998. {
  4999. dp_context_free_mem(soc, DP_MON_STATUS_BUF_HIST_TYPE,
  5000. soc->mon_status_ring_history);
  5001. }
  5002. #else
  5003. static void dp_soc_mon_status_ring_history_attach(struct dp_soc *soc)
  5004. {
  5005. }
  5006. static void dp_soc_mon_status_ring_history_detach(struct dp_soc *soc)
  5007. {
  5008. }
  5009. #endif
  5010. #ifdef WLAN_FEATURE_DP_TX_DESC_HISTORY
  5011. /**
  5012. * dp_soc_tx_history_attach() - Attach the ring history record buffers
  5013. * @soc: DP soc structure
  5014. *
  5015. * This function allocates the memory for recording the tx tcl ring and
  5016. * the tx comp ring entries. There is no error returned in case
  5017. * of allocation failure since the record function checks if the history is
  5018. * initialized or not. We do not want to fail the driver load in case of
  5019. * failure to allocate memory for debug history.
  5020. *
  5021. * Returns: None
  5022. */
  5023. static void dp_soc_tx_history_attach(struct dp_soc *soc)
  5024. {
  5025. dp_soc_frag_history_attach(soc, &soc->tx_tcl_history,
  5026. DP_TX_TCL_HIST_MAX_SLOTS,
  5027. DP_TX_TCL_HIST_PER_SLOT_MAX,
  5028. sizeof(struct dp_tx_desc_event),
  5029. true, DP_TX_TCL_HIST_TYPE);
  5030. dp_soc_frag_history_attach(soc, &soc->tx_comp_history,
  5031. DP_TX_COMP_HIST_MAX_SLOTS,
  5032. DP_TX_COMP_HIST_PER_SLOT_MAX,
  5033. sizeof(struct dp_tx_desc_event),
  5034. true, DP_TX_COMP_HIST_TYPE);
  5035. }
  5036. /**
  5037. * dp_soc_tx_history_detach() - Detach the ring history record buffers
  5038. * @soc: DP soc structure
  5039. *
  5040. * This function frees the memory for recording the tx tcl ring and
  5041. * the tx comp ring entries.
  5042. *
  5043. * Returns: None
  5044. */
  5045. static void dp_soc_tx_history_detach(struct dp_soc *soc)
  5046. {
  5047. dp_soc_frag_history_detach(soc, &soc->tx_tcl_history,
  5048. DP_TX_TCL_HIST_MAX_SLOTS,
  5049. true, DP_TX_TCL_HIST_TYPE);
  5050. dp_soc_frag_history_detach(soc, &soc->tx_comp_history,
  5051. DP_TX_COMP_HIST_MAX_SLOTS,
  5052. true, DP_TX_COMP_HIST_TYPE);
  5053. }
  5054. #else
  5055. static inline void dp_soc_tx_history_attach(struct dp_soc *soc)
  5056. {
  5057. }
  5058. static inline void dp_soc_tx_history_detach(struct dp_soc *soc)
  5059. {
  5060. }
  5061. #endif /* WLAN_FEATURE_DP_TX_DESC_HISTORY */
  5062. /*
  5063. * dp_pdev_attach_wifi3() - attach txrx pdev
  5064. * @txrx_soc: Datapath SOC handle
  5065. * @params: Params for PDEV attach
  5066. *
  5067. * Return: QDF_STATUS
  5068. */
  5069. static inline
  5070. QDF_STATUS dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  5071. struct cdp_pdev_attach_params *params)
  5072. {
  5073. qdf_size_t pdev_context_size;
  5074. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  5075. struct dp_pdev *pdev = NULL;
  5076. uint8_t pdev_id = params->pdev_id;
  5077. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  5078. int nss_cfg;
  5079. pdev_context_size =
  5080. soc->arch_ops.txrx_get_context_size(DP_CONTEXT_TYPE_PDEV);
  5081. if (pdev_context_size)
  5082. pdev = dp_context_alloc_mem(soc, DP_PDEV_TYPE, pdev_context_size);
  5083. if (!pdev) {
  5084. dp_init_err("%pK: DP PDEV memory allocation failed",
  5085. soc);
  5086. goto fail0;
  5087. }
  5088. wlan_minidump_log(pdev, sizeof(*pdev), soc->ctrl_psoc,
  5089. WLAN_MD_DP_PDEV, "dp_pdev");
  5090. soc_cfg_ctx = soc->wlan_cfg_ctx;
  5091. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  5092. if (!pdev->wlan_cfg_ctx) {
  5093. dp_init_err("%pK: pdev cfg_attach failed", soc);
  5094. goto fail1;
  5095. }
  5096. /*
  5097. * set nss pdev config based on soc config
  5098. */
  5099. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  5100. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  5101. (nss_cfg & (1 << pdev_id)));
  5102. pdev->soc = soc;
  5103. pdev->pdev_id = pdev_id;
  5104. soc->pdev_list[pdev_id] = pdev;
  5105. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  5106. soc->pdev_count++;
  5107. /* Allocate memory for pdev srng rings */
  5108. if (dp_pdev_srng_alloc(pdev)) {
  5109. dp_init_err("%pK: dp_pdev_srng_alloc failed", soc);
  5110. goto fail2;
  5111. }
  5112. /* Setup second Rx refill buffer ring */
  5113. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev)) {
  5114. dp_init_err("%pK: dp_srng_alloc failed rxrefill2 ring",
  5115. soc);
  5116. goto fail3;
  5117. }
  5118. /* Allocate memory for pdev rxdma rings */
  5119. if (dp_rxdma_ring_alloc(soc, pdev)) {
  5120. dp_init_err("%pK: dp_rxdma_ring_alloc failed", soc);
  5121. goto fail4;
  5122. }
  5123. /* Rx specific init */
  5124. if (dp_rx_pdev_desc_pool_alloc(pdev)) {
  5125. dp_init_err("%pK: dp_rx_pdev_attach failed", soc);
  5126. goto fail4;
  5127. }
  5128. if (dp_monitor_pdev_attach(pdev)) {
  5129. dp_init_err("%pK: dp_monitor_pdev_attach failed", soc);
  5130. goto fail5;
  5131. }
  5132. soc->arch_ops.txrx_pdev_attach(pdev, params);
  5133. /* Setup third Rx refill buffer ring */
  5134. if (dp_setup_ipa_rx_alt_refill_buf_ring(soc, pdev)) {
  5135. dp_init_err("%pK: dp_srng_alloc failed rxrefill3 ring",
  5136. soc);
  5137. goto fail6;
  5138. }
  5139. return QDF_STATUS_SUCCESS;
  5140. fail6:
  5141. dp_monitor_pdev_detach(pdev);
  5142. fail5:
  5143. dp_rx_pdev_desc_pool_free(pdev);
  5144. fail4:
  5145. dp_rxdma_ring_free(pdev);
  5146. dp_free_ipa_rx_refill_buf_ring(soc, pdev);
  5147. fail3:
  5148. dp_pdev_srng_free(pdev);
  5149. fail2:
  5150. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  5151. fail1:
  5152. soc->pdev_list[pdev_id] = NULL;
  5153. qdf_mem_free(pdev);
  5154. fail0:
  5155. return QDF_STATUS_E_FAILURE;
  5156. }
  5157. /**
  5158. * dp_pdev_flush_pending_vdevs() - Flush all delete pending vdevs in pdev
  5159. * @pdev: Datapath PDEV handle
  5160. *
  5161. * This is the last chance to flush all pending dp vdevs/peers,
  5162. * some peer/vdev leak case like Non-SSR + peer unmap missing
  5163. * will be covered here.
  5164. *
  5165. * Return: None
  5166. */
  5167. static void dp_pdev_flush_pending_vdevs(struct dp_pdev *pdev)
  5168. {
  5169. struct dp_soc *soc = pdev->soc;
  5170. struct dp_vdev *vdev_arr[MAX_VDEV_CNT] = {0};
  5171. uint32_t i = 0;
  5172. uint32_t num_vdevs = 0;
  5173. struct dp_vdev *vdev = NULL;
  5174. if (TAILQ_EMPTY(&soc->inactive_vdev_list))
  5175. return;
  5176. qdf_spin_lock_bh(&soc->inactive_vdev_list_lock);
  5177. TAILQ_FOREACH(vdev, &soc->inactive_vdev_list,
  5178. inactive_list_elem) {
  5179. if (vdev->pdev != pdev)
  5180. continue;
  5181. vdev_arr[num_vdevs] = vdev;
  5182. num_vdevs++;
  5183. /* take reference to free */
  5184. dp_vdev_get_ref(soc, vdev, DP_MOD_ID_CDP);
  5185. }
  5186. qdf_spin_unlock_bh(&soc->inactive_vdev_list_lock);
  5187. for (i = 0; i < num_vdevs; i++) {
  5188. dp_vdev_flush_peers((struct cdp_vdev *)vdev_arr[i], 0, 0);
  5189. dp_vdev_unref_delete(soc, vdev_arr[i], DP_MOD_ID_CDP);
  5190. }
  5191. }
  5192. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  5193. /**
  5194. * dp_vdev_stats_hw_offload_target_config() - Send HTT command to FW
  5195. * for enable/disable of HW vdev stats
  5196. * @soc: Datapath soc handle
  5197. * @pdev_id: INVALID_PDEV_ID for all pdevs or 0,1,2 for individual pdev
  5198. * @enable: flag to represent enable/disable of hw vdev stats
  5199. *
  5200. * Return: none
  5201. */
  5202. static void dp_vdev_stats_hw_offload_target_config(struct dp_soc *soc,
  5203. uint8_t pdev_id,
  5204. bool enable)
  5205. {
  5206. /* Check SOC level config for HW offload vdev stats support */
  5207. if (!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) {
  5208. dp_debug("%pK: HW vdev offload stats is disabled", soc);
  5209. return;
  5210. }
  5211. /* Send HTT command to FW for enable of stats */
  5212. dp_h2t_hw_vdev_stats_config_send(soc, pdev_id, enable, false, 0);
  5213. }
  5214. /**
  5215. * dp_vdev_stats_hw_offload_target_clear() - Clear HW vdev stats on target
  5216. * @soc: Datapath soc handle
  5217. * @pdev_id: pdev_id (0,1,2)
  5218. * @bitmask: bitmask with vdev_id(s) for which stats are to be cleared on HW
  5219. *
  5220. * Return: none
  5221. */
  5222. static
  5223. void dp_vdev_stats_hw_offload_target_clear(struct dp_soc *soc, uint8_t pdev_id,
  5224. uint64_t vdev_id_bitmask)
  5225. {
  5226. /* Check SOC level config for HW offload vdev stats support */
  5227. if (!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) {
  5228. dp_debug("%pK: HW vdev offload stats is disabled", soc);
  5229. return;
  5230. }
  5231. /* Send HTT command to FW for reset of stats */
  5232. dp_h2t_hw_vdev_stats_config_send(soc, pdev_id, true, true,
  5233. vdev_id_bitmask);
  5234. }
  5235. #else
  5236. static void
  5237. dp_vdev_stats_hw_offload_target_config(struct dp_soc *soc, uint8_t pdev_id,
  5238. bool enable)
  5239. {
  5240. }
  5241. static
  5242. void dp_vdev_stats_hw_offload_target_clear(struct dp_soc *soc, uint8_t pdev_id,
  5243. uint64_t vdev_id_bitmask)
  5244. {
  5245. }
  5246. #endif /*QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT */
  5247. /**
  5248. * dp_pdev_deinit() - Deinit txrx pdev
  5249. * @txrx_pdev: Datapath PDEV handle
  5250. * @force: Force deinit
  5251. *
  5252. * Return: None
  5253. */
  5254. static void dp_pdev_deinit(struct cdp_pdev *txrx_pdev, int force)
  5255. {
  5256. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  5257. qdf_nbuf_t curr_nbuf, next_nbuf;
  5258. if (pdev->pdev_deinit)
  5259. return;
  5260. dp_tx_me_exit(pdev);
  5261. dp_rx_fst_detach(pdev->soc, pdev);
  5262. dp_rx_pdev_buffers_free(pdev);
  5263. dp_rx_pdev_desc_pool_deinit(pdev);
  5264. dp_pdev_bkp_stats_detach(pdev);
  5265. qdf_event_destroy(&pdev->fw_peer_stats_event);
  5266. qdf_event_destroy(&pdev->fw_stats_event);
  5267. qdf_event_destroy(&pdev->fw_obss_stats_event);
  5268. if (pdev->sojourn_buf)
  5269. qdf_nbuf_free(pdev->sojourn_buf);
  5270. dp_pdev_flush_pending_vdevs(pdev);
  5271. dp_tx_desc_flush(pdev, NULL, true);
  5272. qdf_spinlock_destroy(&pdev->tx_mutex);
  5273. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  5274. dp_monitor_pdev_deinit(pdev);
  5275. dp_pdev_srng_deinit(pdev);
  5276. dp_ipa_uc_detach(pdev->soc, pdev);
  5277. dp_deinit_ipa_rx_alt_refill_buf_ring(pdev->soc, pdev);
  5278. dp_deinit_ipa_rx_refill_buf_ring(pdev->soc, pdev);
  5279. dp_rxdma_ring_cleanup(pdev->soc, pdev);
  5280. curr_nbuf = pdev->invalid_peer_head_msdu;
  5281. while (curr_nbuf) {
  5282. next_nbuf = qdf_nbuf_next(curr_nbuf);
  5283. dp_rx_nbuf_free(curr_nbuf);
  5284. curr_nbuf = next_nbuf;
  5285. }
  5286. pdev->invalid_peer_head_msdu = NULL;
  5287. pdev->invalid_peer_tail_msdu = NULL;
  5288. dp_wdi_event_detach(pdev);
  5289. pdev->pdev_deinit = 1;
  5290. }
  5291. /**
  5292. * dp_pdev_deinit_wifi3() - Deinit txrx pdev
  5293. * @psoc: Datapath psoc handle
  5294. * @pdev_id: Id of datapath PDEV handle
  5295. * @force: Force deinit
  5296. *
  5297. * Return: QDF_STATUS
  5298. */
  5299. static QDF_STATUS
  5300. dp_pdev_deinit_wifi3(struct cdp_soc_t *psoc, uint8_t pdev_id,
  5301. int force)
  5302. {
  5303. struct dp_pdev *txrx_pdev;
  5304. txrx_pdev = dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)psoc,
  5305. pdev_id);
  5306. if (!txrx_pdev)
  5307. return QDF_STATUS_E_FAILURE;
  5308. dp_pdev_deinit((struct cdp_pdev *)txrx_pdev, force);
  5309. return QDF_STATUS_SUCCESS;
  5310. }
  5311. /*
  5312. * dp_pdev_post_attach() - Do post pdev attach after dev_alloc_name
  5313. * @txrx_pdev: Datapath PDEV handle
  5314. *
  5315. * Return: None
  5316. */
  5317. static void dp_pdev_post_attach(struct cdp_pdev *txrx_pdev)
  5318. {
  5319. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  5320. dp_monitor_tx_capture_debugfs_init(pdev);
  5321. if (dp_pdev_htt_stats_dbgfs_init(pdev)) {
  5322. dp_init_err("%pK: Failed to initialize pdev HTT stats debugfs", pdev->soc);
  5323. }
  5324. }
  5325. /*
  5326. * dp_pdev_post_attach_wifi3() - attach txrx pdev post
  5327. * @psoc: Datapath soc handle
  5328. * @pdev_id: pdev id of pdev
  5329. *
  5330. * Return: QDF_STATUS
  5331. */
  5332. static int dp_pdev_post_attach_wifi3(struct cdp_soc_t *soc,
  5333. uint8_t pdev_id)
  5334. {
  5335. struct dp_pdev *pdev;
  5336. pdev = dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  5337. pdev_id);
  5338. if (!pdev) {
  5339. dp_init_err("%pK: DP PDEV is Null for pdev id %d",
  5340. (struct dp_soc *)soc, pdev_id);
  5341. return QDF_STATUS_E_FAILURE;
  5342. }
  5343. dp_pdev_post_attach((struct cdp_pdev *)pdev);
  5344. return QDF_STATUS_SUCCESS;
  5345. }
  5346. /*
  5347. * dp_pdev_detach() - Complete rest of pdev detach
  5348. * @txrx_pdev: Datapath PDEV handle
  5349. * @force: Force deinit
  5350. *
  5351. * Return: None
  5352. */
  5353. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force)
  5354. {
  5355. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  5356. struct dp_soc *soc = pdev->soc;
  5357. dp_pdev_htt_stats_dbgfs_deinit(pdev);
  5358. dp_rx_pdev_desc_pool_free(pdev);
  5359. dp_monitor_pdev_detach(pdev);
  5360. dp_rxdma_ring_free(pdev);
  5361. dp_free_ipa_rx_refill_buf_ring(soc, pdev);
  5362. dp_free_ipa_rx_alt_refill_buf_ring(soc, pdev);
  5363. dp_pdev_srng_free(pdev);
  5364. soc->pdev_count--;
  5365. soc->pdev_list[pdev->pdev_id] = NULL;
  5366. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  5367. wlan_minidump_remove(pdev, sizeof(*pdev), soc->ctrl_psoc,
  5368. WLAN_MD_DP_PDEV, "dp_pdev");
  5369. dp_context_free_mem(soc, DP_PDEV_TYPE, pdev);
  5370. }
  5371. /*
  5372. * dp_pdev_detach_wifi3() - detach txrx pdev
  5373. * @psoc: Datapath soc handle
  5374. * @pdev_id: pdev id of pdev
  5375. * @force: Force detach
  5376. *
  5377. * Return: QDF_STATUS
  5378. */
  5379. static QDF_STATUS dp_pdev_detach_wifi3(struct cdp_soc_t *psoc, uint8_t pdev_id,
  5380. int force)
  5381. {
  5382. struct dp_pdev *pdev;
  5383. struct dp_soc *soc = (struct dp_soc *)psoc;
  5384. pdev = dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)psoc,
  5385. pdev_id);
  5386. if (!pdev) {
  5387. dp_init_err("%pK: DP PDEV is Null for pdev id %d",
  5388. (struct dp_soc *)psoc, pdev_id);
  5389. return QDF_STATUS_E_FAILURE;
  5390. }
  5391. soc->arch_ops.txrx_pdev_detach(pdev);
  5392. dp_pdev_detach((struct cdp_pdev *)pdev, force);
  5393. return QDF_STATUS_SUCCESS;
  5394. }
  5395. /*
  5396. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  5397. * @soc: DP SOC handle
  5398. */
  5399. #ifndef DP_UMAC_HW_RESET_SUPPORT
  5400. static inline
  5401. #endif
  5402. void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  5403. {
  5404. struct reo_desc_list_node *desc;
  5405. struct dp_rx_tid *rx_tid;
  5406. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  5407. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  5408. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  5409. rx_tid = &desc->rx_tid;
  5410. qdf_mem_unmap_nbytes_single(soc->osdev,
  5411. rx_tid->hw_qdesc_paddr,
  5412. QDF_DMA_BIDIRECTIONAL,
  5413. rx_tid->hw_qdesc_alloc_size);
  5414. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  5415. qdf_mem_free(desc);
  5416. }
  5417. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  5418. qdf_list_destroy(&soc->reo_desc_freelist);
  5419. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  5420. }
  5421. #ifdef WLAN_DP_FEATURE_DEFERRED_REO_QDESC_DESTROY
  5422. /*
  5423. * dp_reo_desc_deferred_freelist_create() - Initialize the resources used
  5424. * for deferred reo desc list
  5425. * @psoc: Datapath soc handle
  5426. *
  5427. * Return: void
  5428. */
  5429. static void dp_reo_desc_deferred_freelist_create(struct dp_soc *soc)
  5430. {
  5431. qdf_spinlock_create(&soc->reo_desc_deferred_freelist_lock);
  5432. qdf_list_create(&soc->reo_desc_deferred_freelist,
  5433. REO_DESC_DEFERRED_FREELIST_SIZE);
  5434. soc->reo_desc_deferred_freelist_init = true;
  5435. }
  5436. /*
  5437. * dp_reo_desc_deferred_freelist_destroy() - loop the deferred free list &
  5438. * free the leftover REO QDESCs
  5439. * @psoc: Datapath soc handle
  5440. *
  5441. * Return: void
  5442. */
  5443. static void dp_reo_desc_deferred_freelist_destroy(struct dp_soc *soc)
  5444. {
  5445. struct reo_desc_deferred_freelist_node *desc;
  5446. qdf_spin_lock_bh(&soc->reo_desc_deferred_freelist_lock);
  5447. soc->reo_desc_deferred_freelist_init = false;
  5448. while (qdf_list_remove_front(&soc->reo_desc_deferred_freelist,
  5449. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  5450. qdf_mem_unmap_nbytes_single(soc->osdev,
  5451. desc->hw_qdesc_paddr,
  5452. QDF_DMA_BIDIRECTIONAL,
  5453. desc->hw_qdesc_alloc_size);
  5454. qdf_mem_free(desc->hw_qdesc_vaddr_unaligned);
  5455. qdf_mem_free(desc);
  5456. }
  5457. qdf_spin_unlock_bh(&soc->reo_desc_deferred_freelist_lock);
  5458. qdf_list_destroy(&soc->reo_desc_deferred_freelist);
  5459. qdf_spinlock_destroy(&soc->reo_desc_deferred_freelist_lock);
  5460. }
  5461. #else
  5462. static inline void dp_reo_desc_deferred_freelist_create(struct dp_soc *soc)
  5463. {
  5464. }
  5465. static inline void dp_reo_desc_deferred_freelist_destroy(struct dp_soc *soc)
  5466. {
  5467. }
  5468. #endif /* !WLAN_DP_FEATURE_DEFERRED_REO_QDESC_DESTROY */
  5469. /*
  5470. * dp_soc_reset_txrx_ring_map() - reset tx ring map
  5471. * @soc: DP SOC handle
  5472. *
  5473. */
  5474. static void dp_soc_reset_txrx_ring_map(struct dp_soc *soc)
  5475. {
  5476. uint32_t i;
  5477. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++)
  5478. soc->tx_ring_map[i] = 0;
  5479. }
  5480. /*
  5481. * dp_soc_print_inactive_objects() - prints inactive peer and vdev list
  5482. * @soc: DP SOC handle
  5483. *
  5484. */
  5485. static void dp_soc_print_inactive_objects(struct dp_soc *soc)
  5486. {
  5487. struct dp_peer *peer = NULL;
  5488. struct dp_peer *tmp_peer = NULL;
  5489. struct dp_vdev *vdev = NULL;
  5490. struct dp_vdev *tmp_vdev = NULL;
  5491. int i = 0;
  5492. uint32_t count;
  5493. if (TAILQ_EMPTY(&soc->inactive_peer_list) &&
  5494. TAILQ_EMPTY(&soc->inactive_vdev_list))
  5495. return;
  5496. TAILQ_FOREACH_SAFE(peer, &soc->inactive_peer_list,
  5497. inactive_list_elem, tmp_peer) {
  5498. for (i = 0; i < DP_MOD_ID_MAX; i++) {
  5499. count = qdf_atomic_read(&peer->mod_refs[i]);
  5500. if (count)
  5501. DP_PRINT_STATS("peer %pK Module id %u ==> %u",
  5502. peer, i, count);
  5503. }
  5504. }
  5505. TAILQ_FOREACH_SAFE(vdev, &soc->inactive_vdev_list,
  5506. inactive_list_elem, tmp_vdev) {
  5507. for (i = 0; i < DP_MOD_ID_MAX; i++) {
  5508. count = qdf_atomic_read(&vdev->mod_refs[i]);
  5509. if (count)
  5510. DP_PRINT_STATS("vdev %pK Module id %u ==> %u",
  5511. vdev, i, count);
  5512. }
  5513. }
  5514. QDF_BUG(0);
  5515. }
  5516. /**
  5517. * dp_soc_deinit() - Deinitialize txrx SOC
  5518. * @txrx_soc: Opaque DP SOC handle
  5519. *
  5520. * Return: None
  5521. */
  5522. static void dp_soc_deinit(void *txrx_soc)
  5523. {
  5524. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  5525. struct htt_soc *htt_soc = soc->htt_handle;
  5526. qdf_atomic_set(&soc->cmn_init_done, 0);
  5527. if (soc->arch_ops.txrx_soc_ppeds_stop)
  5528. soc->arch_ops.txrx_soc_ppeds_stop(soc);
  5529. soc->arch_ops.txrx_soc_deinit(soc);
  5530. dp_monitor_soc_deinit(soc);
  5531. /* free peer tables & AST tables allocated during peer_map_attach */
  5532. if (soc->peer_map_attach_success) {
  5533. dp_peer_find_detach(soc);
  5534. soc->arch_ops.txrx_peer_map_detach(soc);
  5535. soc->peer_map_attach_success = FALSE;
  5536. }
  5537. qdf_flush_work(&soc->htt_stats.work);
  5538. qdf_disable_work(&soc->htt_stats.work);
  5539. qdf_spinlock_destroy(&soc->htt_stats.lock);
  5540. dp_soc_reset_txrx_ring_map(soc);
  5541. dp_reo_desc_freelist_destroy(soc);
  5542. dp_reo_desc_deferred_freelist_destroy(soc);
  5543. DEINIT_RX_HW_STATS_LOCK(soc);
  5544. qdf_spinlock_destroy(&soc->ast_lock);
  5545. dp_peer_mec_spinlock_destroy(soc);
  5546. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  5547. qdf_nbuf_queue_free(&soc->invalid_buf_queue);
  5548. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  5549. qdf_spinlock_destroy(&soc->vdev_map_lock);
  5550. dp_reo_cmdlist_destroy(soc);
  5551. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  5552. dp_soc_tx_desc_sw_pools_deinit(soc);
  5553. dp_soc_srng_deinit(soc);
  5554. dp_hw_link_desc_ring_deinit(soc);
  5555. dp_soc_print_inactive_objects(soc);
  5556. qdf_spinlock_destroy(&soc->inactive_peer_list_lock);
  5557. qdf_spinlock_destroy(&soc->inactive_vdev_list_lock);
  5558. htt_soc_htc_dealloc(soc->htt_handle);
  5559. htt_soc_detach(htt_soc);
  5560. /* Free wbm sg list and reset flags in down path */
  5561. dp_rx_wbm_sg_list_deinit(soc);
  5562. wlan_minidump_remove(soc, sizeof(*soc), soc->ctrl_psoc,
  5563. WLAN_MD_DP_SOC, "dp_soc");
  5564. }
  5565. /**
  5566. * dp_soc_deinit_wifi3() - Deinitialize txrx SOC
  5567. * @txrx_soc: Opaque DP SOC handle
  5568. *
  5569. * Return: None
  5570. */
  5571. static void dp_soc_deinit_wifi3(struct cdp_soc_t *txrx_soc)
  5572. {
  5573. dp_soc_deinit(txrx_soc);
  5574. }
  5575. /*
  5576. * dp_soc_detach() - Detach rest of txrx SOC
  5577. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  5578. *
  5579. * Return: None
  5580. */
  5581. static void dp_soc_detach(struct cdp_soc_t *txrx_soc)
  5582. {
  5583. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  5584. soc->arch_ops.txrx_soc_detach(soc);
  5585. dp_runtime_deinit();
  5586. dp_sysfs_deinitialize_stats(soc);
  5587. dp_soc_swlm_detach(soc);
  5588. dp_soc_tx_desc_sw_pools_free(soc);
  5589. dp_soc_srng_free(soc);
  5590. dp_hw_link_desc_ring_free(soc);
  5591. dp_hw_link_desc_pool_banks_free(soc, WLAN_INVALID_PDEV_ID);
  5592. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  5593. dp_soc_tx_hw_desc_history_detach(soc);
  5594. dp_soc_tx_history_detach(soc);
  5595. dp_soc_mon_status_ring_history_detach(soc);
  5596. dp_soc_rx_history_detach(soc);
  5597. if (!dp_monitor_modularized_enable()) {
  5598. dp_mon_soc_detach_wrapper(soc);
  5599. }
  5600. qdf_mem_free(soc->cdp_soc.ops);
  5601. qdf_mem_free(soc);
  5602. }
  5603. /*
  5604. * dp_soc_detach_wifi3() - Detach txrx SOC
  5605. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  5606. *
  5607. * Return: None
  5608. */
  5609. static void dp_soc_detach_wifi3(struct cdp_soc_t *txrx_soc)
  5610. {
  5611. dp_soc_detach(txrx_soc);
  5612. }
  5613. /*
  5614. * dp_rxdma_ring_config() - configure the RX DMA rings
  5615. *
  5616. * This function is used to configure the MAC rings.
  5617. * On MCL host provides buffers in Host2FW ring
  5618. * FW refills (copies) buffers to the ring and updates
  5619. * ring_idx in register
  5620. *
  5621. * @soc: data path SoC handle
  5622. *
  5623. * Return: zero on success, non-zero on failure
  5624. */
  5625. #ifdef QCA_HOST2FW_RXBUF_RING
  5626. static inline void
  5627. dp_htt_setup_rxdma_err_dst_ring(struct dp_soc *soc, int mac_id,
  5628. int lmac_id)
  5629. {
  5630. if (soc->rxdma_err_dst_ring[lmac_id].hal_srng)
  5631. htt_srng_setup(soc->htt_handle, mac_id,
  5632. soc->rxdma_err_dst_ring[lmac_id].hal_srng,
  5633. RXDMA_DST);
  5634. }
  5635. #ifdef IPA_WDI3_VLAN_SUPPORT
  5636. static inline
  5637. void dp_rxdma_setup_refill_ring3(struct dp_soc *soc,
  5638. struct dp_pdev *pdev,
  5639. uint8_t idx)
  5640. {
  5641. if (pdev->rx_refill_buf_ring3.hal_srng)
  5642. htt_srng_setup(soc->htt_handle, idx,
  5643. pdev->rx_refill_buf_ring3.hal_srng,
  5644. RXDMA_BUF);
  5645. }
  5646. #else
  5647. static inline
  5648. void dp_rxdma_setup_refill_ring3(struct dp_soc *soc,
  5649. struct dp_pdev *pdev,
  5650. uint8_t idx)
  5651. { }
  5652. #endif
  5653. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  5654. {
  5655. int i;
  5656. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5657. for (i = 0; i < MAX_PDEV_CNT; i++) {
  5658. struct dp_pdev *pdev = soc->pdev_list[i];
  5659. if (pdev) {
  5660. int mac_id;
  5661. int max_mac_rings =
  5662. wlan_cfg_get_num_mac_rings
  5663. (pdev->wlan_cfg_ctx);
  5664. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, 0, i);
  5665. htt_srng_setup(soc->htt_handle, i,
  5666. soc->rx_refill_buf_ring[lmac_id]
  5667. .hal_srng,
  5668. RXDMA_BUF);
  5669. if (pdev->rx_refill_buf_ring2.hal_srng)
  5670. htt_srng_setup(soc->htt_handle, i,
  5671. pdev->rx_refill_buf_ring2
  5672. .hal_srng,
  5673. RXDMA_BUF);
  5674. dp_rxdma_setup_refill_ring3(soc, pdev, i);
  5675. dp_update_num_mac_rings_for_dbs(soc, &max_mac_rings);
  5676. dp_err("pdev_id %d max_mac_rings %d",
  5677. pdev->pdev_id, max_mac_rings);
  5678. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  5679. int mac_for_pdev =
  5680. dp_get_mac_id_for_pdev(mac_id,
  5681. pdev->pdev_id);
  5682. /*
  5683. * Obtain lmac id from pdev to access the LMAC
  5684. * ring in soc context
  5685. */
  5686. lmac_id =
  5687. dp_get_lmac_id_for_pdev_id(soc,
  5688. mac_id,
  5689. pdev->pdev_id);
  5690. QDF_TRACE(QDF_MODULE_ID_TXRX,
  5691. QDF_TRACE_LEVEL_ERROR,
  5692. FL("mac_id %d"), mac_for_pdev);
  5693. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  5694. pdev->rx_mac_buf_ring[mac_id]
  5695. .hal_srng,
  5696. RXDMA_BUF);
  5697. if (!soc->rxdma2sw_rings_not_supported)
  5698. dp_htt_setup_rxdma_err_dst_ring(soc,
  5699. mac_for_pdev, lmac_id);
  5700. /* Configure monitor mode rings */
  5701. status = dp_monitor_htt_srng_setup(soc, pdev,
  5702. lmac_id,
  5703. mac_for_pdev);
  5704. if (status != QDF_STATUS_SUCCESS) {
  5705. dp_err("Failed to send htt monitor messages to target");
  5706. return status;
  5707. }
  5708. }
  5709. }
  5710. }
  5711. dp_reap_timer_init(soc);
  5712. return status;
  5713. }
  5714. #else
  5715. /* This is only for WIN */
  5716. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  5717. {
  5718. int i;
  5719. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5720. int mac_for_pdev;
  5721. int lmac_id;
  5722. /* Configure monitor mode rings */
  5723. dp_monitor_soc_htt_srng_setup(soc);
  5724. for (i = 0; i < MAX_PDEV_CNT; i++) {
  5725. struct dp_pdev *pdev = soc->pdev_list[i];
  5726. if (!pdev)
  5727. continue;
  5728. mac_for_pdev = i;
  5729. lmac_id = dp_get_lmac_id_for_pdev_id(soc, 0, i);
  5730. if (soc->rx_refill_buf_ring[lmac_id].hal_srng)
  5731. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  5732. soc->rx_refill_buf_ring[lmac_id].
  5733. hal_srng, RXDMA_BUF);
  5734. /* Configure monitor mode rings */
  5735. dp_monitor_htt_srng_setup(soc, pdev,
  5736. lmac_id,
  5737. mac_for_pdev);
  5738. if (!soc->rxdma2sw_rings_not_supported)
  5739. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  5740. soc->rxdma_err_dst_ring[lmac_id].hal_srng,
  5741. RXDMA_DST);
  5742. }
  5743. dp_reap_timer_init(soc);
  5744. return status;
  5745. }
  5746. #endif
  5747. /*
  5748. * dp_rx_target_fst_config() - configure the RXOLE Flow Search Engine
  5749. *
  5750. * This function is used to configure the FSE HW block in RX OLE on a
  5751. * per pdev basis. Here, we will be programming parameters related to
  5752. * the Flow Search Table.
  5753. *
  5754. * @soc: data path SoC handle
  5755. *
  5756. * Return: zero on success, non-zero on failure
  5757. */
  5758. #ifdef WLAN_SUPPORT_RX_FLOW_TAG
  5759. static QDF_STATUS
  5760. dp_rx_target_fst_config(struct dp_soc *soc)
  5761. {
  5762. int i;
  5763. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5764. for (i = 0; i < MAX_PDEV_CNT; i++) {
  5765. struct dp_pdev *pdev = soc->pdev_list[i];
  5766. /* Flow search is not enabled if NSS offload is enabled */
  5767. if (pdev &&
  5768. !wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx)) {
  5769. status = dp_rx_flow_send_fst_fw_setup(pdev->soc, pdev);
  5770. if (status != QDF_STATUS_SUCCESS)
  5771. break;
  5772. }
  5773. }
  5774. return status;
  5775. }
  5776. #elif defined(WLAN_SUPPORT_RX_FISA)
  5777. /**
  5778. * dp_rx_target_fst_config() - Configure RX OLE FSE engine in HW
  5779. * @soc: SoC handle
  5780. *
  5781. * Return: Success
  5782. */
  5783. static inline QDF_STATUS dp_rx_target_fst_config(struct dp_soc *soc)
  5784. {
  5785. QDF_STATUS status;
  5786. struct dp_rx_fst *fst = soc->rx_fst;
  5787. /* Check if it is enabled in the INI */
  5788. if (!soc->fisa_enable) {
  5789. dp_err("RX FISA feature is disabled");
  5790. return QDF_STATUS_E_NOSUPPORT;
  5791. }
  5792. status = dp_rx_flow_send_fst_fw_setup(soc, soc->pdev_list[0]);
  5793. if (QDF_IS_STATUS_ERROR(status)) {
  5794. dp_err("dp_rx_flow_send_fst_fw_setup failed %d",
  5795. status);
  5796. return status;
  5797. }
  5798. if (soc->fst_cmem_base) {
  5799. soc->fst_in_cmem = true;
  5800. dp_rx_fst_update_cmem_params(soc, fst->max_entries,
  5801. soc->fst_cmem_base & 0xffffffff,
  5802. soc->fst_cmem_base >> 32);
  5803. }
  5804. return status;
  5805. }
  5806. #define FISA_MAX_TIMEOUT 0xffffffff
  5807. #define FISA_DISABLE_TIMEOUT 0
  5808. static QDF_STATUS dp_rx_fisa_config(struct dp_soc *soc)
  5809. {
  5810. struct dp_htt_rx_fisa_cfg fisa_config;
  5811. fisa_config.pdev_id = 0;
  5812. fisa_config.fisa_timeout = FISA_MAX_TIMEOUT;
  5813. return dp_htt_rx_fisa_config(soc->pdev_list[0], &fisa_config);
  5814. }
  5815. #else /* !WLAN_SUPPORT_RX_FISA */
  5816. static inline QDF_STATUS dp_rx_target_fst_config(struct dp_soc *soc)
  5817. {
  5818. return QDF_STATUS_SUCCESS;
  5819. }
  5820. #endif /* !WLAN_SUPPORT_RX_FISA */
  5821. #ifndef WLAN_SUPPORT_RX_FISA
  5822. static QDF_STATUS dp_rx_fisa_config(struct dp_soc *soc)
  5823. {
  5824. return QDF_STATUS_SUCCESS;
  5825. }
  5826. static QDF_STATUS dp_rx_dump_fisa_stats(struct dp_soc *soc)
  5827. {
  5828. return QDF_STATUS_SUCCESS;
  5829. }
  5830. static void dp_rx_dump_fisa_table(struct dp_soc *soc)
  5831. {
  5832. }
  5833. static void dp_suspend_fse_cache_flush(struct dp_soc *soc)
  5834. {
  5835. }
  5836. static void dp_resume_fse_cache_flush(struct dp_soc *soc)
  5837. {
  5838. }
  5839. #endif /* !WLAN_SUPPORT_RX_FISA */
  5840. #ifndef WLAN_DP_FEATURE_SW_LATENCY_MGR
  5841. static inline QDF_STATUS dp_print_swlm_stats(struct dp_soc *soc)
  5842. {
  5843. return QDF_STATUS_SUCCESS;
  5844. }
  5845. #endif /* !WLAN_DP_FEATURE_SW_LATENCY_MGR */
  5846. #ifdef WLAN_SUPPORT_PPEDS
  5847. /*
  5848. * dp_soc_target_ppe_rxole_rxdma_cfg() - Configure the RxOLe and RxDMA for PPE
  5849. * @soc: DP Tx/Rx handle
  5850. *
  5851. * Return: QDF_STATUS
  5852. */
  5853. static
  5854. QDF_STATUS dp_soc_target_ppe_rxole_rxdma_cfg(struct dp_soc *soc)
  5855. {
  5856. struct dp_htt_rxdma_rxole_ppe_config htt_cfg = {0};
  5857. QDF_STATUS status;
  5858. /*
  5859. * Program RxDMA to override the reo destination indication
  5860. * with REO2PPE_DST_IND, when use_ppe is set to 1 in RX_MSDU_END,
  5861. * thereby driving the packet to REO2PPE ring.
  5862. * If the MSDU is spanning more than 1 buffer, then this
  5863. * override is not done.
  5864. */
  5865. htt_cfg.override = 1;
  5866. htt_cfg.reo_destination_indication = REO2PPE_DST_IND;
  5867. htt_cfg.multi_buffer_msdu_override_en = 0;
  5868. /*
  5869. * Override use_ppe to 0 in RxOLE for the following
  5870. * cases.
  5871. */
  5872. htt_cfg.intra_bss_override = 1;
  5873. htt_cfg.decap_raw_override = 1;
  5874. htt_cfg.decap_nwifi_override = 1;
  5875. htt_cfg.ip_frag_override = 1;
  5876. status = dp_htt_rxdma_rxole_ppe_cfg_set(soc, &htt_cfg);
  5877. if (status != QDF_STATUS_SUCCESS)
  5878. dp_err("RxOLE and RxDMA PPE config failed %d", status);
  5879. return status;
  5880. }
  5881. static inline
  5882. void dp_soc_txrx_peer_setup(enum wlan_op_mode vdev_opmode, struct dp_soc *soc,
  5883. struct dp_peer *peer)
  5884. {
  5885. /* TODO: Need to check with STA mode */
  5886. if (vdev_opmode == wlan_op_mode_ap && soc->arch_ops.txrx_peer_setup) {
  5887. if (soc->arch_ops.txrx_peer_setup(soc, peer)
  5888. != QDF_STATUS_SUCCESS) {
  5889. dp_err("unable to setup target peer features");
  5890. qdf_assert_always(0);
  5891. }
  5892. }
  5893. }
  5894. #else
  5895. static inline
  5896. QDF_STATUS dp_soc_target_ppe_rxole_rxdma_cfg(struct dp_soc *soc)
  5897. {
  5898. return QDF_STATUS_SUCCESS;
  5899. }
  5900. static inline
  5901. void dp_soc_txrx_peer_setup(enum wlan_op_mode vdev_opmode, struct dp_soc *soc,
  5902. struct dp_peer *peer)
  5903. {
  5904. }
  5905. #endif /* WLAN_SUPPORT_PPEDS */
  5906. #ifdef DP_UMAC_HW_RESET_SUPPORT
  5907. static void dp_register_umac_reset_handlers(struct dp_soc *soc)
  5908. {
  5909. dp_umac_reset_register_rx_action_callback(soc,
  5910. dp_umac_reset_handle_pre_reset, UMAC_RESET_ACTION_DO_PRE_RESET);
  5911. dp_umac_reset_register_rx_action_callback(soc,
  5912. dp_umac_reset_handle_post_reset,
  5913. UMAC_RESET_ACTION_DO_POST_RESET_START);
  5914. dp_umac_reset_register_rx_action_callback(soc,
  5915. dp_umac_reset_handle_post_reset_complete,
  5916. UMAC_RESET_ACTION_DO_POST_RESET_COMPLETE);
  5917. }
  5918. #else
  5919. static void dp_register_umac_reset_handlers(struct dp_soc *soc)
  5920. {
  5921. }
  5922. #endif
  5923. /*
  5924. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  5925. * @cdp_soc: Opaque Datapath SOC handle
  5926. *
  5927. * Return: zero on success, non-zero on failure
  5928. */
  5929. static QDF_STATUS
  5930. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  5931. {
  5932. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  5933. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5934. struct hal_reo_params reo_params;
  5935. htt_soc_attach_target(soc->htt_handle);
  5936. status = dp_soc_target_ppe_rxole_rxdma_cfg(soc);
  5937. if (status != QDF_STATUS_SUCCESS) {
  5938. dp_err("Failed to send htt RxOLE and RxDMA messages to target");
  5939. return status;
  5940. }
  5941. status = dp_rxdma_ring_config(soc);
  5942. if (status != QDF_STATUS_SUCCESS) {
  5943. dp_err("Failed to send htt srng setup messages to target");
  5944. return status;
  5945. }
  5946. status = soc->arch_ops.dp_rxdma_ring_sel_cfg(soc);
  5947. if (status != QDF_STATUS_SUCCESS) {
  5948. dp_err("Failed to send htt ring config message to target");
  5949. return status;
  5950. }
  5951. status = dp_soc_umac_reset_init(soc);
  5952. if (status != QDF_STATUS_SUCCESS &&
  5953. status != QDF_STATUS_E_NOSUPPORT) {
  5954. dp_err("Failed to initialize UMAC reset");
  5955. return status;
  5956. }
  5957. dp_register_umac_reset_handlers(soc);
  5958. status = dp_rx_target_fst_config(soc);
  5959. if (status != QDF_STATUS_SUCCESS &&
  5960. status != QDF_STATUS_E_NOSUPPORT) {
  5961. dp_err("Failed to send htt fst setup config message to target");
  5962. return status;
  5963. }
  5964. if (status == QDF_STATUS_SUCCESS) {
  5965. status = dp_rx_fisa_config(soc);
  5966. if (status != QDF_STATUS_SUCCESS) {
  5967. dp_err("Failed to send htt FISA config message to target");
  5968. return status;
  5969. }
  5970. }
  5971. DP_STATS_INIT(soc);
  5972. dp_runtime_init(soc);
  5973. /* Enable HW vdev offload stats if feature is supported */
  5974. dp_vdev_stats_hw_offload_target_config(soc, INVALID_PDEV_ID, true);
  5975. /* initialize work queue for stats processing */
  5976. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  5977. wlan_cfg_soc_update_tgt_params(soc->wlan_cfg_ctx,
  5978. soc->ctrl_psoc);
  5979. /* Setup HW REO */
  5980. qdf_mem_zero(&reo_params, sizeof(reo_params));
  5981. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  5982. /*
  5983. * Reo ring remap is not required if both radios
  5984. * are offloaded to NSS
  5985. */
  5986. if (soc->arch_ops.reo_remap_config(soc, &reo_params.remap0,
  5987. &reo_params.remap1,
  5988. &reo_params.remap2))
  5989. reo_params.rx_hash_enabled = true;
  5990. else
  5991. reo_params.rx_hash_enabled = false;
  5992. }
  5993. /*
  5994. * set the fragment destination ring
  5995. */
  5996. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  5997. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx))
  5998. reo_params.alt_dst_ind_0 = REO_REMAP_RELEASE;
  5999. hal_reo_setup(soc->hal_soc, &reo_params, 1);
  6000. hal_reo_set_err_dst_remap(soc->hal_soc);
  6001. soc->features.pn_in_reo_dest = hal_reo_enable_pn_in_dest(soc->hal_soc);
  6002. return QDF_STATUS_SUCCESS;
  6003. }
  6004. /*
  6005. * dp_vdev_id_map_tbl_add() - Add vdev into vdev_id table
  6006. * @soc: SoC handle
  6007. * @vdev: vdev handle
  6008. * @vdev_id: vdev_id
  6009. *
  6010. * Return: None
  6011. */
  6012. static void dp_vdev_id_map_tbl_add(struct dp_soc *soc,
  6013. struct dp_vdev *vdev,
  6014. uint8_t vdev_id)
  6015. {
  6016. QDF_ASSERT(vdev_id <= MAX_VDEV_CNT);
  6017. qdf_spin_lock_bh(&soc->vdev_map_lock);
  6018. if (dp_vdev_get_ref(soc, vdev, DP_MOD_ID_CONFIG) !=
  6019. QDF_STATUS_SUCCESS) {
  6020. dp_vdev_info("%pK: unable to get vdev reference at MAP vdev %pK vdev_id %u",
  6021. soc, vdev, vdev_id);
  6022. qdf_spin_unlock_bh(&soc->vdev_map_lock);
  6023. return;
  6024. }
  6025. if (!soc->vdev_id_map[vdev_id])
  6026. soc->vdev_id_map[vdev_id] = vdev;
  6027. else
  6028. QDF_ASSERT(0);
  6029. qdf_spin_unlock_bh(&soc->vdev_map_lock);
  6030. }
  6031. /*
  6032. * dp_vdev_id_map_tbl_remove() - remove vdev from vdev_id table
  6033. * @soc: SoC handle
  6034. * @vdev: vdev handle
  6035. *
  6036. * Return: None
  6037. */
  6038. static void dp_vdev_id_map_tbl_remove(struct dp_soc *soc,
  6039. struct dp_vdev *vdev)
  6040. {
  6041. qdf_spin_lock_bh(&soc->vdev_map_lock);
  6042. QDF_ASSERT(soc->vdev_id_map[vdev->vdev_id] == vdev);
  6043. soc->vdev_id_map[vdev->vdev_id] = NULL;
  6044. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CONFIG);
  6045. qdf_spin_unlock_bh(&soc->vdev_map_lock);
  6046. }
  6047. /*
  6048. * dp_vdev_pdev_list_add() - add vdev into pdev's list
  6049. * @soc: soc handle
  6050. * @pdev: pdev handle
  6051. * @vdev: vdev handle
  6052. *
  6053. * return: none
  6054. */
  6055. static void dp_vdev_pdev_list_add(struct dp_soc *soc,
  6056. struct dp_pdev *pdev,
  6057. struct dp_vdev *vdev)
  6058. {
  6059. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  6060. if (dp_vdev_get_ref(soc, vdev, DP_MOD_ID_CONFIG) !=
  6061. QDF_STATUS_SUCCESS) {
  6062. dp_vdev_info("%pK: unable to get vdev reference at MAP vdev %pK",
  6063. soc, vdev);
  6064. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  6065. return;
  6066. }
  6067. /* add this vdev into the pdev's list */
  6068. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  6069. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  6070. }
  6071. /*
  6072. * dp_vdev_pdev_list_remove() - remove vdev from pdev's list
  6073. * @soc: SoC handle
  6074. * @pdev: pdev handle
  6075. * @vdev: VDEV handle
  6076. *
  6077. * Return: none
  6078. */
  6079. static void dp_vdev_pdev_list_remove(struct dp_soc *soc,
  6080. struct dp_pdev *pdev,
  6081. struct dp_vdev *vdev)
  6082. {
  6083. uint8_t found = 0;
  6084. struct dp_vdev *tmpvdev = NULL;
  6085. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  6086. TAILQ_FOREACH(tmpvdev, &pdev->vdev_list, vdev_list_elem) {
  6087. if (tmpvdev == vdev) {
  6088. found = 1;
  6089. break;
  6090. }
  6091. }
  6092. if (found) {
  6093. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  6094. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CONFIG);
  6095. } else {
  6096. dp_vdev_debug("%pK: vdev:%pK not found in pdev:%pK vdevlist:%pK",
  6097. soc, vdev, pdev, &pdev->vdev_list);
  6098. QDF_ASSERT(0);
  6099. }
  6100. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  6101. }
  6102. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  6103. /*
  6104. * dp_vdev_init_rx_eapol() - initializing osif_rx_eapol
  6105. * @vdev: Datapath VDEV handle
  6106. *
  6107. * Return: None
  6108. */
  6109. static inline void dp_vdev_init_rx_eapol(struct dp_vdev *vdev)
  6110. {
  6111. vdev->osif_rx_eapol = NULL;
  6112. }
  6113. /*
  6114. * dp_vdev_register_rx_eapol() - Register VDEV operations for rx_eapol
  6115. * @vdev: DP vdev handle
  6116. * @txrx_ops: Tx and Rx operations
  6117. *
  6118. * Return: None
  6119. */
  6120. static inline void dp_vdev_register_rx_eapol(struct dp_vdev *vdev,
  6121. struct ol_txrx_ops *txrx_ops)
  6122. {
  6123. vdev->osif_rx_eapol = txrx_ops->rx.rx_eapol;
  6124. }
  6125. #else
  6126. static inline void dp_vdev_init_rx_eapol(struct dp_vdev *vdev)
  6127. {
  6128. }
  6129. static inline void dp_vdev_register_rx_eapol(struct dp_vdev *vdev,
  6130. struct ol_txrx_ops *txrx_ops)
  6131. {
  6132. }
  6133. #endif
  6134. #ifdef WLAN_FEATURE_11BE_MLO
  6135. static inline void dp_vdev_save_mld_addr(struct dp_vdev *vdev,
  6136. struct cdp_vdev_info *vdev_info)
  6137. {
  6138. if (vdev_info->mld_mac_addr)
  6139. qdf_mem_copy(&vdev->mld_mac_addr.raw[0],
  6140. vdev_info->mld_mac_addr, QDF_MAC_ADDR_SIZE);
  6141. }
  6142. #else
  6143. static inline void dp_vdev_save_mld_addr(struct dp_vdev *vdev,
  6144. struct cdp_vdev_info *vdev_info)
  6145. {
  6146. }
  6147. #endif
  6148. #ifdef DP_TRAFFIC_END_INDICATION
  6149. /*
  6150. * dp_tx_traffic_end_indication_attach() - Initialize data end indication
  6151. * related members in VDEV
  6152. * @vdev: DP vdev handle
  6153. *
  6154. * Return: None
  6155. */
  6156. static inline void
  6157. dp_tx_vdev_traffic_end_indication_attach(struct dp_vdev *vdev)
  6158. {
  6159. qdf_nbuf_queue_init(&vdev->end_ind_pkt_q);
  6160. }
  6161. /*
  6162. * dp_tx_vdev_traffic_end_indication_detach() - De-init data end indication
  6163. * related members in VDEV
  6164. * @vdev: DP vdev handle
  6165. *
  6166. * Return: None
  6167. */
  6168. static inline void
  6169. dp_tx_vdev_traffic_end_indication_detach(struct dp_vdev *vdev)
  6170. {
  6171. qdf_nbuf_t nbuf;
  6172. while ((nbuf = qdf_nbuf_queue_remove(&vdev->end_ind_pkt_q)) != NULL)
  6173. qdf_nbuf_free(nbuf);
  6174. }
  6175. #else
  6176. static inline void
  6177. dp_tx_vdev_traffic_end_indication_attach(struct dp_vdev *vdev)
  6178. {}
  6179. static inline void
  6180. dp_tx_vdev_traffic_end_indication_detach(struct dp_vdev *vdev)
  6181. {}
  6182. #endif
  6183. /*
  6184. * dp_vdev_attach_wifi3() - attach txrx vdev
  6185. * @txrx_pdev: Datapath PDEV handle
  6186. * @pdev_id: PDEV ID for vdev creation
  6187. * @vdev_info: parameters used for vdev creation
  6188. *
  6189. * Return: status
  6190. */
  6191. static QDF_STATUS dp_vdev_attach_wifi3(struct cdp_soc_t *cdp_soc,
  6192. uint8_t pdev_id,
  6193. struct cdp_vdev_info *vdev_info)
  6194. {
  6195. int i = 0;
  6196. qdf_size_t vdev_context_size;
  6197. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  6198. struct dp_pdev *pdev =
  6199. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  6200. pdev_id);
  6201. struct dp_vdev *vdev;
  6202. uint8_t *vdev_mac_addr = vdev_info->vdev_mac_addr;
  6203. uint8_t vdev_id = vdev_info->vdev_id;
  6204. enum wlan_op_mode op_mode = vdev_info->op_mode;
  6205. enum wlan_op_subtype subtype = vdev_info->subtype;
  6206. uint8_t vdev_stats_id = vdev_info->vdev_stats_id;
  6207. vdev_context_size =
  6208. soc->arch_ops.txrx_get_context_size(DP_CONTEXT_TYPE_VDEV);
  6209. vdev = qdf_mem_malloc(vdev_context_size);
  6210. if (!pdev) {
  6211. dp_init_err("%pK: DP PDEV is Null for pdev id %d",
  6212. cdp_soc, pdev_id);
  6213. qdf_mem_free(vdev);
  6214. goto fail0;
  6215. }
  6216. if (!vdev) {
  6217. dp_init_err("%pK: DP VDEV memory allocation failed",
  6218. cdp_soc);
  6219. goto fail0;
  6220. }
  6221. wlan_minidump_log(vdev, sizeof(*vdev), soc->ctrl_psoc,
  6222. WLAN_MD_DP_VDEV, "dp_vdev");
  6223. vdev->pdev = pdev;
  6224. vdev->vdev_id = vdev_id;
  6225. vdev->vdev_stats_id = vdev_stats_id;
  6226. vdev->opmode = op_mode;
  6227. vdev->subtype = subtype;
  6228. vdev->osdev = soc->osdev;
  6229. vdev->osif_rx = NULL;
  6230. vdev->osif_rsim_rx_decap = NULL;
  6231. vdev->osif_get_key = NULL;
  6232. vdev->osif_tx_free_ext = NULL;
  6233. vdev->osif_vdev = NULL;
  6234. vdev->delete.pending = 0;
  6235. vdev->safemode = 0;
  6236. vdev->drop_unenc = 1;
  6237. vdev->sec_type = cdp_sec_type_none;
  6238. vdev->multipass_en = false;
  6239. vdev->wrap_vdev = false;
  6240. dp_vdev_init_rx_eapol(vdev);
  6241. qdf_atomic_init(&vdev->ref_cnt);
  6242. for (i = 0; i < DP_MOD_ID_MAX; i++)
  6243. qdf_atomic_init(&vdev->mod_refs[i]);
  6244. /* Take one reference for create*/
  6245. qdf_atomic_inc(&vdev->ref_cnt);
  6246. qdf_atomic_inc(&vdev->mod_refs[DP_MOD_ID_CONFIG]);
  6247. vdev->num_peers = 0;
  6248. #ifdef notyet
  6249. vdev->filters_num = 0;
  6250. #endif
  6251. vdev->lmac_id = pdev->lmac_id;
  6252. qdf_mem_copy(&vdev->mac_addr.raw[0], vdev_mac_addr, QDF_MAC_ADDR_SIZE);
  6253. dp_vdev_save_mld_addr(vdev, vdev_info);
  6254. /* TODO: Initialize default HTT meta data that will be used in
  6255. * TCL descriptors for packets transmitted from this VDEV
  6256. */
  6257. qdf_spinlock_create(&vdev->peer_list_lock);
  6258. TAILQ_INIT(&vdev->peer_list);
  6259. dp_peer_multipass_list_init(vdev);
  6260. if ((soc->intr_mode == DP_INTR_POLL) &&
  6261. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  6262. if ((pdev->vdev_count == 0) ||
  6263. (wlan_op_mode_monitor == vdev->opmode))
  6264. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6265. } else if (dp_soc_get_con_mode(soc) == QDF_GLOBAL_MISSION_MODE &&
  6266. soc->intr_mode == DP_INTR_MSI &&
  6267. wlan_op_mode_monitor == vdev->opmode) {
  6268. /* Timer to reap status ring in mission mode */
  6269. dp_monitor_vdev_timer_start(soc);
  6270. }
  6271. dp_vdev_id_map_tbl_add(soc, vdev, vdev_id);
  6272. if (wlan_op_mode_monitor == vdev->opmode) {
  6273. if (dp_monitor_vdev_attach(vdev) == QDF_STATUS_SUCCESS) {
  6274. dp_monitor_pdev_set_mon_vdev(vdev);
  6275. return dp_monitor_vdev_set_monitor_mode_buf_rings(pdev);
  6276. }
  6277. return QDF_STATUS_E_FAILURE;
  6278. }
  6279. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  6280. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  6281. vdev->dscp_tid_map_id = 0;
  6282. vdev->mcast_enhancement_en = 0;
  6283. vdev->igmp_mcast_enhanc_en = 0;
  6284. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  6285. vdev->prev_tx_enq_tstamp = 0;
  6286. vdev->prev_rx_deliver_tstamp = 0;
  6287. vdev->skip_sw_tid_classification = DP_TX_HW_DSCP_TID_MAP_VALID;
  6288. dp_tx_vdev_traffic_end_indication_attach(vdev);
  6289. dp_vdev_pdev_list_add(soc, pdev, vdev);
  6290. pdev->vdev_count++;
  6291. if (wlan_op_mode_sta != vdev->opmode &&
  6292. wlan_op_mode_ndi != vdev->opmode)
  6293. vdev->ap_bridge_enabled = true;
  6294. else
  6295. vdev->ap_bridge_enabled = false;
  6296. dp_init_info("%pK: wlan_cfg_ap_bridge_enabled %d",
  6297. cdp_soc, vdev->ap_bridge_enabled);
  6298. dp_tx_vdev_attach(vdev);
  6299. dp_monitor_vdev_attach(vdev);
  6300. if (!pdev->is_lro_hash_configured) {
  6301. if (QDF_IS_STATUS_SUCCESS(dp_lro_hash_setup(soc, pdev)))
  6302. pdev->is_lro_hash_configured = true;
  6303. else
  6304. dp_err("LRO hash setup failure!");
  6305. }
  6306. dp_info("Created vdev %pK ("QDF_MAC_ADDR_FMT") vdev_id %d", vdev,
  6307. QDF_MAC_ADDR_REF(vdev->mac_addr.raw), vdev->vdev_id);
  6308. DP_STATS_INIT(vdev);
  6309. if (QDF_IS_STATUS_ERROR(soc->arch_ops.txrx_vdev_attach(soc, vdev)))
  6310. goto fail0;
  6311. if (wlan_op_mode_sta == vdev->opmode)
  6312. dp_peer_create_wifi3((struct cdp_soc_t *)soc, vdev_id,
  6313. vdev->mac_addr.raw, CDP_LINK_PEER_TYPE);
  6314. dp_pdev_update_fast_rx_flag(soc, pdev);
  6315. return QDF_STATUS_SUCCESS;
  6316. fail0:
  6317. return QDF_STATUS_E_FAILURE;
  6318. }
  6319. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  6320. /**
  6321. * dp_vdev_fetch_tx_handlers() - Fetch Tx handlers
  6322. * @vdev: struct dp_vdev *
  6323. * @soc: struct dp_soc *
  6324. * @ctx: struct ol_txrx_hardtart_ctxt *
  6325. */
  6326. static inline void dp_vdev_fetch_tx_handler(struct dp_vdev *vdev,
  6327. struct dp_soc *soc,
  6328. struct ol_txrx_hardtart_ctxt *ctx)
  6329. {
  6330. /* Enable vdev_id check only for ap, if flag is enabled */
  6331. if (vdev->mesh_vdev)
  6332. ctx->tx = dp_tx_send_mesh;
  6333. else if ((wlan_cfg_is_tx_per_pkt_vdev_id_check_enabled(soc->wlan_cfg_ctx)) &&
  6334. (vdev->opmode == wlan_op_mode_ap)) {
  6335. ctx->tx = dp_tx_send_vdev_id_check;
  6336. ctx->tx_fast = dp_tx_send_vdev_id_check;
  6337. } else {
  6338. ctx->tx = dp_tx_send;
  6339. ctx->tx_fast = soc->arch_ops.dp_tx_send_fast;
  6340. }
  6341. /* Avoid check in regular exception Path */
  6342. if ((wlan_cfg_is_tx_per_pkt_vdev_id_check_enabled(soc->wlan_cfg_ctx)) &&
  6343. (vdev->opmode == wlan_op_mode_ap))
  6344. ctx->tx_exception = dp_tx_send_exception_vdev_id_check;
  6345. else
  6346. ctx->tx_exception = dp_tx_send_exception;
  6347. }
  6348. /**
  6349. * dp_vdev_register_tx_handler() - Register Tx handler
  6350. * @vdev: struct dp_vdev *
  6351. * @soc: struct dp_soc *
  6352. * @txrx_ops: struct ol_txrx_ops *
  6353. */
  6354. static inline void dp_vdev_register_tx_handler(struct dp_vdev *vdev,
  6355. struct dp_soc *soc,
  6356. struct ol_txrx_ops *txrx_ops)
  6357. {
  6358. struct ol_txrx_hardtart_ctxt ctx = {0};
  6359. dp_vdev_fetch_tx_handler(vdev, soc, &ctx);
  6360. txrx_ops->tx.tx = ctx.tx;
  6361. txrx_ops->tx.tx_fast = ctx.tx_fast;
  6362. txrx_ops->tx.tx_exception = ctx.tx_exception;
  6363. dp_info("Configure tx_vdev_id_chk_handler Feature Flag: %d and mode:%d for vdev_id:%d",
  6364. wlan_cfg_is_tx_per_pkt_vdev_id_check_enabled(soc->wlan_cfg_ctx),
  6365. vdev->opmode, vdev->vdev_id);
  6366. }
  6367. #else /* QCA_HOST_MODE_WIFI_DISABLED */
  6368. static inline void dp_vdev_register_tx_handler(struct dp_vdev *vdev,
  6369. struct dp_soc *soc,
  6370. struct ol_txrx_ops *txrx_ops)
  6371. {
  6372. }
  6373. static inline void dp_vdev_fetch_tx_handler(struct dp_vdev *vdev,
  6374. struct dp_soc *soc,
  6375. struct ol_txrx_hardtart_ctxt *ctx)
  6376. {
  6377. }
  6378. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  6379. /**
  6380. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  6381. * @soc: Datapath soc handle
  6382. * @vdev_id: id of Datapath VDEV handle
  6383. * @osif_vdev: OSIF vdev handle
  6384. * @txrx_ops: Tx and Rx operations
  6385. *
  6386. * Return: DP VDEV handle on success, NULL on failure
  6387. */
  6388. static QDF_STATUS dp_vdev_register_wifi3(struct cdp_soc_t *soc_hdl,
  6389. uint8_t vdev_id,
  6390. ol_osif_vdev_handle osif_vdev,
  6391. struct ol_txrx_ops *txrx_ops)
  6392. {
  6393. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  6394. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  6395. DP_MOD_ID_CDP);
  6396. if (!vdev)
  6397. return QDF_STATUS_E_FAILURE;
  6398. vdev->osif_vdev = osif_vdev;
  6399. vdev->osif_rx = txrx_ops->rx.rx;
  6400. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  6401. vdev->osif_rx_flush = txrx_ops->rx.rx_flush;
  6402. vdev->osif_gro_flush = txrx_ops->rx.rx_gro_flush;
  6403. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  6404. vdev->osif_fisa_rx = txrx_ops->rx.osif_fisa_rx;
  6405. vdev->osif_fisa_flush = txrx_ops->rx.osif_fisa_flush;
  6406. vdev->osif_get_key = txrx_ops->get_key;
  6407. dp_monitor_vdev_register_osif(vdev, txrx_ops);
  6408. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  6409. vdev->tx_comp = txrx_ops->tx.tx_comp;
  6410. vdev->stats_cb = txrx_ops->rx.stats_rx;
  6411. vdev->tx_classify_critical_pkt_cb =
  6412. txrx_ops->tx.tx_classify_critical_pkt_cb;
  6413. #ifdef notyet
  6414. #if ATH_SUPPORT_WAPI
  6415. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  6416. #endif
  6417. #endif
  6418. #ifdef UMAC_SUPPORT_PROXY_ARP
  6419. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  6420. #endif
  6421. vdev->me_convert = txrx_ops->me_convert;
  6422. vdev->get_tsf_time = txrx_ops->get_tsf_time;
  6423. dp_vdev_register_rx_eapol(vdev, txrx_ops);
  6424. dp_vdev_register_tx_handler(vdev, soc, txrx_ops);
  6425. dp_init_info("%pK: DP Vdev Register success", soc);
  6426. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  6427. return QDF_STATUS_SUCCESS;
  6428. }
  6429. #ifdef WLAN_FEATURE_11BE_MLO
  6430. void dp_peer_delete(struct dp_soc *soc,
  6431. struct dp_peer *peer,
  6432. void *arg)
  6433. {
  6434. if (!peer->valid)
  6435. return;
  6436. dp_peer_delete_wifi3((struct cdp_soc_t *)soc,
  6437. peer->vdev->vdev_id,
  6438. peer->mac_addr.raw, 0,
  6439. peer->peer_type);
  6440. }
  6441. #else
  6442. void dp_peer_delete(struct dp_soc *soc,
  6443. struct dp_peer *peer,
  6444. void *arg)
  6445. {
  6446. if (!peer->valid)
  6447. return;
  6448. dp_peer_delete_wifi3((struct cdp_soc_t *)soc,
  6449. peer->vdev->vdev_id,
  6450. peer->mac_addr.raw, 0,
  6451. CDP_LINK_PEER_TYPE);
  6452. }
  6453. #endif
  6454. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  6455. void dp_mlo_peer_delete(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  6456. {
  6457. if (!peer->valid)
  6458. return;
  6459. if (IS_MLO_DP_LINK_PEER(peer))
  6460. dp_peer_delete_wifi3((struct cdp_soc_t *)soc,
  6461. peer->vdev->vdev_id,
  6462. peer->mac_addr.raw, 0,
  6463. CDP_LINK_PEER_TYPE);
  6464. }
  6465. #else
  6466. void dp_mlo_peer_delete(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  6467. {
  6468. }
  6469. #endif
  6470. /**
  6471. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  6472. * @vdev: Datapath VDEV handle
  6473. * @unmap_only: Flag to indicate "only unmap"
  6474. *
  6475. * Return: void
  6476. */
  6477. static void dp_vdev_flush_peers(struct cdp_vdev *vdev_handle,
  6478. bool unmap_only,
  6479. bool mlo_peers_only)
  6480. {
  6481. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6482. struct dp_pdev *pdev = vdev->pdev;
  6483. struct dp_soc *soc = pdev->soc;
  6484. struct dp_peer *peer;
  6485. uint32_t i = 0;
  6486. if (!unmap_only) {
  6487. if (!mlo_peers_only)
  6488. dp_vdev_iterate_peer_lock_safe(vdev,
  6489. dp_peer_delete,
  6490. NULL,
  6491. DP_MOD_ID_CDP);
  6492. else
  6493. dp_vdev_iterate_peer_lock_safe(vdev,
  6494. dp_mlo_peer_delete,
  6495. NULL,
  6496. DP_MOD_ID_CDP);
  6497. }
  6498. for (i = 0; i < soc->max_peer_id ; i++) {
  6499. peer = __dp_peer_get_ref_by_id(soc, i, DP_MOD_ID_CDP);
  6500. if (!peer)
  6501. continue;
  6502. if (peer->vdev != vdev) {
  6503. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  6504. continue;
  6505. }
  6506. if (!mlo_peers_only) {
  6507. dp_info("peer: " QDF_MAC_ADDR_FMT " is getting unmap",
  6508. QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  6509. dp_rx_peer_unmap_handler(soc, i,
  6510. vdev->vdev_id,
  6511. peer->mac_addr.raw, 0,
  6512. DP_PEER_WDS_COUNT_INVALID);
  6513. SET_PEER_REF_CNT_ONE(peer);
  6514. } else if (IS_MLO_DP_LINK_PEER(peer) ||
  6515. IS_MLO_DP_MLD_PEER(peer)) {
  6516. dp_info("peer: " QDF_MAC_ADDR_FMT " is getting unmap",
  6517. QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  6518. dp_rx_peer_unmap_handler(soc, i,
  6519. vdev->vdev_id,
  6520. peer->mac_addr.raw, 0,
  6521. DP_PEER_WDS_COUNT_INVALID);
  6522. SET_PEER_REF_CNT_ONE(peer);
  6523. }
  6524. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  6525. }
  6526. }
  6527. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  6528. /*
  6529. * dp_txrx_alloc_vdev_stats_id()- Allocate vdev_stats_id
  6530. * @soc_hdl: Datapath soc handle
  6531. * @vdev_stats_id: Address of vdev_stats_id
  6532. *
  6533. * Return: QDF_STATUS
  6534. */
  6535. static QDF_STATUS dp_txrx_alloc_vdev_stats_id(struct cdp_soc_t *soc_hdl,
  6536. uint8_t *vdev_stats_id)
  6537. {
  6538. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  6539. uint8_t id = 0;
  6540. if (!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) {
  6541. *vdev_stats_id = CDP_INVALID_VDEV_STATS_ID;
  6542. return QDF_STATUS_E_FAILURE;
  6543. }
  6544. while (id < CDP_MAX_VDEV_STATS_ID) {
  6545. if (!qdf_atomic_test_and_set_bit(id, &soc->vdev_stats_id_map)) {
  6546. *vdev_stats_id = id;
  6547. return QDF_STATUS_SUCCESS;
  6548. }
  6549. id++;
  6550. }
  6551. *vdev_stats_id = CDP_INVALID_VDEV_STATS_ID;
  6552. return QDF_STATUS_E_FAILURE;
  6553. }
  6554. /*
  6555. * dp_txrx_reset_vdev_stats_id() - Reset vdev_stats_id in dp_soc
  6556. * @soc_hdl: Datapath soc handle
  6557. * @vdev_stats_id: vdev_stats_id to reset in dp_soc
  6558. *
  6559. * Return: none
  6560. */
  6561. static void dp_txrx_reset_vdev_stats_id(struct cdp_soc_t *soc_hdl,
  6562. uint8_t vdev_stats_id)
  6563. {
  6564. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  6565. if ((!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) ||
  6566. (vdev_stats_id >= CDP_MAX_VDEV_STATS_ID))
  6567. return;
  6568. qdf_atomic_clear_bit(vdev_stats_id, &soc->vdev_stats_id_map);
  6569. }
  6570. #else
  6571. static void dp_txrx_reset_vdev_stats_id(struct cdp_soc_t *soc,
  6572. uint8_t vdev_stats_id)
  6573. {}
  6574. #endif
  6575. /*
  6576. * dp_vdev_detach_wifi3() - Detach txrx vdev
  6577. * @cdp_soc: Datapath soc handle
  6578. * @vdev_id: VDEV Id
  6579. * @callback: Callback OL_IF on completion of detach
  6580. * @cb_context: Callback context
  6581. *
  6582. */
  6583. static QDF_STATUS dp_vdev_detach_wifi3(struct cdp_soc_t *cdp_soc,
  6584. uint8_t vdev_id,
  6585. ol_txrx_vdev_delete_cb callback,
  6586. void *cb_context)
  6587. {
  6588. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  6589. struct dp_pdev *pdev;
  6590. struct dp_neighbour_peer *peer = NULL;
  6591. struct dp_peer *vap_self_peer = NULL;
  6592. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  6593. DP_MOD_ID_CDP);
  6594. if (!vdev)
  6595. return QDF_STATUS_E_FAILURE;
  6596. soc->arch_ops.txrx_vdev_detach(soc, vdev);
  6597. pdev = vdev->pdev;
  6598. vap_self_peer = dp_sta_vdev_self_peer_ref_n_get(soc, vdev,
  6599. DP_MOD_ID_CONFIG);
  6600. if (vap_self_peer) {
  6601. qdf_spin_lock_bh(&soc->ast_lock);
  6602. if (vap_self_peer->self_ast_entry) {
  6603. dp_peer_del_ast(soc, vap_self_peer->self_ast_entry);
  6604. vap_self_peer->self_ast_entry = NULL;
  6605. }
  6606. qdf_spin_unlock_bh(&soc->ast_lock);
  6607. dp_peer_delete_wifi3((struct cdp_soc_t *)soc, vdev->vdev_id,
  6608. vap_self_peer->mac_addr.raw, 0,
  6609. CDP_LINK_PEER_TYPE);
  6610. dp_peer_unref_delete(vap_self_peer, DP_MOD_ID_CONFIG);
  6611. }
  6612. /*
  6613. * If Target is hung, flush all peers before detaching vdev
  6614. * this will free all references held due to missing
  6615. * unmap commands from Target
  6616. */
  6617. if (!hif_is_target_ready(HIF_GET_SOFTC(soc->hif_handle)))
  6618. dp_vdev_flush_peers((struct cdp_vdev *)vdev, false, false);
  6619. else if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  6620. dp_vdev_flush_peers((struct cdp_vdev *)vdev, true, false);
  6621. /* indicate that the vdev needs to be deleted */
  6622. vdev->delete.pending = 1;
  6623. dp_rx_vdev_detach(vdev);
  6624. /*
  6625. * move it after dp_rx_vdev_detach(),
  6626. * as the call back done in dp_rx_vdev_detach()
  6627. * still need to get vdev pointer by vdev_id.
  6628. */
  6629. dp_vdev_id_map_tbl_remove(soc, vdev);
  6630. dp_monitor_neighbour_peer_list_remove(pdev, vdev, peer);
  6631. dp_txrx_reset_vdev_stats_id(cdp_soc, vdev->vdev_stats_id);
  6632. dp_tx_vdev_multipass_deinit(vdev);
  6633. dp_tx_vdev_traffic_end_indication_detach(vdev);
  6634. if (vdev->vdev_dp_ext_handle) {
  6635. qdf_mem_free(vdev->vdev_dp_ext_handle);
  6636. vdev->vdev_dp_ext_handle = NULL;
  6637. }
  6638. vdev->delete.callback = callback;
  6639. vdev->delete.context = cb_context;
  6640. if (vdev->opmode != wlan_op_mode_monitor)
  6641. dp_vdev_pdev_list_remove(soc, pdev, vdev);
  6642. pdev->vdev_count--;
  6643. /* release reference taken above for find */
  6644. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  6645. qdf_spin_lock_bh(&soc->inactive_vdev_list_lock);
  6646. TAILQ_INSERT_TAIL(&soc->inactive_vdev_list, vdev, inactive_list_elem);
  6647. qdf_spin_unlock_bh(&soc->inactive_vdev_list_lock);
  6648. dp_info("detach vdev %pK id %d pending refs %d",
  6649. vdev, vdev->vdev_id, qdf_atomic_read(&vdev->ref_cnt));
  6650. /* release reference taken at dp_vdev_create */
  6651. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CONFIG);
  6652. return QDF_STATUS_SUCCESS;
  6653. }
  6654. #ifdef WLAN_FEATURE_11BE_MLO
  6655. /**
  6656. * is_dp_peer_can_reuse() - check if the dp_peer match condition to be reused
  6657. * @vdev: Target DP vdev handle
  6658. * @peer: DP peer handle to be checked
  6659. * @peer_mac_addr: Target peer mac address
  6660. * @peer_type: Target peer type
  6661. *
  6662. * Return: true - if match, false - not match
  6663. */
  6664. static inline
  6665. bool is_dp_peer_can_reuse(struct dp_vdev *vdev,
  6666. struct dp_peer *peer,
  6667. uint8_t *peer_mac_addr,
  6668. enum cdp_peer_type peer_type)
  6669. {
  6670. if (peer->bss_peer && (peer->vdev == vdev) &&
  6671. (peer->peer_type == peer_type) &&
  6672. (qdf_mem_cmp(peer_mac_addr, peer->mac_addr.raw,
  6673. QDF_MAC_ADDR_SIZE) == 0))
  6674. return true;
  6675. return false;
  6676. }
  6677. #else
  6678. static inline
  6679. bool is_dp_peer_can_reuse(struct dp_vdev *vdev,
  6680. struct dp_peer *peer,
  6681. uint8_t *peer_mac_addr,
  6682. enum cdp_peer_type peer_type)
  6683. {
  6684. if (peer->bss_peer && (peer->vdev == vdev) &&
  6685. (qdf_mem_cmp(peer_mac_addr, peer->mac_addr.raw,
  6686. QDF_MAC_ADDR_SIZE) == 0))
  6687. return true;
  6688. return false;
  6689. }
  6690. #endif
  6691. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  6692. uint8_t *peer_mac_addr,
  6693. enum cdp_peer_type peer_type)
  6694. {
  6695. struct dp_peer *peer;
  6696. struct dp_soc *soc = vdev->pdev->soc;
  6697. qdf_spin_lock_bh(&soc->inactive_peer_list_lock);
  6698. TAILQ_FOREACH(peer, &soc->inactive_peer_list,
  6699. inactive_list_elem) {
  6700. /* reuse bss peer only when vdev matches*/
  6701. if (is_dp_peer_can_reuse(vdev, peer,
  6702. peer_mac_addr, peer_type)) {
  6703. /* increment ref count for cdp_peer_create*/
  6704. if (dp_peer_get_ref(soc, peer, DP_MOD_ID_CONFIG) ==
  6705. QDF_STATUS_SUCCESS) {
  6706. TAILQ_REMOVE(&soc->inactive_peer_list, peer,
  6707. inactive_list_elem);
  6708. qdf_spin_unlock_bh
  6709. (&soc->inactive_peer_list_lock);
  6710. return peer;
  6711. }
  6712. }
  6713. }
  6714. qdf_spin_unlock_bh(&soc->inactive_peer_list_lock);
  6715. return NULL;
  6716. }
  6717. #ifdef FEATURE_AST
  6718. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  6719. struct dp_pdev *pdev,
  6720. uint8_t *peer_mac_addr)
  6721. {
  6722. struct dp_ast_entry *ast_entry;
  6723. if (soc->ast_offload_support)
  6724. return;
  6725. qdf_spin_lock_bh(&soc->ast_lock);
  6726. if (soc->ast_override_support)
  6727. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, peer_mac_addr,
  6728. pdev->pdev_id);
  6729. else
  6730. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  6731. if (ast_entry && ast_entry->next_hop && !ast_entry->delete_in_progress)
  6732. dp_peer_del_ast(soc, ast_entry);
  6733. qdf_spin_unlock_bh(&soc->ast_lock);
  6734. }
  6735. #else
  6736. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  6737. struct dp_pdev *pdev,
  6738. uint8_t *peer_mac_addr)
  6739. {
  6740. }
  6741. #endif
  6742. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  6743. /*
  6744. * dp_peer_hw_txrx_stats_init() - Initialize hw_txrx_stats_en in dp_peer
  6745. * @soc: Datapath soc handle
  6746. * @peer: Datapath peer handle
  6747. *
  6748. * Return: none
  6749. */
  6750. static inline
  6751. void dp_peer_hw_txrx_stats_init(struct dp_soc *soc,
  6752. struct dp_txrx_peer *txrx_peer)
  6753. {
  6754. txrx_peer->hw_txrx_stats_en =
  6755. wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx);
  6756. }
  6757. #else
  6758. static inline
  6759. void dp_peer_hw_txrx_stats_init(struct dp_soc *soc,
  6760. struct dp_txrx_peer *txrx_peer)
  6761. {
  6762. txrx_peer->hw_txrx_stats_en = 0;
  6763. }
  6764. #endif
  6765. static QDF_STATUS dp_txrx_peer_detach(struct dp_soc *soc, struct dp_peer *peer)
  6766. {
  6767. struct dp_txrx_peer *txrx_peer;
  6768. struct dp_pdev *pdev;
  6769. /* dp_txrx_peer exists for mld peer and legacy peer */
  6770. if (peer->txrx_peer) {
  6771. txrx_peer = peer->txrx_peer;
  6772. peer->txrx_peer = NULL;
  6773. pdev = txrx_peer->vdev->pdev;
  6774. dp_peer_defrag_rx_tids_deinit(txrx_peer);
  6775. /*
  6776. * Deallocate the extended stats contenxt
  6777. */
  6778. dp_peer_delay_stats_ctx_dealloc(soc, txrx_peer);
  6779. dp_peer_rx_bufq_resources_deinit(txrx_peer);
  6780. dp_peer_jitter_stats_ctx_dealloc(pdev, txrx_peer);
  6781. dp_peer_sawf_stats_ctx_free(soc, txrx_peer);
  6782. qdf_mem_free(txrx_peer);
  6783. }
  6784. return QDF_STATUS_SUCCESS;
  6785. }
  6786. static QDF_STATUS dp_txrx_peer_attach(struct dp_soc *soc, struct dp_peer *peer)
  6787. {
  6788. struct dp_txrx_peer *txrx_peer;
  6789. struct dp_pdev *pdev;
  6790. txrx_peer = (struct dp_txrx_peer *)qdf_mem_malloc(sizeof(*txrx_peer));
  6791. if (!txrx_peer)
  6792. return QDF_STATUS_E_NOMEM; /* failure */
  6793. txrx_peer->peer_id = HTT_INVALID_PEER;
  6794. /* initialize the peer_id */
  6795. txrx_peer->vdev = peer->vdev;
  6796. pdev = peer->vdev->pdev;
  6797. DP_STATS_INIT(txrx_peer);
  6798. dp_wds_ext_peer_init(txrx_peer);
  6799. dp_peer_rx_bufq_resources_init(txrx_peer);
  6800. dp_peer_hw_txrx_stats_init(soc, txrx_peer);
  6801. /*
  6802. * Allocate peer extended stats context. Fall through in
  6803. * case of failure as its not an implicit requirement to have
  6804. * this object for regular statistics updates.
  6805. */
  6806. if (dp_peer_delay_stats_ctx_alloc(soc, txrx_peer) !=
  6807. QDF_STATUS_SUCCESS)
  6808. dp_warn("peer delay_stats ctx alloc failed");
  6809. /*
  6810. * Alloctate memory for jitter stats. Fall through in
  6811. * case of failure as its not an implicit requirement to have
  6812. * this object for regular statistics updates.
  6813. */
  6814. if (dp_peer_jitter_stats_ctx_alloc(pdev, txrx_peer) !=
  6815. QDF_STATUS_SUCCESS)
  6816. dp_warn("peer jitter_stats ctx alloc failed");
  6817. dp_set_peer_isolation(txrx_peer, false);
  6818. dp_peer_defrag_rx_tids_init(txrx_peer);
  6819. if (dp_peer_sawf_stats_ctx_alloc(soc, txrx_peer) != QDF_STATUS_SUCCESS)
  6820. dp_warn("peer sawf stats alloc failed");
  6821. dp_txrx_peer_attach_add(soc, peer, txrx_peer);
  6822. return QDF_STATUS_SUCCESS;
  6823. }
  6824. static inline
  6825. void dp_txrx_peer_stats_clr(struct dp_txrx_peer *txrx_peer)
  6826. {
  6827. if (!txrx_peer)
  6828. return;
  6829. txrx_peer->tx_failed = 0;
  6830. txrx_peer->comp_pkt.num = 0;
  6831. txrx_peer->comp_pkt.bytes = 0;
  6832. txrx_peer->to_stack.num = 0;
  6833. txrx_peer->to_stack.bytes = 0;
  6834. DP_STATS_CLR(txrx_peer);
  6835. dp_peer_delay_stats_ctx_clr(txrx_peer);
  6836. dp_peer_jitter_stats_ctx_clr(txrx_peer);
  6837. }
  6838. /*
  6839. * dp_peer_create_wifi3() - attach txrx peer
  6840. * @soc_hdl: Datapath soc handle
  6841. * @vdev_id: id of vdev
  6842. * @peer_mac_addr: Peer MAC address
  6843. * @peer_type: link or MLD peer type
  6844. *
  6845. * Return: 0 on success, -1 on failure
  6846. */
  6847. static QDF_STATUS
  6848. dp_peer_create_wifi3(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  6849. uint8_t *peer_mac_addr, enum cdp_peer_type peer_type)
  6850. {
  6851. struct dp_peer *peer;
  6852. int i;
  6853. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  6854. struct dp_pdev *pdev;
  6855. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  6856. struct dp_vdev *vdev = NULL;
  6857. if (!peer_mac_addr)
  6858. return QDF_STATUS_E_FAILURE;
  6859. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  6860. if (!vdev)
  6861. return QDF_STATUS_E_FAILURE;
  6862. pdev = vdev->pdev;
  6863. soc = pdev->soc;
  6864. /*
  6865. * If a peer entry with given MAC address already exists,
  6866. * reuse the peer and reset the state of peer.
  6867. */
  6868. peer = dp_peer_can_reuse(vdev, peer_mac_addr, peer_type);
  6869. if (peer) {
  6870. qdf_atomic_init(&peer->is_default_route_set);
  6871. dp_peer_cleanup(vdev, peer);
  6872. dp_peer_vdev_list_add(soc, vdev, peer);
  6873. dp_peer_find_hash_add(soc, peer);
  6874. dp_peer_rx_tids_create(peer);
  6875. if (IS_MLO_DP_MLD_PEER(peer))
  6876. dp_mld_peer_init_link_peers_info(peer);
  6877. qdf_spin_lock_bh(&soc->ast_lock);
  6878. dp_peer_delete_ast_entries(soc, peer);
  6879. qdf_spin_unlock_bh(&soc->ast_lock);
  6880. if ((vdev->opmode == wlan_op_mode_sta) &&
  6881. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  6882. QDF_MAC_ADDR_SIZE)) {
  6883. ast_type = CDP_TXRX_AST_TYPE_SELF;
  6884. }
  6885. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  6886. peer->valid = 1;
  6887. peer->is_tdls_peer = false;
  6888. dp_local_peer_id_alloc(pdev, peer);
  6889. qdf_spinlock_create(&peer->peer_info_lock);
  6890. DP_STATS_INIT(peer);
  6891. /*
  6892. * In tx_monitor mode, filter may be set for unassociated peer
  6893. * when unassociated peer get associated peer need to
  6894. * update tx_cap_enabled flag to support peer filter.
  6895. */
  6896. if (!IS_MLO_DP_MLD_PEER(peer)) {
  6897. dp_monitor_peer_tx_capture_filter_check(pdev, peer);
  6898. dp_monitor_peer_reset_stats(soc, peer);
  6899. }
  6900. if (peer->txrx_peer) {
  6901. dp_peer_rx_bufq_resources_init(peer->txrx_peer);
  6902. dp_txrx_peer_stats_clr(peer->txrx_peer);
  6903. dp_set_peer_isolation(peer->txrx_peer, false);
  6904. dp_wds_ext_peer_init(peer->txrx_peer);
  6905. dp_peer_hw_txrx_stats_init(soc, peer->txrx_peer);
  6906. }
  6907. dp_info("vdev %pK Reused peer %pK ("QDF_MAC_ADDR_FMT
  6908. ") vdev_ref_cnt "
  6909. "%d peer_ref_cnt: %d",
  6910. vdev, peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  6911. qdf_atomic_read(&vdev->ref_cnt),
  6912. qdf_atomic_read(&peer->ref_cnt));
  6913. dp_peer_update_state(soc, peer, DP_PEER_STATE_INIT);
  6914. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  6915. return QDF_STATUS_SUCCESS;
  6916. } else {
  6917. /*
  6918. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  6919. * need to remove the AST entry which was earlier added as a WDS
  6920. * entry.
  6921. * If an AST entry exists, but no peer entry exists with a given
  6922. * MAC addresses, we could deduce it as a WDS entry
  6923. */
  6924. dp_peer_ast_handle_roam_del(soc, pdev, peer_mac_addr);
  6925. }
  6926. #ifdef notyet
  6927. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  6928. soc->mempool_ol_ath_peer);
  6929. #else
  6930. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  6931. #endif
  6932. wlan_minidump_log(peer,
  6933. sizeof(*peer),
  6934. soc->ctrl_psoc,
  6935. WLAN_MD_DP_PEER, "dp_peer");
  6936. if (!peer) {
  6937. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  6938. return QDF_STATUS_E_FAILURE; /* failure */
  6939. }
  6940. qdf_mem_zero(peer, sizeof(struct dp_peer));
  6941. /* store provided params */
  6942. peer->vdev = vdev;
  6943. /* initialize the peer_id */
  6944. peer->peer_id = HTT_INVALID_PEER;
  6945. qdf_mem_copy(
  6946. &peer->mac_addr.raw[0], peer_mac_addr, QDF_MAC_ADDR_SIZE);
  6947. DP_PEER_SET_TYPE(peer, peer_type);
  6948. if (IS_MLO_DP_MLD_PEER(peer)) {
  6949. if (dp_txrx_peer_attach(soc, peer) !=
  6950. QDF_STATUS_SUCCESS)
  6951. goto fail; /* failure */
  6952. dp_mld_peer_init_link_peers_info(peer);
  6953. } else if (dp_monitor_peer_attach(soc, peer) !=
  6954. QDF_STATUS_SUCCESS)
  6955. dp_warn("peer monitor ctx alloc failed");
  6956. TAILQ_INIT(&peer->ast_entry_list);
  6957. /* get the vdev reference for new peer */
  6958. dp_vdev_get_ref(soc, vdev, DP_MOD_ID_CHILD);
  6959. if ((vdev->opmode == wlan_op_mode_sta) &&
  6960. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  6961. QDF_MAC_ADDR_SIZE)) {
  6962. ast_type = CDP_TXRX_AST_TYPE_SELF;
  6963. }
  6964. qdf_spinlock_create(&peer->peer_state_lock);
  6965. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  6966. qdf_spinlock_create(&peer->peer_info_lock);
  6967. /* reset the ast index to flowid table */
  6968. dp_peer_reset_flowq_map(peer);
  6969. qdf_atomic_init(&peer->ref_cnt);
  6970. for (i = 0; i < DP_MOD_ID_MAX; i++)
  6971. qdf_atomic_init(&peer->mod_refs[i]);
  6972. /* keep one reference for attach */
  6973. qdf_atomic_inc(&peer->ref_cnt);
  6974. qdf_atomic_inc(&peer->mod_refs[DP_MOD_ID_CONFIG]);
  6975. dp_peer_vdev_list_add(soc, vdev, peer);
  6976. /* TODO: See if hash based search is required */
  6977. dp_peer_find_hash_add(soc, peer);
  6978. /* Initialize the peer state */
  6979. peer->state = OL_TXRX_PEER_STATE_DISC;
  6980. dp_info("vdev %pK created peer %pK ("QDF_MAC_ADDR_FMT") vdev_ref_cnt "
  6981. "%d peer_ref_cnt: %d",
  6982. vdev, peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  6983. qdf_atomic_read(&vdev->ref_cnt),
  6984. qdf_atomic_read(&peer->ref_cnt));
  6985. /*
  6986. * For every peer MAp message search and set if bss_peer
  6987. */
  6988. if (qdf_mem_cmp(peer->mac_addr.raw, vdev->mac_addr.raw,
  6989. QDF_MAC_ADDR_SIZE) == 0 &&
  6990. (wlan_op_mode_sta != vdev->opmode)) {
  6991. dp_info("vdev bss_peer!!");
  6992. peer->bss_peer = 1;
  6993. if (peer->txrx_peer)
  6994. peer->txrx_peer->bss_peer = 1;
  6995. }
  6996. if (wlan_op_mode_sta == vdev->opmode &&
  6997. qdf_mem_cmp(peer->mac_addr.raw, vdev->mac_addr.raw,
  6998. QDF_MAC_ADDR_SIZE) == 0) {
  6999. peer->sta_self_peer = 1;
  7000. }
  7001. dp_peer_rx_tids_create(peer);
  7002. peer->valid = 1;
  7003. dp_local_peer_id_alloc(pdev, peer);
  7004. DP_STATS_INIT(peer);
  7005. if (dp_peer_sawf_ctx_alloc(soc, peer) != QDF_STATUS_SUCCESS)
  7006. dp_warn("peer sawf context alloc failed");
  7007. dp_peer_update_state(soc, peer, DP_PEER_STATE_INIT);
  7008. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7009. return QDF_STATUS_SUCCESS;
  7010. fail:
  7011. qdf_mem_free(peer);
  7012. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7013. return QDF_STATUS_E_FAILURE;
  7014. }
  7015. static QDF_STATUS dp_peer_legacy_setup(struct dp_soc *soc, struct dp_peer *peer)
  7016. {
  7017. /* txrx_peer might exist already in peer reuse case */
  7018. if (peer->txrx_peer)
  7019. return QDF_STATUS_SUCCESS;
  7020. if (dp_txrx_peer_attach(soc, peer) !=
  7021. QDF_STATUS_SUCCESS) {
  7022. dp_err("peer txrx ctx alloc failed");
  7023. return QDF_STATUS_E_FAILURE;
  7024. }
  7025. return QDF_STATUS_SUCCESS;
  7026. }
  7027. #ifdef WLAN_FEATURE_11BE_MLO
  7028. QDF_STATUS dp_peer_mlo_setup(
  7029. struct dp_soc *soc,
  7030. struct dp_peer *peer,
  7031. uint8_t vdev_id,
  7032. struct cdp_peer_setup_info *setup_info)
  7033. {
  7034. struct dp_peer *mld_peer = NULL;
  7035. /* Non-MLO connection, do nothing */
  7036. if (!setup_info || !setup_info->mld_peer_mac)
  7037. return QDF_STATUS_SUCCESS;
  7038. dp_info("link peer:" QDF_MAC_ADDR_FMT "mld peer:" QDF_MAC_ADDR_FMT
  7039. "assoc_link %d, primary_link %d",
  7040. QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  7041. QDF_MAC_ADDR_REF(setup_info->mld_peer_mac),
  7042. setup_info->is_first_link,
  7043. setup_info->is_primary_link);
  7044. /* if this is the first link peer */
  7045. if (setup_info->is_first_link)
  7046. /* create MLD peer */
  7047. dp_peer_create_wifi3((struct cdp_soc_t *)soc,
  7048. vdev_id,
  7049. setup_info->mld_peer_mac,
  7050. CDP_MLD_PEER_TYPE);
  7051. peer->first_link = setup_info->is_first_link;
  7052. peer->primary_link = setup_info->is_primary_link;
  7053. mld_peer = dp_mld_peer_find_hash_find(soc,
  7054. setup_info->mld_peer_mac,
  7055. 0, vdev_id, DP_MOD_ID_CDP);
  7056. if (mld_peer) {
  7057. if (setup_info->is_first_link) {
  7058. /* assign rx_tid to mld peer */
  7059. mld_peer->rx_tid = peer->rx_tid;
  7060. /* no cdp_peer_setup for MLD peer,
  7061. * set it for addba processing
  7062. */
  7063. qdf_atomic_set(&mld_peer->is_default_route_set, 1);
  7064. } else {
  7065. /* free link peer original rx_tids mem */
  7066. dp_peer_rx_tids_destroy(peer);
  7067. /* assign mld peer rx_tid to link peer */
  7068. peer->rx_tid = mld_peer->rx_tid;
  7069. }
  7070. if (setup_info->is_primary_link &&
  7071. !setup_info->is_first_link) {
  7072. /*
  7073. * if first link is not the primary link,
  7074. * then need to change mld_peer->vdev as
  7075. * primary link dp_vdev is not same one
  7076. * during mld peer creation.
  7077. */
  7078. dp_info("Primary link is not the first link. vdev: %pK,"
  7079. "vdev_id %d vdev_ref_cnt %d",
  7080. mld_peer->vdev, vdev_id,
  7081. qdf_atomic_read(&mld_peer->vdev->ref_cnt));
  7082. /* release the ref to original dp_vdev */
  7083. dp_vdev_unref_delete(soc, mld_peer->vdev,
  7084. DP_MOD_ID_CHILD);
  7085. /*
  7086. * get the ref to new dp_vdev,
  7087. * increase dp_vdev ref_cnt
  7088. */
  7089. mld_peer->vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  7090. DP_MOD_ID_CHILD);
  7091. mld_peer->txrx_peer->vdev = mld_peer->vdev;
  7092. }
  7093. /* associate mld and link peer */
  7094. dp_link_peer_add_mld_peer(peer, mld_peer);
  7095. dp_mld_peer_add_link_peer(mld_peer, peer);
  7096. mld_peer->txrx_peer->mld_peer = 1;
  7097. dp_peer_unref_delete(mld_peer, DP_MOD_ID_CDP);
  7098. } else {
  7099. peer->mld_peer = NULL;
  7100. dp_err("mld peer" QDF_MAC_ADDR_FMT "not found!",
  7101. QDF_MAC_ADDR_REF(setup_info->mld_peer_mac));
  7102. return QDF_STATUS_E_FAILURE;
  7103. }
  7104. return QDF_STATUS_SUCCESS;
  7105. }
  7106. /*
  7107. * dp_mlo_peer_authorize() - authorize MLO peer
  7108. * @soc: soc handle
  7109. * @peer: pointer to link peer
  7110. *
  7111. * return void
  7112. */
  7113. static void dp_mlo_peer_authorize(struct dp_soc *soc,
  7114. struct dp_peer *peer)
  7115. {
  7116. int i;
  7117. struct dp_peer *link_peer = NULL;
  7118. struct dp_peer *mld_peer = peer->mld_peer;
  7119. struct dp_mld_link_peers link_peers_info;
  7120. if (!mld_peer)
  7121. return;
  7122. /* get link peers with reference */
  7123. dp_get_link_peers_ref_from_mld_peer(soc, mld_peer,
  7124. &link_peers_info,
  7125. DP_MOD_ID_CDP);
  7126. for (i = 0; i < link_peers_info.num_links; i++) {
  7127. link_peer = link_peers_info.link_peers[i];
  7128. if (!link_peer->authorize) {
  7129. dp_release_link_peers_ref(&link_peers_info,
  7130. DP_MOD_ID_CDP);
  7131. mld_peer->authorize = false;
  7132. return;
  7133. }
  7134. }
  7135. /* if we are here all link peers are authorized,
  7136. * authorize ml_peer also
  7137. */
  7138. mld_peer->authorize = true;
  7139. /* release link peers reference */
  7140. dp_release_link_peers_ref(&link_peers_info, DP_MOD_ID_CDP);
  7141. }
  7142. #endif
  7143. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  7144. enum cdp_host_reo_dest_ring *reo_dest,
  7145. bool *hash_based)
  7146. {
  7147. struct dp_soc *soc;
  7148. struct dp_pdev *pdev;
  7149. pdev = vdev->pdev;
  7150. soc = pdev->soc;
  7151. /*
  7152. * hash based steering is disabled for Radios which are offloaded
  7153. * to NSS
  7154. */
  7155. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  7156. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  7157. /*
  7158. * Below line of code will ensure the proper reo_dest ring is chosen
  7159. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  7160. */
  7161. *reo_dest = pdev->reo_dest;
  7162. }
  7163. #ifdef IPA_OFFLOAD
  7164. /**
  7165. * dp_is_vdev_subtype_p2p() - Check if the subtype for vdev is P2P
  7166. * @vdev: Virtual device
  7167. *
  7168. * Return: true if the vdev is of subtype P2P
  7169. * false if the vdev is of any other subtype
  7170. */
  7171. static inline bool dp_is_vdev_subtype_p2p(struct dp_vdev *vdev)
  7172. {
  7173. if (vdev->subtype == wlan_op_subtype_p2p_device ||
  7174. vdev->subtype == wlan_op_subtype_p2p_cli ||
  7175. vdev->subtype == wlan_op_subtype_p2p_go)
  7176. return true;
  7177. return false;
  7178. }
  7179. /*
  7180. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  7181. * @vdev: Datapath VDEV handle
  7182. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  7183. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  7184. *
  7185. * If IPA is enabled in ini, for SAP mode, disable hash based
  7186. * steering, use default reo_dst ring for RX. Use config values for other modes.
  7187. * Return: None
  7188. */
  7189. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  7190. struct cdp_peer_setup_info *setup_info,
  7191. enum cdp_host_reo_dest_ring *reo_dest,
  7192. bool *hash_based,
  7193. uint8_t *lmac_peer_id_msb)
  7194. {
  7195. struct dp_soc *soc;
  7196. struct dp_pdev *pdev;
  7197. pdev = vdev->pdev;
  7198. soc = pdev->soc;
  7199. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  7200. /* For P2P-GO interfaces we do not need to change the REO
  7201. * configuration even if IPA config is enabled
  7202. */
  7203. if (dp_is_vdev_subtype_p2p(vdev))
  7204. return;
  7205. /*
  7206. * If IPA is enabled, disable hash-based flow steering and set
  7207. * reo_dest_ring_4 as the REO ring to receive packets on.
  7208. * IPA is configured to reap reo_dest_ring_4.
  7209. *
  7210. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  7211. * value enum value is from 1 - 4.
  7212. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  7213. */
  7214. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  7215. if (vdev->opmode == wlan_op_mode_ap) {
  7216. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  7217. *hash_based = 0;
  7218. } else if (vdev->opmode == wlan_op_mode_sta &&
  7219. dp_ipa_is_mdm_platform()) {
  7220. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  7221. }
  7222. }
  7223. }
  7224. #else
  7225. /*
  7226. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  7227. * @vdev: Datapath VDEV handle
  7228. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  7229. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  7230. *
  7231. * Use system config values for hash based steering.
  7232. * Return: None
  7233. */
  7234. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  7235. struct cdp_peer_setup_info *setup_info,
  7236. enum cdp_host_reo_dest_ring *reo_dest,
  7237. bool *hash_based,
  7238. uint8_t *lmac_peer_id_msb)
  7239. {
  7240. struct dp_soc *soc = vdev->pdev->soc;
  7241. soc->arch_ops.peer_get_reo_hash(vdev, setup_info, reo_dest, hash_based,
  7242. lmac_peer_id_msb);
  7243. }
  7244. #endif /* IPA_OFFLOAD */
  7245. /*
  7246. * dp_peer_setup_wifi3() - initialize the peer
  7247. * @soc_hdl: soc handle object
  7248. * @vdev_id : vdev_id of vdev object
  7249. * @peer_mac: Peer's mac address
  7250. * @peer_setup_info: peer setup info for MLO
  7251. *
  7252. * Return: QDF_STATUS
  7253. */
  7254. static QDF_STATUS
  7255. dp_peer_setup_wifi3(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  7256. uint8_t *peer_mac,
  7257. struct cdp_peer_setup_info *setup_info)
  7258. {
  7259. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7260. struct dp_pdev *pdev;
  7261. bool hash_based = 0;
  7262. enum cdp_host_reo_dest_ring reo_dest;
  7263. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7264. struct dp_vdev *vdev = NULL;
  7265. struct dp_peer *peer =
  7266. dp_peer_find_hash_find(soc, peer_mac, 0, vdev_id,
  7267. DP_MOD_ID_CDP);
  7268. struct dp_peer *mld_peer = NULL;
  7269. enum wlan_op_mode vdev_opmode;
  7270. uint8_t lmac_peer_id_msb = 0;
  7271. if (!peer)
  7272. return QDF_STATUS_E_FAILURE;
  7273. vdev = peer->vdev;
  7274. if (!vdev) {
  7275. status = QDF_STATUS_E_FAILURE;
  7276. goto fail;
  7277. }
  7278. /* save vdev related member in case vdev freed */
  7279. vdev_opmode = vdev->opmode;
  7280. pdev = vdev->pdev;
  7281. dp_peer_setup_get_reo_hash(vdev, setup_info,
  7282. &reo_dest, &hash_based,
  7283. &lmac_peer_id_msb);
  7284. dp_info("pdev: %d vdev :%d opmode:%u hash-based-steering:%d default-reo_dest:%u",
  7285. pdev->pdev_id, vdev->vdev_id,
  7286. vdev->opmode, hash_based, reo_dest);
  7287. /*
  7288. * There are corner cases where the AD1 = AD2 = "VAPs address"
  7289. * i.e both the devices have same MAC address. In these
  7290. * cases we want such pkts to be processed in NULL Q handler
  7291. * which is REO2TCL ring. for this reason we should
  7292. * not setup reo_queues and default route for bss_peer.
  7293. */
  7294. if (!IS_MLO_DP_MLD_PEER(peer))
  7295. dp_monitor_peer_tx_init(pdev, peer);
  7296. if (!setup_info)
  7297. if (dp_peer_legacy_setup(soc, peer) !=
  7298. QDF_STATUS_SUCCESS) {
  7299. status = QDF_STATUS_E_RESOURCES;
  7300. goto fail;
  7301. }
  7302. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap) {
  7303. status = QDF_STATUS_E_FAILURE;
  7304. goto fail;
  7305. }
  7306. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  7307. /* TODO: Check the destination ring number to be passed to FW */
  7308. soc->cdp_soc.ol_ops->peer_set_default_routing(
  7309. soc->ctrl_psoc,
  7310. peer->vdev->pdev->pdev_id,
  7311. peer->mac_addr.raw,
  7312. peer->vdev->vdev_id, hash_based, reo_dest,
  7313. lmac_peer_id_msb);
  7314. }
  7315. qdf_atomic_set(&peer->is_default_route_set, 1);
  7316. status = dp_peer_mlo_setup(soc, peer, vdev->vdev_id, setup_info);
  7317. if (QDF_IS_STATUS_ERROR(status)) {
  7318. dp_peer_err("peer mlo setup failed");
  7319. qdf_assert_always(0);
  7320. }
  7321. if (vdev_opmode != wlan_op_mode_monitor) {
  7322. /* In case of MLD peer, switch peer to mld peer and
  7323. * do peer_rx_init.
  7324. */
  7325. if (hal_reo_shared_qaddr_is_enable(soc->hal_soc) &&
  7326. IS_MLO_DP_LINK_PEER(peer)) {
  7327. if (setup_info && setup_info->is_first_link) {
  7328. mld_peer = DP_GET_MLD_PEER_FROM_PEER(peer);
  7329. if (mld_peer)
  7330. dp_peer_rx_init(pdev, mld_peer);
  7331. else
  7332. dp_peer_err("MLD peer null. Primary link peer:%pK", peer);
  7333. }
  7334. } else {
  7335. dp_peer_rx_init(pdev, peer);
  7336. }
  7337. }
  7338. dp_soc_txrx_peer_setup(vdev_opmode, soc, peer);
  7339. if (!IS_MLO_DP_MLD_PEER(peer))
  7340. dp_peer_ppdu_delayed_ba_init(peer);
  7341. fail:
  7342. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7343. return status;
  7344. }
  7345. /*
  7346. * dp_cp_peer_del_resp_handler - Handle the peer delete response
  7347. * @soc_hdl: Datapath SOC handle
  7348. * @vdev_id: id of virtual device object
  7349. * @mac_addr: Mac address of the peer
  7350. *
  7351. * Return: QDF_STATUS
  7352. */
  7353. static QDF_STATUS dp_cp_peer_del_resp_handler(struct cdp_soc_t *soc_hdl,
  7354. uint8_t vdev_id,
  7355. uint8_t *mac_addr)
  7356. {
  7357. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7358. struct dp_ast_entry *ast_entry = NULL;
  7359. txrx_ast_free_cb cb = NULL;
  7360. void *cookie;
  7361. if (soc->ast_offload_support)
  7362. return QDF_STATUS_E_INVAL;
  7363. qdf_spin_lock_bh(&soc->ast_lock);
  7364. ast_entry =
  7365. dp_peer_ast_hash_find_by_vdevid(soc, mac_addr,
  7366. vdev_id);
  7367. /* in case of qwrap we have multiple BSS peers
  7368. * with same mac address
  7369. *
  7370. * AST entry for this mac address will be created
  7371. * only for one peer hence it will be NULL here
  7372. */
  7373. if ((!ast_entry || !ast_entry->delete_in_progress) ||
  7374. (ast_entry->peer_id != HTT_INVALID_PEER)) {
  7375. qdf_spin_unlock_bh(&soc->ast_lock);
  7376. return QDF_STATUS_E_FAILURE;
  7377. }
  7378. if (ast_entry->is_mapped)
  7379. soc->ast_table[ast_entry->ast_idx] = NULL;
  7380. DP_STATS_INC(soc, ast.deleted, 1);
  7381. dp_peer_ast_hash_remove(soc, ast_entry);
  7382. cb = ast_entry->callback;
  7383. cookie = ast_entry->cookie;
  7384. ast_entry->callback = NULL;
  7385. ast_entry->cookie = NULL;
  7386. soc->num_ast_entries--;
  7387. qdf_spin_unlock_bh(&soc->ast_lock);
  7388. if (cb) {
  7389. cb(soc->ctrl_psoc,
  7390. dp_soc_to_cdp_soc(soc),
  7391. cookie,
  7392. CDP_TXRX_AST_DELETED);
  7393. }
  7394. qdf_mem_free(ast_entry);
  7395. return QDF_STATUS_SUCCESS;
  7396. }
  7397. /*
  7398. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  7399. * @txrx_soc: cdp soc handle
  7400. * @ac: Access category
  7401. * @value: timeout value in millisec
  7402. *
  7403. * Return: void
  7404. */
  7405. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  7406. uint8_t ac, uint32_t value)
  7407. {
  7408. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  7409. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  7410. }
  7411. /*
  7412. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  7413. * @txrx_soc: cdp soc handle
  7414. * @ac: access category
  7415. * @value: timeout value in millisec
  7416. *
  7417. * Return: void
  7418. */
  7419. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  7420. uint8_t ac, uint32_t *value)
  7421. {
  7422. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  7423. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  7424. }
  7425. /*
  7426. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  7427. * @txrx_soc: cdp soc handle
  7428. * @pdev_id: id of physical device object
  7429. * @val: reo destination ring index (1 - 4)
  7430. *
  7431. * Return: QDF_STATUS
  7432. */
  7433. static QDF_STATUS
  7434. dp_set_pdev_reo_dest(struct cdp_soc_t *txrx_soc, uint8_t pdev_id,
  7435. enum cdp_host_reo_dest_ring val)
  7436. {
  7437. struct dp_pdev *pdev =
  7438. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)txrx_soc,
  7439. pdev_id);
  7440. if (pdev) {
  7441. pdev->reo_dest = val;
  7442. return QDF_STATUS_SUCCESS;
  7443. }
  7444. return QDF_STATUS_E_FAILURE;
  7445. }
  7446. /*
  7447. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  7448. * @txrx_soc: cdp soc handle
  7449. * @pdev_id: id of physical device object
  7450. *
  7451. * Return: reo destination ring index
  7452. */
  7453. static enum cdp_host_reo_dest_ring
  7454. dp_get_pdev_reo_dest(struct cdp_soc_t *txrx_soc, uint8_t pdev_id)
  7455. {
  7456. struct dp_pdev *pdev =
  7457. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)txrx_soc,
  7458. pdev_id);
  7459. if (pdev)
  7460. return pdev->reo_dest;
  7461. else
  7462. return cdp_host_reo_dest_ring_unknown;
  7463. }
  7464. #ifdef WLAN_SUPPORT_MSCS
  7465. /*
  7466. * dp_record_mscs_params - MSCS parameters sent by the STA in
  7467. * the MSCS Request to the AP. The AP makes a note of these
  7468. * parameters while comparing the MSDUs sent by the STA, to
  7469. * send the downlink traffic with correct User priority.
  7470. * @soc - Datapath soc handle
  7471. * @peer_mac - STA Mac address
  7472. * @vdev_id - ID of the vdev handle
  7473. * @mscs_params - Structure having MSCS parameters obtained
  7474. * from handshake
  7475. * @active - Flag to set MSCS active/inactive
  7476. * return type - QDF_STATUS - Success/Invalid
  7477. */
  7478. static QDF_STATUS
  7479. dp_record_mscs_params(struct cdp_soc_t *soc_hdl, uint8_t *peer_mac,
  7480. uint8_t vdev_id, struct cdp_mscs_params *mscs_params,
  7481. bool active)
  7482. {
  7483. struct dp_peer *peer;
  7484. QDF_STATUS status = QDF_STATUS_E_INVAL;
  7485. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7486. peer = dp_peer_find_hash_find(soc, peer_mac, 0, vdev_id,
  7487. DP_MOD_ID_CDP);
  7488. if (!peer) {
  7489. dp_err("Peer is NULL!");
  7490. goto fail;
  7491. }
  7492. if (!active) {
  7493. dp_info("MSCS Procedure is terminated");
  7494. peer->mscs_active = active;
  7495. goto fail;
  7496. }
  7497. if (mscs_params->classifier_type == IEEE80211_TCLAS_MASK_CLA_TYPE_4) {
  7498. /* Populate entries inside IPV4 database first */
  7499. peer->mscs_ipv4_parameter.user_priority_bitmap =
  7500. mscs_params->user_pri_bitmap;
  7501. peer->mscs_ipv4_parameter.user_priority_limit =
  7502. mscs_params->user_pri_limit;
  7503. peer->mscs_ipv4_parameter.classifier_mask =
  7504. mscs_params->classifier_mask;
  7505. /* Populate entries inside IPV6 database */
  7506. peer->mscs_ipv6_parameter.user_priority_bitmap =
  7507. mscs_params->user_pri_bitmap;
  7508. peer->mscs_ipv6_parameter.user_priority_limit =
  7509. mscs_params->user_pri_limit;
  7510. peer->mscs_ipv6_parameter.classifier_mask =
  7511. mscs_params->classifier_mask;
  7512. peer->mscs_active = 1;
  7513. dp_info("\n\tMSCS Procedure request based parameters for "QDF_MAC_ADDR_FMT"\n"
  7514. "\tClassifier_type = %d\tUser priority bitmap = %x\n"
  7515. "\tUser priority limit = %x\tClassifier mask = %x",
  7516. QDF_MAC_ADDR_REF(peer_mac),
  7517. mscs_params->classifier_type,
  7518. peer->mscs_ipv4_parameter.user_priority_bitmap,
  7519. peer->mscs_ipv4_parameter.user_priority_limit,
  7520. peer->mscs_ipv4_parameter.classifier_mask);
  7521. }
  7522. status = QDF_STATUS_SUCCESS;
  7523. fail:
  7524. if (peer)
  7525. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7526. return status;
  7527. }
  7528. #endif
  7529. /*
  7530. * dp_get_sec_type() - Get the security type
  7531. * @soc: soc handle
  7532. * @vdev_id: id of dp handle
  7533. * @peer_mac: mac of datapath PEER handle
  7534. * @sec_idx: Security id (mcast, ucast)
  7535. *
  7536. * return sec_type: Security type
  7537. */
  7538. static int dp_get_sec_type(struct cdp_soc_t *soc, uint8_t vdev_id,
  7539. uint8_t *peer_mac, uint8_t sec_idx)
  7540. {
  7541. int sec_type = 0;
  7542. struct dp_peer *peer =
  7543. dp_peer_get_tgt_peer_hash_find((struct dp_soc *)soc,
  7544. peer_mac, 0, vdev_id,
  7545. DP_MOD_ID_CDP);
  7546. if (!peer) {
  7547. dp_cdp_err("%pK: Peer is NULL!\n", (struct dp_soc *)soc);
  7548. return sec_type;
  7549. }
  7550. if (!peer->txrx_peer) {
  7551. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7552. dp_peer_debug("%pK: txrx peer is NULL!\n", soc);
  7553. return sec_type;
  7554. }
  7555. sec_type = peer->txrx_peer->security[sec_idx].sec_type;
  7556. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7557. return sec_type;
  7558. }
  7559. /*
  7560. * dp_peer_authorize() - authorize txrx peer
  7561. * @soc: soc handle
  7562. * @vdev_id: id of dp handle
  7563. * @peer_mac: mac of datapath PEER handle
  7564. * @authorize
  7565. *
  7566. */
  7567. static QDF_STATUS
  7568. dp_peer_authorize(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  7569. uint8_t *peer_mac, uint32_t authorize)
  7570. {
  7571. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7572. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7573. struct dp_peer *peer = dp_peer_get_tgt_peer_hash_find(soc, peer_mac,
  7574. 0, vdev_id,
  7575. DP_MOD_ID_CDP);
  7576. if (!peer) {
  7577. dp_cdp_debug("%pK: Peer is NULL!\n", soc);
  7578. status = QDF_STATUS_E_FAILURE;
  7579. } else {
  7580. peer->authorize = authorize ? 1 : 0;
  7581. if (peer->txrx_peer)
  7582. peer->txrx_peer->authorize = peer->authorize;
  7583. if (!peer->authorize)
  7584. dp_peer_flush_frags(soc_hdl, vdev_id, peer_mac);
  7585. dp_mlo_peer_authorize(soc, peer);
  7586. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7587. }
  7588. return status;
  7589. }
  7590. /*
  7591. * dp_peer_get_authorize() - get peer authorize status
  7592. * @soc: soc handle
  7593. * @vdev_id: id of dp handle
  7594. * @peer_mac: mac of datapath PEER handle
  7595. *
  7596. * Retusn: true is peer is authorized, false otherwise
  7597. */
  7598. static bool
  7599. dp_peer_get_authorize(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  7600. uint8_t *peer_mac)
  7601. {
  7602. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7603. bool authorize = false;
  7604. struct dp_peer *peer = dp_peer_find_hash_find(soc, peer_mac,
  7605. 0, vdev_id,
  7606. DP_MOD_ID_CDP);
  7607. if (!peer) {
  7608. dp_cdp_debug("%pK: Peer is NULL!\n", soc);
  7609. return authorize;
  7610. }
  7611. authorize = peer->authorize;
  7612. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7613. return authorize;
  7614. }
  7615. /**
  7616. * dp_vdev_unref_delete() - check and process vdev delete
  7617. * @soc : DP specific soc pointer
  7618. * @vdev: DP specific vdev pointer
  7619. * @mod_id: module id
  7620. *
  7621. */
  7622. void dp_vdev_unref_delete(struct dp_soc *soc, struct dp_vdev *vdev,
  7623. enum dp_mod_id mod_id)
  7624. {
  7625. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  7626. void *vdev_delete_context = NULL;
  7627. uint8_t vdev_id = vdev->vdev_id;
  7628. struct dp_pdev *pdev = vdev->pdev;
  7629. struct dp_vdev *tmp_vdev = NULL;
  7630. uint8_t found = 0;
  7631. QDF_ASSERT(qdf_atomic_dec_return(&vdev->mod_refs[mod_id]) >= 0);
  7632. /* Return if this is not the last reference*/
  7633. if (!qdf_atomic_dec_and_test(&vdev->ref_cnt))
  7634. return;
  7635. /*
  7636. * This should be set as last reference need to released
  7637. * after cdp_vdev_detach() is called
  7638. *
  7639. * if this assert is hit there is a ref count issue
  7640. */
  7641. QDF_ASSERT(vdev->delete.pending);
  7642. vdev_delete_cb = vdev->delete.callback;
  7643. vdev_delete_context = vdev->delete.context;
  7644. dp_info("deleting vdev object %pK ("QDF_MAC_ADDR_FMT")- its last peer is done",
  7645. vdev, QDF_MAC_ADDR_REF(vdev->mac_addr.raw));
  7646. if (wlan_op_mode_monitor == vdev->opmode) {
  7647. dp_monitor_vdev_delete(soc, vdev);
  7648. goto free_vdev;
  7649. }
  7650. /* all peers are gone, go ahead and delete it */
  7651. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  7652. FLOW_TYPE_VDEV, vdev_id);
  7653. dp_tx_vdev_detach(vdev);
  7654. dp_monitor_vdev_detach(vdev);
  7655. free_vdev:
  7656. qdf_spinlock_destroy(&vdev->peer_list_lock);
  7657. qdf_spin_lock_bh(&soc->inactive_vdev_list_lock);
  7658. TAILQ_FOREACH(tmp_vdev, &soc->inactive_vdev_list,
  7659. inactive_list_elem) {
  7660. if (tmp_vdev == vdev) {
  7661. found = 1;
  7662. break;
  7663. }
  7664. }
  7665. if (found)
  7666. TAILQ_REMOVE(&soc->inactive_vdev_list, vdev,
  7667. inactive_list_elem);
  7668. /* delete this peer from the list */
  7669. qdf_spin_unlock_bh(&soc->inactive_vdev_list_lock);
  7670. dp_info("deleting vdev object %pK ("QDF_MAC_ADDR_FMT")",
  7671. vdev, QDF_MAC_ADDR_REF(vdev->mac_addr.raw));
  7672. wlan_minidump_remove(vdev, sizeof(*vdev), soc->ctrl_psoc,
  7673. WLAN_MD_DP_VDEV, "dp_vdev");
  7674. qdf_mem_free(vdev);
  7675. vdev = NULL;
  7676. if (vdev_delete_cb)
  7677. vdev_delete_cb(vdev_delete_context);
  7678. }
  7679. qdf_export_symbol(dp_vdev_unref_delete);
  7680. /*
  7681. * dp_peer_unref_delete() - unref and delete peer
  7682. * @peer_handle: Datapath peer handle
  7683. * @mod_id: ID of module releasing reference
  7684. *
  7685. */
  7686. void dp_peer_unref_delete(struct dp_peer *peer, enum dp_mod_id mod_id)
  7687. {
  7688. struct dp_vdev *vdev = peer->vdev;
  7689. struct dp_pdev *pdev = vdev->pdev;
  7690. struct dp_soc *soc = pdev->soc;
  7691. uint16_t peer_id;
  7692. struct dp_peer *tmp_peer;
  7693. bool found = false;
  7694. if (mod_id > DP_MOD_ID_RX)
  7695. QDF_ASSERT(qdf_atomic_dec_return(&peer->mod_refs[mod_id]) >= 0);
  7696. /*
  7697. * Hold the lock all the way from checking if the peer ref count
  7698. * is zero until the peer references are removed from the hash
  7699. * table and vdev list (if the peer ref count is zero).
  7700. * This protects against a new HL tx operation starting to use the
  7701. * peer object just after this function concludes it's done being used.
  7702. * Furthermore, the lock needs to be held while checking whether the
  7703. * vdev's list of peers is empty, to make sure that list is not modified
  7704. * concurrently with the empty check.
  7705. */
  7706. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  7707. peer_id = peer->peer_id;
  7708. /*
  7709. * Make sure that the reference to the peer in
  7710. * peer object map is removed
  7711. */
  7712. QDF_ASSERT(peer_id == HTT_INVALID_PEER);
  7713. dp_peer_info("Deleting peer %pK ("QDF_MAC_ADDR_FMT")", peer,
  7714. QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  7715. dp_peer_sawf_ctx_free(soc, peer);
  7716. wlan_minidump_remove(peer, sizeof(*peer), soc->ctrl_psoc,
  7717. WLAN_MD_DP_PEER, "dp_peer");
  7718. qdf_spin_lock_bh(&soc->inactive_peer_list_lock);
  7719. TAILQ_FOREACH(tmp_peer, &soc->inactive_peer_list,
  7720. inactive_list_elem) {
  7721. if (tmp_peer == peer) {
  7722. found = 1;
  7723. break;
  7724. }
  7725. }
  7726. if (found)
  7727. TAILQ_REMOVE(&soc->inactive_peer_list, peer,
  7728. inactive_list_elem);
  7729. /* delete this peer from the list */
  7730. qdf_spin_unlock_bh(&soc->inactive_peer_list_lock);
  7731. DP_AST_ASSERT(TAILQ_EMPTY(&peer->ast_entry_list));
  7732. dp_peer_update_state(soc, peer, DP_PEER_STATE_FREED);
  7733. /* cleanup the peer data */
  7734. dp_peer_cleanup(vdev, peer);
  7735. if (!IS_MLO_DP_MLD_PEER(peer))
  7736. dp_monitor_peer_detach(soc, peer);
  7737. qdf_spinlock_destroy(&peer->peer_state_lock);
  7738. dp_txrx_peer_detach(soc, peer);
  7739. qdf_mem_free(peer);
  7740. /*
  7741. * Decrement ref count taken at peer create
  7742. */
  7743. dp_peer_info("Deleted peer. Unref vdev %pK, vdev_ref_cnt %d",
  7744. vdev, qdf_atomic_read(&vdev->ref_cnt));
  7745. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CHILD);
  7746. }
  7747. }
  7748. qdf_export_symbol(dp_peer_unref_delete);
  7749. /*
  7750. * dp_txrx_peer_unref_delete() - unref and delete peer
  7751. * @handle: Datapath txrx ref handle
  7752. * @mod_id: Module ID of the caller
  7753. *
  7754. */
  7755. void dp_txrx_peer_unref_delete(dp_txrx_ref_handle handle,
  7756. enum dp_mod_id mod_id)
  7757. {
  7758. dp_peer_unref_delete((struct dp_peer *)handle, mod_id);
  7759. }
  7760. qdf_export_symbol(dp_txrx_peer_unref_delete);
  7761. /*
  7762. * dp_peer_delete_wifi3() – Delete txrx peer
  7763. * @soc_hdl: soc handle
  7764. * @vdev_id: id of dp handle
  7765. * @peer_mac: mac of datapath PEER handle
  7766. * @bitmap: bitmap indicating special handling of request.
  7767. * @peer_type: peer type (link or MLD)
  7768. *
  7769. */
  7770. static QDF_STATUS dp_peer_delete_wifi3(struct cdp_soc_t *soc_hdl,
  7771. uint8_t vdev_id,
  7772. uint8_t *peer_mac, uint32_t bitmap,
  7773. enum cdp_peer_type peer_type)
  7774. {
  7775. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7776. struct dp_peer *peer;
  7777. struct cdp_peer_info peer_info = { 0 };
  7778. struct dp_vdev *vdev = NULL;
  7779. DP_PEER_INFO_PARAMS_INIT(&peer_info, vdev_id, peer_mac,
  7780. false, peer_type);
  7781. peer = dp_peer_hash_find_wrapper(soc, &peer_info, DP_MOD_ID_CDP);
  7782. /* Peer can be null for monitor vap mac address */
  7783. if (!peer) {
  7784. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  7785. "%s: Invalid peer\n", __func__);
  7786. return QDF_STATUS_E_FAILURE;
  7787. }
  7788. if (!peer->valid) {
  7789. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7790. dp_err("Invalid peer: "QDF_MAC_ADDR_FMT,
  7791. QDF_MAC_ADDR_REF(peer_mac));
  7792. return QDF_STATUS_E_ALREADY;
  7793. }
  7794. vdev = peer->vdev;
  7795. if (!vdev) {
  7796. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7797. return QDF_STATUS_E_FAILURE;
  7798. }
  7799. peer->valid = 0;
  7800. dp_init_info("%pK: peer %pK (" QDF_MAC_ADDR_FMT ") pending-refs %d",
  7801. soc, peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  7802. qdf_atomic_read(&peer->ref_cnt));
  7803. dp_peer_rx_reo_shared_qaddr_delete(soc, peer);
  7804. dp_local_peer_id_free(peer->vdev->pdev, peer);
  7805. /* Drop all rx packets before deleting peer */
  7806. dp_clear_peer_internal(soc, peer);
  7807. qdf_spinlock_destroy(&peer->peer_info_lock);
  7808. dp_peer_multipass_list_remove(peer);
  7809. /* remove the reference to the peer from the hash table */
  7810. dp_peer_find_hash_remove(soc, peer);
  7811. dp_peer_vdev_list_remove(soc, vdev, peer);
  7812. dp_peer_mlo_delete(peer);
  7813. qdf_spin_lock_bh(&soc->inactive_peer_list_lock);
  7814. TAILQ_INSERT_TAIL(&soc->inactive_peer_list, peer,
  7815. inactive_list_elem);
  7816. qdf_spin_unlock_bh(&soc->inactive_peer_list_lock);
  7817. /*
  7818. * Remove the reference added during peer_attach.
  7819. * The peer will still be left allocated until the
  7820. * PEER_UNMAP message arrives to remove the other
  7821. * reference, added by the PEER_MAP message.
  7822. */
  7823. dp_peer_unref_delete(peer, DP_MOD_ID_CONFIG);
  7824. /*
  7825. * Remove the reference taken above
  7826. */
  7827. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7828. return QDF_STATUS_SUCCESS;
  7829. }
  7830. #ifdef DP_RX_UDP_OVER_PEER_ROAM
  7831. static QDF_STATUS dp_update_roaming_peer_wifi3(struct cdp_soc_t *soc_hdl,
  7832. uint8_t vdev_id,
  7833. uint8_t *peer_mac,
  7834. uint32_t auth_status)
  7835. {
  7836. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7837. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  7838. DP_MOD_ID_CDP);
  7839. if (!vdev)
  7840. return QDF_STATUS_E_FAILURE;
  7841. vdev->roaming_peer_status = auth_status;
  7842. qdf_mem_copy(vdev->roaming_peer_mac.raw, peer_mac,
  7843. QDF_MAC_ADDR_SIZE);
  7844. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7845. return QDF_STATUS_SUCCESS;
  7846. }
  7847. #endif
  7848. /*
  7849. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  7850. * @soc_hdl: Datapath soc handle
  7851. * @vdev_id: virtual interface id
  7852. *
  7853. * Return: MAC address on success, NULL on failure.
  7854. *
  7855. */
  7856. static uint8_t *dp_get_vdev_mac_addr_wifi3(struct cdp_soc_t *soc_hdl,
  7857. uint8_t vdev_id)
  7858. {
  7859. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7860. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  7861. DP_MOD_ID_CDP);
  7862. uint8_t *mac = NULL;
  7863. if (!vdev)
  7864. return NULL;
  7865. mac = vdev->mac_addr.raw;
  7866. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7867. return mac;
  7868. }
  7869. /*
  7870. * dp_vdev_set_wds() - Enable per packet stats
  7871. * @soc: DP soc handle
  7872. * @vdev_id: id of DP VDEV handle
  7873. * @val: value
  7874. *
  7875. * Return: none
  7876. */
  7877. static int dp_vdev_set_wds(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  7878. uint32_t val)
  7879. {
  7880. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7881. struct dp_vdev *vdev =
  7882. dp_vdev_get_ref_by_id((struct dp_soc *)soc, vdev_id,
  7883. DP_MOD_ID_CDP);
  7884. if (!vdev)
  7885. return QDF_STATUS_E_FAILURE;
  7886. vdev->wds_enabled = val;
  7887. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7888. return QDF_STATUS_SUCCESS;
  7889. }
  7890. static int dp_get_opmode(struct cdp_soc_t *soc_hdl, uint8_t vdev_id)
  7891. {
  7892. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7893. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  7894. DP_MOD_ID_CDP);
  7895. int opmode;
  7896. if (!vdev) {
  7897. dp_err_rl("vdev for id %d is NULL", vdev_id);
  7898. return -EINVAL;
  7899. }
  7900. opmode = vdev->opmode;
  7901. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7902. return opmode;
  7903. }
  7904. /**
  7905. * dp_get_os_rx_handles_from_vdev_wifi3() - Get os rx handles for a vdev
  7906. * @soc_hdl: ol_txrx_soc_handle handle
  7907. * @vdev_id: vdev id for which os rx handles are needed
  7908. * @stack_fn_p: pointer to stack function pointer
  7909. * @osif_handle_p: pointer to ol_osif_vdev_handle
  7910. *
  7911. * Return: void
  7912. */
  7913. static
  7914. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_soc_t *soc_hdl,
  7915. uint8_t vdev_id,
  7916. ol_txrx_rx_fp *stack_fn_p,
  7917. ol_osif_vdev_handle *osif_vdev_p)
  7918. {
  7919. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7920. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  7921. DP_MOD_ID_CDP);
  7922. if (qdf_unlikely(!vdev)) {
  7923. *stack_fn_p = NULL;
  7924. *osif_vdev_p = NULL;
  7925. return;
  7926. }
  7927. *stack_fn_p = vdev->osif_rx_stack;
  7928. *osif_vdev_p = vdev->osif_vdev;
  7929. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7930. }
  7931. /**
  7932. * dp_get_ctrl_pdev_from_vdev() - Get control pdev of vdev
  7933. * @soc_hdl: datapath soc handle
  7934. * @vdev_id: virtual device/interface id
  7935. *
  7936. * Return: Handle to control pdev
  7937. */
  7938. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(
  7939. struct cdp_soc_t *soc_hdl,
  7940. uint8_t vdev_id)
  7941. {
  7942. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7943. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  7944. DP_MOD_ID_CDP);
  7945. struct dp_pdev *pdev;
  7946. if (!vdev)
  7947. return NULL;
  7948. pdev = vdev->pdev;
  7949. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7950. return pdev ? (struct cdp_cfg *)pdev->wlan_cfg_ctx : NULL;
  7951. }
  7952. /**
  7953. * dp_get_tx_pending() - read pending tx
  7954. * @pdev_handle: Datapath PDEV handle
  7955. *
  7956. * Return: outstanding tx
  7957. */
  7958. static int32_t dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  7959. {
  7960. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7961. return qdf_atomic_read(&pdev->num_tx_outstanding);
  7962. }
  7963. /**
  7964. * dp_get_peer_mac_from_peer_id() - get peer mac
  7965. * @pdev_handle: Datapath PDEV handle
  7966. * @peer_id: Peer ID
  7967. * @peer_mac: MAC addr of PEER
  7968. *
  7969. * Return: QDF_STATUS
  7970. */
  7971. static QDF_STATUS dp_get_peer_mac_from_peer_id(struct cdp_soc_t *soc,
  7972. uint32_t peer_id,
  7973. uint8_t *peer_mac)
  7974. {
  7975. struct dp_peer *peer;
  7976. if (soc && peer_mac) {
  7977. peer = dp_peer_get_ref_by_id((struct dp_soc *)soc,
  7978. (uint16_t)peer_id,
  7979. DP_MOD_ID_CDP);
  7980. if (peer) {
  7981. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  7982. QDF_MAC_ADDR_SIZE);
  7983. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7984. return QDF_STATUS_SUCCESS;
  7985. }
  7986. }
  7987. return QDF_STATUS_E_FAILURE;
  7988. }
  7989. #ifdef MESH_MODE_SUPPORT
  7990. static
  7991. void dp_vdev_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  7992. {
  7993. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  7994. dp_cdp_info("%pK: val %d", vdev->pdev->soc, val);
  7995. vdev->mesh_vdev = val;
  7996. if (val)
  7997. vdev->skip_sw_tid_classification |=
  7998. DP_TX_MESH_ENABLED;
  7999. else
  8000. vdev->skip_sw_tid_classification &=
  8001. ~DP_TX_MESH_ENABLED;
  8002. }
  8003. /*
  8004. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  8005. * @vdev_hdl: virtual device object
  8006. * @val: value to be set
  8007. *
  8008. * Return: void
  8009. */
  8010. static
  8011. void dp_vdev_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  8012. {
  8013. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  8014. dp_cdp_info("%pK: val %d", vdev->pdev->soc, val);
  8015. vdev->mesh_rx_filter = val;
  8016. }
  8017. #endif
  8018. /*
  8019. * dp_vdev_set_hlos_tid_override() - to set hlos tid override
  8020. * @vdev_hdl: virtual device object
  8021. * @val: value to be set
  8022. *
  8023. * Return: void
  8024. */
  8025. static
  8026. void dp_vdev_set_hlos_tid_override(struct dp_vdev *vdev, uint32_t val)
  8027. {
  8028. dp_cdp_info("%pK: val %d", vdev->pdev->soc, val);
  8029. if (val)
  8030. vdev->skip_sw_tid_classification |=
  8031. DP_TXRX_HLOS_TID_OVERRIDE_ENABLED;
  8032. else
  8033. vdev->skip_sw_tid_classification &=
  8034. ~DP_TXRX_HLOS_TID_OVERRIDE_ENABLED;
  8035. }
  8036. /*
  8037. * dp_vdev_get_hlos_tid_override() - to get hlos tid override flag
  8038. * @vdev_hdl: virtual device object
  8039. * @val: value to be set
  8040. *
  8041. * Return: 1 if this flag is set
  8042. */
  8043. static
  8044. uint8_t dp_vdev_get_hlos_tid_override(struct cdp_vdev *vdev_hdl)
  8045. {
  8046. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  8047. return !!(vdev->skip_sw_tid_classification &
  8048. DP_TXRX_HLOS_TID_OVERRIDE_ENABLED);
  8049. }
  8050. #ifdef VDEV_PEER_PROTOCOL_COUNT
  8051. static void dp_enable_vdev_peer_protocol_count(struct cdp_soc_t *soc_hdl,
  8052. int8_t vdev_id,
  8053. bool enable)
  8054. {
  8055. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8056. struct dp_vdev *vdev;
  8057. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  8058. if (!vdev)
  8059. return;
  8060. dp_info("enable %d vdev_id %d", enable, vdev_id);
  8061. vdev->peer_protocol_count_track = enable;
  8062. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8063. }
  8064. static void dp_enable_vdev_peer_protocol_drop_mask(struct cdp_soc_t *soc_hdl,
  8065. int8_t vdev_id,
  8066. int drop_mask)
  8067. {
  8068. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8069. struct dp_vdev *vdev;
  8070. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  8071. if (!vdev)
  8072. return;
  8073. dp_info("drop_mask %d vdev_id %d", drop_mask, vdev_id);
  8074. vdev->peer_protocol_count_dropmask = drop_mask;
  8075. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8076. }
  8077. static int dp_is_vdev_peer_protocol_count_enabled(struct cdp_soc_t *soc_hdl,
  8078. int8_t vdev_id)
  8079. {
  8080. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8081. struct dp_vdev *vdev;
  8082. int peer_protocol_count_track;
  8083. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  8084. if (!vdev)
  8085. return 0;
  8086. dp_info("enable %d vdev_id %d", vdev->peer_protocol_count_track,
  8087. vdev_id);
  8088. peer_protocol_count_track =
  8089. vdev->peer_protocol_count_track;
  8090. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8091. return peer_protocol_count_track;
  8092. }
  8093. static int dp_get_vdev_peer_protocol_drop_mask(struct cdp_soc_t *soc_hdl,
  8094. int8_t vdev_id)
  8095. {
  8096. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8097. struct dp_vdev *vdev;
  8098. int peer_protocol_count_dropmask;
  8099. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  8100. if (!vdev)
  8101. return 0;
  8102. dp_info("drop_mask %d vdev_id %d", vdev->peer_protocol_count_dropmask,
  8103. vdev_id);
  8104. peer_protocol_count_dropmask =
  8105. vdev->peer_protocol_count_dropmask;
  8106. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8107. return peer_protocol_count_dropmask;
  8108. }
  8109. #endif
  8110. bool dp_check_pdev_exists(struct dp_soc *soc, struct dp_pdev *data)
  8111. {
  8112. uint8_t pdev_count;
  8113. for (pdev_count = 0; pdev_count < MAX_PDEV_CNT; pdev_count++) {
  8114. if (soc->pdev_list[pdev_count] &&
  8115. soc->pdev_list[pdev_count] == data)
  8116. return true;
  8117. }
  8118. return false;
  8119. }
  8120. /**
  8121. * dp_rx_bar_stats_cb(): BAR received stats callback
  8122. * @soc: SOC handle
  8123. * @cb_ctxt: Call back context
  8124. * @reo_status: Reo status
  8125. *
  8126. * return: void
  8127. */
  8128. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  8129. union hal_reo_status *reo_status)
  8130. {
  8131. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  8132. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  8133. if (!dp_check_pdev_exists(soc, pdev)) {
  8134. dp_err_rl("pdev doesn't exist");
  8135. return;
  8136. }
  8137. if (!qdf_atomic_read(&soc->cmn_init_done))
  8138. return;
  8139. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  8140. DP_PRINT_STATS("REO stats failure %d",
  8141. queue_status->header.status);
  8142. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  8143. return;
  8144. }
  8145. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  8146. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  8147. }
  8148. /**
  8149. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  8150. * @vdev: DP VDEV handle
  8151. *
  8152. * return: void
  8153. */
  8154. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  8155. struct cdp_vdev_stats *vdev_stats)
  8156. {
  8157. struct dp_soc *soc = NULL;
  8158. if (!vdev || !vdev->pdev)
  8159. return;
  8160. soc = vdev->pdev->soc;
  8161. dp_update_vdev_ingress_stats(vdev);
  8162. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  8163. dp_vdev_iterate_peer(vdev, dp_update_vdev_stats, vdev_stats,
  8164. DP_MOD_ID_GENERIC_STATS);
  8165. dp_update_vdev_rate_stats(vdev_stats, &vdev->stats);
  8166. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8167. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  8168. vdev_stats, vdev->vdev_id,
  8169. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  8170. #endif
  8171. }
  8172. void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  8173. {
  8174. struct dp_vdev *vdev = NULL;
  8175. struct dp_soc *soc;
  8176. struct cdp_vdev_stats *vdev_stats =
  8177. qdf_mem_malloc_atomic(sizeof(struct cdp_vdev_stats));
  8178. if (!vdev_stats) {
  8179. dp_cdp_err("%pK: DP alloc failure - unable to get alloc vdev stats",
  8180. pdev->soc);
  8181. return;
  8182. }
  8183. soc = pdev->soc;
  8184. qdf_mem_zero(&pdev->stats.tx, sizeof(pdev->stats.tx));
  8185. qdf_mem_zero(&pdev->stats.rx, sizeof(pdev->stats.rx));
  8186. qdf_mem_zero(&pdev->stats.tx_i, sizeof(pdev->stats.tx_i));
  8187. qdf_mem_zero(&pdev->stats.rx_i, sizeof(pdev->stats.rx_i));
  8188. if (dp_monitor_is_enable_mcopy_mode(pdev))
  8189. dp_monitor_invalid_peer_update_pdev_stats(soc, pdev);
  8190. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  8191. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  8192. dp_aggregate_vdev_stats(vdev, vdev_stats);
  8193. dp_update_pdev_stats(pdev, vdev_stats);
  8194. dp_update_pdev_ingress_stats(pdev, vdev);
  8195. }
  8196. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  8197. qdf_mem_free(vdev_stats);
  8198. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8199. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  8200. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  8201. #endif
  8202. }
  8203. /**
  8204. * dp_vdev_getstats() - get vdev packet level stats
  8205. * @vdev_handle: Datapath VDEV handle
  8206. * @stats: cdp network device stats structure
  8207. *
  8208. * Return: QDF_STATUS
  8209. */
  8210. static QDF_STATUS dp_vdev_getstats(struct cdp_vdev *vdev_handle,
  8211. struct cdp_dev_stats *stats)
  8212. {
  8213. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8214. struct dp_pdev *pdev;
  8215. struct dp_soc *soc;
  8216. struct cdp_vdev_stats *vdev_stats;
  8217. if (!vdev)
  8218. return QDF_STATUS_E_FAILURE;
  8219. pdev = vdev->pdev;
  8220. if (!pdev)
  8221. return QDF_STATUS_E_FAILURE;
  8222. soc = pdev->soc;
  8223. vdev_stats = qdf_mem_malloc_atomic(sizeof(struct cdp_vdev_stats));
  8224. if (!vdev_stats) {
  8225. dp_cdp_err("%pK: DP alloc failure - unable to get alloc vdev stats",
  8226. soc);
  8227. return QDF_STATUS_E_FAILURE;
  8228. }
  8229. dp_aggregate_vdev_stats(vdev, vdev_stats);
  8230. stats->tx_packets = vdev_stats->tx.comp_pkt.num;
  8231. stats->tx_bytes = vdev_stats->tx.comp_pkt.bytes;
  8232. stats->tx_errors = vdev_stats->tx.tx_failed;
  8233. stats->tx_dropped = vdev_stats->tx_i.dropped.dropped_pkt.num +
  8234. vdev_stats->tx_i.sg.dropped_host.num +
  8235. vdev_stats->tx_i.mcast_en.dropped_map_error +
  8236. vdev_stats->tx_i.mcast_en.dropped_self_mac +
  8237. vdev_stats->tx_i.mcast_en.dropped_send_fail +
  8238. vdev_stats->tx.nawds_mcast_drop;
  8239. if (!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) {
  8240. stats->rx_packets = vdev_stats->rx.to_stack.num;
  8241. stats->rx_bytes = vdev_stats->rx.to_stack.bytes;
  8242. } else {
  8243. stats->rx_packets = vdev_stats->rx_i.reo_rcvd_pkt.num +
  8244. vdev_stats->rx_i.null_q_desc_pkt.num +
  8245. vdev_stats->rx_i.routed_eapol_pkt.num;
  8246. stats->rx_bytes = vdev_stats->rx_i.reo_rcvd_pkt.bytes +
  8247. vdev_stats->rx_i.null_q_desc_pkt.bytes +
  8248. vdev_stats->rx_i.routed_eapol_pkt.bytes;
  8249. }
  8250. stats->rx_errors = vdev_stats->rx.err.mic_err +
  8251. vdev_stats->rx.err.decrypt_err +
  8252. vdev_stats->rx.err.fcserr +
  8253. vdev_stats->rx.err.pn_err +
  8254. vdev_stats->rx.err.oor_err +
  8255. vdev_stats->rx.err.jump_2k_err +
  8256. vdev_stats->rx.err.rxdma_wifi_parse_err;
  8257. stats->rx_dropped = vdev_stats->rx.mec_drop.num +
  8258. vdev_stats->rx.multipass_rx_pkt_drop +
  8259. vdev_stats->rx.peer_unauth_rx_pkt_drop +
  8260. vdev_stats->rx.policy_check_drop +
  8261. vdev_stats->rx.nawds_mcast_drop +
  8262. vdev_stats->rx.mcast_3addr_drop;
  8263. qdf_mem_free(vdev_stats);
  8264. return QDF_STATUS_SUCCESS;
  8265. }
  8266. /**
  8267. * dp_pdev_getstats() - get pdev packet level stats
  8268. * @pdev_handle: Datapath PDEV handle
  8269. * @stats: cdp network device stats structure
  8270. *
  8271. * Return: QDF_STATUS
  8272. */
  8273. static void dp_pdev_getstats(struct cdp_pdev *pdev_handle,
  8274. struct cdp_dev_stats *stats)
  8275. {
  8276. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8277. dp_aggregate_pdev_stats(pdev);
  8278. stats->tx_packets = pdev->stats.tx.comp_pkt.num;
  8279. stats->tx_bytes = pdev->stats.tx.comp_pkt.bytes;
  8280. stats->tx_errors = pdev->stats.tx.tx_failed;
  8281. stats->tx_dropped = pdev->stats.tx_i.dropped.dropped_pkt.num +
  8282. pdev->stats.tx_i.sg.dropped_host.num +
  8283. pdev->stats.tx_i.mcast_en.dropped_map_error +
  8284. pdev->stats.tx_i.mcast_en.dropped_self_mac +
  8285. pdev->stats.tx_i.mcast_en.dropped_send_fail +
  8286. pdev->stats.tx.nawds_mcast_drop +
  8287. pdev->stats.tso_stats.dropped_host.num;
  8288. if (!wlan_cfg_get_vdev_stats_hw_offload_config(pdev->soc->wlan_cfg_ctx)) {
  8289. stats->rx_packets = pdev->stats.rx.to_stack.num;
  8290. stats->rx_bytes = pdev->stats.rx.to_stack.bytes;
  8291. } else {
  8292. stats->rx_packets = pdev->stats.rx_i.reo_rcvd_pkt.num +
  8293. pdev->stats.rx_i.null_q_desc_pkt.num +
  8294. pdev->stats.rx_i.routed_eapol_pkt.num;
  8295. stats->rx_bytes = pdev->stats.rx_i.reo_rcvd_pkt.bytes +
  8296. pdev->stats.rx_i.null_q_desc_pkt.bytes +
  8297. pdev->stats.rx_i.routed_eapol_pkt.bytes;
  8298. }
  8299. stats->rx_errors = pdev->stats.err.ip_csum_err +
  8300. pdev->stats.err.tcp_udp_csum_err +
  8301. pdev->stats.rx.err.mic_err +
  8302. pdev->stats.rx.err.decrypt_err +
  8303. pdev->stats.rx.err.fcserr +
  8304. pdev->stats.rx.err.pn_err +
  8305. pdev->stats.rx.err.oor_err +
  8306. pdev->stats.rx.err.jump_2k_err +
  8307. pdev->stats.rx.err.rxdma_wifi_parse_err;
  8308. stats->rx_dropped = pdev->stats.dropped.msdu_not_done +
  8309. pdev->stats.dropped.mec +
  8310. pdev->stats.dropped.mesh_filter +
  8311. pdev->stats.dropped.wifi_parse +
  8312. pdev->stats.dropped.mon_rx_drop +
  8313. pdev->stats.dropped.mon_radiotap_update_err +
  8314. pdev->stats.rx.mec_drop.num +
  8315. pdev->stats.rx.multipass_rx_pkt_drop +
  8316. pdev->stats.rx.peer_unauth_rx_pkt_drop +
  8317. pdev->stats.rx.policy_check_drop +
  8318. pdev->stats.rx.nawds_mcast_drop +
  8319. pdev->stats.rx.mcast_3addr_drop;
  8320. }
  8321. /**
  8322. * dp_get_device_stats() - get interface level packet stats
  8323. * @soc: soc handle
  8324. * @id : vdev_id or pdev_id based on type
  8325. * @stats: cdp network device stats structure
  8326. * @type: device type pdev/vdev
  8327. *
  8328. * Return: QDF_STATUS
  8329. */
  8330. static QDF_STATUS dp_get_device_stats(struct cdp_soc_t *soc_hdl, uint8_t id,
  8331. struct cdp_dev_stats *stats,
  8332. uint8_t type)
  8333. {
  8334. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8335. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  8336. struct dp_vdev *vdev;
  8337. switch (type) {
  8338. case UPDATE_VDEV_STATS:
  8339. vdev = dp_vdev_get_ref_by_id(soc, id, DP_MOD_ID_CDP);
  8340. if (vdev) {
  8341. status = dp_vdev_getstats((struct cdp_vdev *)vdev,
  8342. stats);
  8343. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8344. }
  8345. return status;
  8346. case UPDATE_PDEV_STATS:
  8347. {
  8348. struct dp_pdev *pdev =
  8349. dp_get_pdev_from_soc_pdev_id_wifi3(
  8350. (struct dp_soc *)soc,
  8351. id);
  8352. if (pdev) {
  8353. dp_pdev_getstats((struct cdp_pdev *)pdev,
  8354. stats);
  8355. return QDF_STATUS_SUCCESS;
  8356. }
  8357. }
  8358. break;
  8359. default:
  8360. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  8361. "apstats cannot be updated for this input "
  8362. "type %d", type);
  8363. break;
  8364. }
  8365. return QDF_STATUS_E_FAILURE;
  8366. }
  8367. const
  8368. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  8369. {
  8370. switch (ring_type) {
  8371. case REO_DST:
  8372. return "Reo_dst";
  8373. case REO_EXCEPTION:
  8374. return "Reo_exception";
  8375. case REO_CMD:
  8376. return "Reo_cmd";
  8377. case REO_REINJECT:
  8378. return "Reo_reinject";
  8379. case REO_STATUS:
  8380. return "Reo_status";
  8381. case WBM2SW_RELEASE:
  8382. return "wbm2sw_release";
  8383. case TCL_DATA:
  8384. return "tcl_data";
  8385. case TCL_CMD_CREDIT:
  8386. return "tcl_cmd_credit";
  8387. case TCL_STATUS:
  8388. return "tcl_status";
  8389. case SW2WBM_RELEASE:
  8390. return "sw2wbm_release";
  8391. case RXDMA_BUF:
  8392. return "Rxdma_buf";
  8393. case RXDMA_DST:
  8394. return "Rxdma_dst";
  8395. case RXDMA_MONITOR_BUF:
  8396. return "Rxdma_monitor_buf";
  8397. case RXDMA_MONITOR_DESC:
  8398. return "Rxdma_monitor_desc";
  8399. case RXDMA_MONITOR_STATUS:
  8400. return "Rxdma_monitor_status";
  8401. case RXDMA_MONITOR_DST:
  8402. return "Rxdma_monitor_destination";
  8403. case WBM_IDLE_LINK:
  8404. return "WBM_hw_idle_link";
  8405. case PPE2TCL:
  8406. return "PPE2TCL";
  8407. case REO2PPE:
  8408. return "REO2PPE";
  8409. case TX_MONITOR_DST:
  8410. return "tx_monitor_destination";
  8411. case TX_MONITOR_BUF:
  8412. return "tx_monitor_buf";
  8413. default:
  8414. dp_err("Invalid ring type");
  8415. break;
  8416. }
  8417. return "Invalid";
  8418. }
  8419. /*
  8420. * dp_print_napi_stats(): NAPI stats
  8421. * @soc - soc handle
  8422. */
  8423. void dp_print_napi_stats(struct dp_soc *soc)
  8424. {
  8425. hif_print_napi_stats(soc->hif_handle);
  8426. }
  8427. /**
  8428. * dp_txrx_host_peer_stats_clr): Reinitialize the txrx peer stats
  8429. * @soc: Datapath soc
  8430. * @peer: Datatpath peer
  8431. * @arg: argument to iter function
  8432. *
  8433. * Return: QDF_STATUS
  8434. */
  8435. static inline void
  8436. dp_txrx_host_peer_stats_clr(struct dp_soc *soc,
  8437. struct dp_peer *peer,
  8438. void *arg)
  8439. {
  8440. struct dp_txrx_peer *txrx_peer = NULL;
  8441. struct dp_peer *tgt_peer = NULL;
  8442. struct cdp_interface_peer_stats peer_stats_intf;
  8443. qdf_mem_zero(&peer_stats_intf, sizeof(struct cdp_interface_peer_stats));
  8444. DP_STATS_CLR(peer);
  8445. /* Clear monitor peer stats */
  8446. dp_monitor_peer_reset_stats(soc, peer);
  8447. /* Clear MLD peer stats only when link peer is primary */
  8448. if (dp_peer_is_primary_link_peer(peer)) {
  8449. tgt_peer = dp_get_tgt_peer_from_peer(peer);
  8450. if (tgt_peer) {
  8451. DP_STATS_CLR(tgt_peer);
  8452. txrx_peer = tgt_peer->txrx_peer;
  8453. dp_txrx_peer_stats_clr(txrx_peer);
  8454. }
  8455. }
  8456. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8457. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, peer->vdev->pdev->soc,
  8458. &peer_stats_intf, peer->peer_id,
  8459. UPDATE_PEER_STATS, peer->vdev->pdev->pdev_id);
  8460. #endif
  8461. }
  8462. #ifdef WLAN_DP_SRNG_USAGE_WM_TRACKING
  8463. static inline void dp_srng_clear_ring_usage_wm_stats(struct dp_soc *soc)
  8464. {
  8465. int ring;
  8466. for (ring = 0; ring < soc->num_reo_dest_rings; ring++)
  8467. hal_srng_clear_ring_usage_wm_locked(soc->hal_soc,
  8468. soc->reo_dest_ring[ring].hal_srng);
  8469. }
  8470. #else
  8471. static inline void dp_srng_clear_ring_usage_wm_stats(struct dp_soc *soc)
  8472. {
  8473. }
  8474. #endif
  8475. /**
  8476. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  8477. * @vdev: DP_VDEV handle
  8478. * @dp_soc: DP_SOC handle
  8479. *
  8480. * Return: QDF_STATUS
  8481. */
  8482. static inline QDF_STATUS
  8483. dp_txrx_host_stats_clr(struct dp_vdev *vdev, struct dp_soc *soc)
  8484. {
  8485. if (!vdev || !vdev->pdev)
  8486. return QDF_STATUS_E_FAILURE;
  8487. /*
  8488. * if NSS offload is enabled, then send message
  8489. * to NSS FW to clear the stats. Once NSS FW clears the statistics
  8490. * then clear host statistics.
  8491. */
  8492. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  8493. if (soc->cdp_soc.ol_ops->nss_stats_clr)
  8494. soc->cdp_soc.ol_ops->nss_stats_clr(soc->ctrl_psoc,
  8495. vdev->vdev_id);
  8496. }
  8497. dp_vdev_stats_hw_offload_target_clear(soc, vdev->pdev->pdev_id,
  8498. (1 << vdev->vdev_id));
  8499. DP_STATS_CLR(vdev->pdev);
  8500. DP_STATS_CLR(vdev->pdev->soc);
  8501. DP_STATS_CLR(vdev);
  8502. hif_clear_napi_stats(vdev->pdev->soc->hif_handle);
  8503. dp_vdev_iterate_peer(vdev, dp_txrx_host_peer_stats_clr, NULL,
  8504. DP_MOD_ID_GENERIC_STATS);
  8505. dp_srng_clear_ring_usage_wm_stats(soc);
  8506. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8507. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  8508. &vdev->stats, vdev->vdev_id,
  8509. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  8510. #endif
  8511. return QDF_STATUS_SUCCESS;
  8512. }
  8513. /**
  8514. * dp_get_peer_calibr_stats()- Get peer calibrated stats
  8515. * @peer: Datapath peer
  8516. * @peer_stats: buffer for peer stats
  8517. *
  8518. * Return: none
  8519. */
  8520. static inline
  8521. void dp_get_peer_calibr_stats(struct dp_peer *peer,
  8522. struct cdp_peer_stats *peer_stats)
  8523. {
  8524. struct dp_peer *tgt_peer;
  8525. tgt_peer = dp_get_tgt_peer_from_peer(peer);
  8526. if (!tgt_peer)
  8527. return;
  8528. peer_stats->tx.last_per = tgt_peer->stats.tx.last_per;
  8529. peer_stats->tx.tx_bytes_success_last =
  8530. tgt_peer->stats.tx.tx_bytes_success_last;
  8531. peer_stats->tx.tx_data_success_last =
  8532. tgt_peer->stats.tx.tx_data_success_last;
  8533. peer_stats->tx.tx_byte_rate = tgt_peer->stats.tx.tx_byte_rate;
  8534. peer_stats->tx.tx_data_rate = tgt_peer->stats.tx.tx_data_rate;
  8535. peer_stats->tx.tx_data_ucast_last =
  8536. tgt_peer->stats.tx.tx_data_ucast_last;
  8537. peer_stats->tx.tx_data_ucast_rate =
  8538. tgt_peer->stats.tx.tx_data_ucast_rate;
  8539. peer_stats->tx.inactive_time = tgt_peer->stats.tx.inactive_time;
  8540. peer_stats->rx.rx_bytes_success_last =
  8541. tgt_peer->stats.rx.rx_bytes_success_last;
  8542. peer_stats->rx.rx_data_success_last =
  8543. tgt_peer->stats.rx.rx_data_success_last;
  8544. peer_stats->rx.rx_byte_rate = tgt_peer->stats.rx.rx_byte_rate;
  8545. peer_stats->rx.rx_data_rate = tgt_peer->stats.rx.rx_data_rate;
  8546. }
  8547. /**
  8548. * dp_get_peer_basic_stats()- Get peer basic stats
  8549. * @peer: Datapath peer
  8550. * @peer_stats: buffer for peer stats
  8551. *
  8552. * Return: none
  8553. */
  8554. #ifdef QCA_ENHANCED_STATS_SUPPORT
  8555. static inline
  8556. void dp_get_peer_basic_stats(struct dp_peer *peer,
  8557. struct cdp_peer_stats *peer_stats)
  8558. {
  8559. struct dp_txrx_peer *txrx_peer;
  8560. txrx_peer = dp_get_txrx_peer(peer);
  8561. if (!txrx_peer)
  8562. return;
  8563. peer_stats->tx.comp_pkt.num += txrx_peer->comp_pkt.num;
  8564. peer_stats->tx.comp_pkt.bytes += txrx_peer->comp_pkt.bytes;
  8565. peer_stats->tx.tx_failed += txrx_peer->tx_failed;
  8566. peer_stats->rx.to_stack.num += txrx_peer->to_stack.num;
  8567. peer_stats->rx.to_stack.bytes += txrx_peer->to_stack.bytes;
  8568. }
  8569. #else
  8570. static inline
  8571. void dp_get_peer_basic_stats(struct dp_peer *peer,
  8572. struct cdp_peer_stats *peer_stats)
  8573. {
  8574. struct dp_txrx_peer *txrx_peer;
  8575. txrx_peer = dp_get_txrx_peer(peer);
  8576. if (!txrx_peer)
  8577. return;
  8578. peer_stats->tx.comp_pkt.num += txrx_peer->comp_pkt.num;
  8579. peer_stats->tx.comp_pkt.bytes += txrx_peer->comp_pkt.bytes;
  8580. peer_stats->tx.tx_failed += txrx_peer->tx_failed;
  8581. peer_stats->rx.to_stack.num += txrx_peer->to_stack.num;
  8582. peer_stats->rx.to_stack.bytes += txrx_peer->to_stack.bytes;
  8583. }
  8584. #endif
  8585. /**
  8586. * dp_get_peer_per_pkt_stats()- Get peer per pkt stats
  8587. * @peer: Datapath peer
  8588. * @peer_stats: buffer for peer stats
  8589. *
  8590. * Return: none
  8591. */
  8592. #ifdef QCA_ENHANCED_STATS_SUPPORT
  8593. static inline
  8594. void dp_get_peer_per_pkt_stats(struct dp_peer *peer,
  8595. struct cdp_peer_stats *peer_stats)
  8596. {
  8597. struct dp_txrx_peer *txrx_peer;
  8598. struct dp_peer_per_pkt_stats *per_pkt_stats;
  8599. txrx_peer = dp_get_txrx_peer(peer);
  8600. if (!txrx_peer)
  8601. return;
  8602. per_pkt_stats = &txrx_peer->stats.per_pkt_stats;
  8603. DP_UPDATE_PER_PKT_STATS(peer_stats, per_pkt_stats);
  8604. }
  8605. #else
  8606. static inline
  8607. void dp_get_peer_per_pkt_stats(struct dp_peer *peer,
  8608. struct cdp_peer_stats *peer_stats)
  8609. {
  8610. struct dp_txrx_peer *txrx_peer;
  8611. struct dp_peer_per_pkt_stats *per_pkt_stats;
  8612. txrx_peer = dp_get_txrx_peer(peer);
  8613. if (!txrx_peer)
  8614. return;
  8615. per_pkt_stats = &txrx_peer->stats.per_pkt_stats;
  8616. DP_UPDATE_PER_PKT_STATS(peer_stats, per_pkt_stats);
  8617. }
  8618. #endif
  8619. /**
  8620. * dp_get_peer_extd_stats()- Get peer extd stats
  8621. * @peer: Datapath peer
  8622. * @peer_stats: buffer for peer stats
  8623. *
  8624. * Return: none
  8625. */
  8626. #ifdef QCA_ENHANCED_STATS_SUPPORT
  8627. #ifdef WLAN_FEATURE_11BE_MLO
  8628. static inline
  8629. void dp_get_peer_extd_stats(struct dp_peer *peer,
  8630. struct cdp_peer_stats *peer_stats)
  8631. {
  8632. struct dp_soc *soc = peer->vdev->pdev->soc;
  8633. if (IS_MLO_DP_MLD_PEER(peer)) {
  8634. uint8_t i;
  8635. struct dp_peer *link_peer;
  8636. struct dp_soc *link_peer_soc;
  8637. struct dp_mld_link_peers link_peers_info;
  8638. dp_get_link_peers_ref_from_mld_peer(soc, peer,
  8639. &link_peers_info,
  8640. DP_MOD_ID_CDP);
  8641. for (i = 0; i < link_peers_info.num_links; i++) {
  8642. link_peer = link_peers_info.link_peers[i];
  8643. link_peer_soc = link_peer->vdev->pdev->soc;
  8644. dp_monitor_peer_get_stats(link_peer_soc, link_peer,
  8645. peer_stats,
  8646. UPDATE_PEER_STATS);
  8647. }
  8648. dp_release_link_peers_ref(&link_peers_info, DP_MOD_ID_CDP);
  8649. } else {
  8650. dp_monitor_peer_get_stats(soc, peer, peer_stats,
  8651. UPDATE_PEER_STATS);
  8652. }
  8653. }
  8654. #else
  8655. static inline
  8656. void dp_get_peer_extd_stats(struct dp_peer *peer,
  8657. struct cdp_peer_stats *peer_stats)
  8658. {
  8659. struct dp_soc *soc = peer->vdev->pdev->soc;
  8660. dp_monitor_peer_get_stats(soc, peer, peer_stats, UPDATE_PEER_STATS);
  8661. }
  8662. #endif
  8663. #else
  8664. static inline
  8665. void dp_get_peer_extd_stats(struct dp_peer *peer,
  8666. struct cdp_peer_stats *peer_stats)
  8667. {
  8668. struct dp_txrx_peer *txrx_peer;
  8669. struct dp_peer_extd_stats *extd_stats;
  8670. txrx_peer = dp_get_txrx_peer(peer);
  8671. if (qdf_unlikely(!txrx_peer)) {
  8672. dp_err_rl("txrx_peer NULL");
  8673. return;
  8674. }
  8675. extd_stats = &txrx_peer->stats.extd_stats;
  8676. DP_UPDATE_EXTD_STATS(peer_stats, extd_stats);
  8677. }
  8678. #endif
  8679. /**
  8680. * dp_get_peer_tx_per()- Get peer packet error ratio
  8681. * @peer_stats: buffer for peer stats
  8682. *
  8683. * Return: none
  8684. */
  8685. static inline
  8686. void dp_get_peer_tx_per(struct cdp_peer_stats *peer_stats)
  8687. {
  8688. if (peer_stats->tx.tx_success.num + peer_stats->tx.retries > 0)
  8689. peer_stats->tx.per = (peer_stats->tx.retries * 100) /
  8690. (peer_stats->tx.tx_success.num +
  8691. peer_stats->tx.retries);
  8692. else
  8693. peer_stats->tx.per = 0;
  8694. }
  8695. /**
  8696. * dp_get_peer_stats()- Get peer stats
  8697. * @peer: Datapath peer
  8698. * @peer_stats: buffer for peer stats
  8699. *
  8700. * Return: none
  8701. */
  8702. static inline
  8703. void dp_get_peer_stats(struct dp_peer *peer, struct cdp_peer_stats *peer_stats)
  8704. {
  8705. dp_get_peer_calibr_stats(peer, peer_stats);
  8706. dp_get_peer_basic_stats(peer, peer_stats);
  8707. dp_get_peer_per_pkt_stats(peer, peer_stats);
  8708. dp_get_peer_extd_stats(peer, peer_stats);
  8709. dp_get_peer_tx_per(peer_stats);
  8710. }
  8711. /*
  8712. * dp_get_host_peer_stats()- function to print peer stats
  8713. * @soc: dp_soc handle
  8714. * @mac_addr: mac address of the peer
  8715. *
  8716. * Return: QDF_STATUS
  8717. */
  8718. static QDF_STATUS
  8719. dp_get_host_peer_stats(struct cdp_soc_t *soc, uint8_t *mac_addr)
  8720. {
  8721. struct dp_peer *peer = NULL;
  8722. struct cdp_peer_stats *peer_stats = NULL;
  8723. struct cdp_peer_info peer_info = { 0 };
  8724. if (!mac_addr) {
  8725. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  8726. "%s: NULL peer mac addr\n", __func__);
  8727. return QDF_STATUS_E_FAILURE;
  8728. }
  8729. DP_PEER_INFO_PARAMS_INIT(&peer_info, DP_VDEV_ALL, mac_addr, false,
  8730. CDP_WILD_PEER_TYPE);
  8731. peer = dp_peer_hash_find_wrapper((struct dp_soc *)soc, &peer_info,
  8732. DP_MOD_ID_CDP);
  8733. if (!peer) {
  8734. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  8735. "%s: Invalid peer\n", __func__);
  8736. return QDF_STATUS_E_FAILURE;
  8737. }
  8738. peer_stats = qdf_mem_malloc(sizeof(struct cdp_peer_stats));
  8739. if (!peer_stats) {
  8740. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  8741. "%s: Memory allocation failed for cdp_peer_stats\n",
  8742. __func__);
  8743. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  8744. return QDF_STATUS_E_NOMEM;
  8745. }
  8746. qdf_mem_zero(peer_stats, sizeof(struct cdp_peer_stats));
  8747. dp_get_peer_stats(peer, peer_stats);
  8748. dp_print_peer_stats(peer, peer_stats);
  8749. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  8750. qdf_mem_free(peer_stats);
  8751. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  8752. return QDF_STATUS_SUCCESS;
  8753. }
  8754. /* *
  8755. * dp_dump_wbm_idle_hptp() -dump wbm idle ring, hw hp tp info.
  8756. * @soc: dp soc.
  8757. * @pdev: dp pdev.
  8758. *
  8759. * Return: None.
  8760. */
  8761. static void
  8762. dp_dump_wbm_idle_hptp(struct dp_soc *soc, struct dp_pdev *pdev)
  8763. {
  8764. uint32_t hw_head;
  8765. uint32_t hw_tail;
  8766. struct dp_srng *srng;
  8767. if (!soc) {
  8768. dp_err("soc is NULL");
  8769. return;
  8770. }
  8771. if (!pdev) {
  8772. dp_err("pdev is NULL");
  8773. return;
  8774. }
  8775. srng = &pdev->soc->wbm_idle_link_ring;
  8776. if (!srng) {
  8777. dp_err("wbm_idle_link_ring srng is NULL");
  8778. return;
  8779. }
  8780. hal_get_hw_hptp(soc->hal_soc, srng->hal_srng, &hw_head,
  8781. &hw_tail, WBM_IDLE_LINK);
  8782. dp_debug("WBM_IDLE_LINK: HW hp: %d, HW tp: %d",
  8783. hw_head, hw_tail);
  8784. }
  8785. /**
  8786. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  8787. *
  8788. * Return: None
  8789. */
  8790. static void dp_txrx_stats_help(void)
  8791. {
  8792. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  8793. dp_info("stats_option:");
  8794. dp_info(" 1 -- HTT Tx Statistics");
  8795. dp_info(" 2 -- HTT Rx Statistics");
  8796. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  8797. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  8798. dp_info(" 5 -- HTT Error Statistics");
  8799. dp_info(" 6 -- HTT TQM Statistics");
  8800. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  8801. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  8802. dp_info(" 9 -- HTT Tx Rate Statistics");
  8803. dp_info(" 10 -- HTT Rx Rate Statistics");
  8804. dp_info(" 11 -- HTT Peer Statistics");
  8805. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  8806. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  8807. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  8808. dp_info(" 15 -- HTT SRNG Statistics");
  8809. dp_info(" 16 -- HTT SFM Info Statistics");
  8810. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  8811. dp_info(" 18 -- HTT Peer List Details");
  8812. dp_info(" 20 -- Clear Host Statistics");
  8813. dp_info(" 21 -- Host Rx Rate Statistics");
  8814. dp_info(" 22 -- Host Tx Rate Statistics");
  8815. dp_info(" 23 -- Host Tx Statistics");
  8816. dp_info(" 24 -- Host Rx Statistics");
  8817. dp_info(" 25 -- Host AST Statistics");
  8818. dp_info(" 26 -- Host SRNG PTR Statistics");
  8819. dp_info(" 27 -- Host Mon Statistics");
  8820. dp_info(" 28 -- Host REO Queue Statistics");
  8821. dp_info(" 29 -- Host Soc cfg param Statistics");
  8822. dp_info(" 30 -- Host pdev cfg param Statistics");
  8823. dp_info(" 31 -- Host NAPI stats");
  8824. dp_info(" 32 -- Host Interrupt stats");
  8825. dp_info(" 33 -- Host FISA stats");
  8826. dp_info(" 34 -- Host Register Work stats");
  8827. dp_info(" 35 -- HW REO Queue stats");
  8828. dp_info(" 36 -- Host WBM IDLE link desc ring HP/TP");
  8829. dp_info(" 37 -- Host SRNG usage watermark stats");
  8830. }
  8831. #ifdef DP_UMAC_HW_RESET_SUPPORT
  8832. /**
  8833. * dp_umac_rst_skel_enable_update(): Update skel dbg flag for umac reset
  8834. * @soc: dp soc handle
  8835. * @en: ebable/disable
  8836. *
  8837. * Return: void
  8838. */
  8839. static void dp_umac_rst_skel_enable_update(struct dp_soc *soc, bool en)
  8840. {
  8841. soc->umac_reset_ctx.skel_enable = en;
  8842. dp_cdp_debug("UMAC HW reset debug skeleton code enabled :%u",
  8843. soc->umac_reset_ctx.skel_enable);
  8844. }
  8845. /**
  8846. * dp_umac_rst_skel_enable_get(): Get skel dbg flag for umac reset
  8847. * @soc: dp soc handle
  8848. *
  8849. * Return: enable/disable flag
  8850. */
  8851. static bool dp_umac_rst_skel_enable_get(struct dp_soc *soc)
  8852. {
  8853. return soc->umac_reset_ctx.skel_enable;
  8854. }
  8855. #else
  8856. static void dp_umac_rst_skel_enable_update(struct dp_soc *soc, bool en)
  8857. {
  8858. }
  8859. static bool dp_umac_rst_skel_enable_get(struct dp_soc *soc)
  8860. {
  8861. return false;
  8862. }
  8863. #endif
  8864. /**
  8865. * dp_print_host_stats()- Function to print the stats aggregated at host
  8866. * @vdev_handle: DP_VDEV handle
  8867. * @req: host stats type
  8868. * @soc: dp soc handler
  8869. *
  8870. * Return: 0 on success, print error message in case of failure
  8871. */
  8872. static int
  8873. dp_print_host_stats(struct dp_vdev *vdev,
  8874. struct cdp_txrx_stats_req *req,
  8875. struct dp_soc *soc)
  8876. {
  8877. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  8878. enum cdp_host_txrx_stats type =
  8879. dp_stats_mapping_table[req->stats][STATS_HOST];
  8880. dp_aggregate_pdev_stats(pdev);
  8881. switch (type) {
  8882. case TXRX_CLEAR_STATS:
  8883. dp_txrx_host_stats_clr(vdev, soc);
  8884. break;
  8885. case TXRX_RX_RATE_STATS:
  8886. dp_print_rx_rates(vdev);
  8887. break;
  8888. case TXRX_TX_RATE_STATS:
  8889. dp_print_tx_rates(vdev);
  8890. break;
  8891. case TXRX_TX_HOST_STATS:
  8892. dp_print_pdev_tx_stats(pdev);
  8893. dp_print_soc_tx_stats(pdev->soc);
  8894. break;
  8895. case TXRX_RX_HOST_STATS:
  8896. dp_print_pdev_rx_stats(pdev);
  8897. dp_print_soc_rx_stats(pdev->soc);
  8898. break;
  8899. case TXRX_AST_STATS:
  8900. dp_print_ast_stats(pdev->soc);
  8901. dp_print_mec_stats(pdev->soc);
  8902. dp_print_peer_table(vdev);
  8903. break;
  8904. case TXRX_SRNG_PTR_STATS:
  8905. dp_print_ring_stats(pdev);
  8906. break;
  8907. case TXRX_RX_MON_STATS:
  8908. dp_monitor_print_pdev_rx_mon_stats(pdev);
  8909. break;
  8910. case TXRX_REO_QUEUE_STATS:
  8911. dp_get_host_peer_stats((struct cdp_soc_t *)pdev->soc,
  8912. req->peer_addr);
  8913. break;
  8914. case TXRX_SOC_CFG_PARAMS:
  8915. dp_print_soc_cfg_params(pdev->soc);
  8916. break;
  8917. case TXRX_PDEV_CFG_PARAMS:
  8918. dp_print_pdev_cfg_params(pdev);
  8919. break;
  8920. case TXRX_NAPI_STATS:
  8921. dp_print_napi_stats(pdev->soc);
  8922. break;
  8923. case TXRX_SOC_INTERRUPT_STATS:
  8924. dp_print_soc_interrupt_stats(pdev->soc);
  8925. break;
  8926. case TXRX_SOC_FSE_STATS:
  8927. dp_rx_dump_fisa_table(pdev->soc);
  8928. break;
  8929. case TXRX_HAL_REG_WRITE_STATS:
  8930. hal_dump_reg_write_stats(pdev->soc->hal_soc);
  8931. hal_dump_reg_write_srng_stats(pdev->soc->hal_soc);
  8932. break;
  8933. case TXRX_SOC_REO_HW_DESC_DUMP:
  8934. dp_get_rx_reo_queue_info((struct cdp_soc_t *)pdev->soc,
  8935. vdev->vdev_id);
  8936. break;
  8937. case TXRX_SOC_WBM_IDLE_HPTP_DUMP:
  8938. dp_dump_wbm_idle_hptp(pdev->soc, pdev);
  8939. break;
  8940. case TXRX_SRNG_USAGE_WM_STATS:
  8941. /* Dump usage watermark stats for all SRNGs */
  8942. dp_dump_srng_high_wm_stats(soc, 0xFF);
  8943. break;
  8944. default:
  8945. dp_info("Wrong Input For TxRx Host Stats");
  8946. dp_txrx_stats_help();
  8947. break;
  8948. }
  8949. return 0;
  8950. }
  8951. /*
  8952. * dp_pdev_tid_stats_ingress_inc
  8953. * @pdev: pdev handle
  8954. * @val: increase in value
  8955. *
  8956. * Return: void
  8957. */
  8958. static void
  8959. dp_pdev_tid_stats_ingress_inc(struct dp_pdev *pdev, uint32_t val)
  8960. {
  8961. pdev->stats.tid_stats.ingress_stack += val;
  8962. }
  8963. /*
  8964. * dp_pdev_tid_stats_osif_drop
  8965. * @pdev: pdev handle
  8966. * @val: increase in value
  8967. *
  8968. * Return: void
  8969. */
  8970. static void
  8971. dp_pdev_tid_stats_osif_drop(struct dp_pdev *pdev, uint32_t val)
  8972. {
  8973. pdev->stats.tid_stats.osif_drop += val;
  8974. }
  8975. /*
  8976. * dp_get_fw_peer_stats()- function to print peer stats
  8977. * @soc: soc handle
  8978. * @pdev_id : id of the pdev handle
  8979. * @mac_addr: mac address of the peer
  8980. * @cap: Type of htt stats requested
  8981. * @is_wait: if set, wait on completion from firmware response
  8982. *
  8983. * Currently Supporting only MAC ID based requests Only
  8984. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  8985. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  8986. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  8987. *
  8988. * Return: QDF_STATUS
  8989. */
  8990. static QDF_STATUS
  8991. dp_get_fw_peer_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  8992. uint8_t *mac_addr,
  8993. uint32_t cap, uint32_t is_wait)
  8994. {
  8995. int i;
  8996. uint32_t config_param0 = 0;
  8997. uint32_t config_param1 = 0;
  8998. uint32_t config_param2 = 0;
  8999. uint32_t config_param3 = 0;
  9000. struct dp_pdev *pdev =
  9001. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  9002. pdev_id);
  9003. if (!pdev)
  9004. return QDF_STATUS_E_FAILURE;
  9005. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  9006. config_param0 |= (1 << (cap + 1));
  9007. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  9008. config_param1 |= (1 << i);
  9009. }
  9010. config_param2 |= (mac_addr[0] & 0x000000ff);
  9011. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  9012. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  9013. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  9014. config_param3 |= (mac_addr[4] & 0x000000ff);
  9015. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  9016. if (is_wait) {
  9017. qdf_event_reset(&pdev->fw_peer_stats_event);
  9018. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  9019. config_param0, config_param1,
  9020. config_param2, config_param3,
  9021. 0, DBG_STATS_COOKIE_DP_STATS, 0);
  9022. qdf_wait_single_event(&pdev->fw_peer_stats_event,
  9023. DP_FW_PEER_STATS_CMP_TIMEOUT_MSEC);
  9024. } else {
  9025. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  9026. config_param0, config_param1,
  9027. config_param2, config_param3,
  9028. 0, DBG_STATS_COOKIE_DEFAULT, 0);
  9029. }
  9030. return QDF_STATUS_SUCCESS;
  9031. }
  9032. /* This struct definition will be removed from here
  9033. * once it get added in FW headers*/
  9034. struct httstats_cmd_req {
  9035. uint32_t config_param0;
  9036. uint32_t config_param1;
  9037. uint32_t config_param2;
  9038. uint32_t config_param3;
  9039. int cookie;
  9040. u_int8_t stats_id;
  9041. };
  9042. /*
  9043. * dp_get_htt_stats: function to process the httstas request
  9044. * @soc: DP soc handle
  9045. * @pdev_id: id of pdev handle
  9046. * @data: pointer to request data
  9047. * @data_len: length for request data
  9048. *
  9049. * return: QDF_STATUS
  9050. */
  9051. static QDF_STATUS
  9052. dp_get_htt_stats(struct cdp_soc_t *soc, uint8_t pdev_id, void *data,
  9053. uint32_t data_len)
  9054. {
  9055. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  9056. struct dp_pdev *pdev =
  9057. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  9058. pdev_id);
  9059. if (!pdev)
  9060. return QDF_STATUS_E_FAILURE;
  9061. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  9062. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  9063. req->config_param0, req->config_param1,
  9064. req->config_param2, req->config_param3,
  9065. req->cookie, DBG_STATS_COOKIE_DEFAULT, 0);
  9066. return QDF_STATUS_SUCCESS;
  9067. }
  9068. /**
  9069. * dp_set_pdev_tidmap_prty_wifi3(): update tidmap priority in pdev
  9070. * @pdev: DP_PDEV handle
  9071. * @prio: tidmap priority value passed by the user
  9072. *
  9073. * Return: QDF_STATUS_SUCCESS on success
  9074. */
  9075. static QDF_STATUS dp_set_pdev_tidmap_prty_wifi3(struct dp_pdev *pdev,
  9076. uint8_t prio)
  9077. {
  9078. struct dp_soc *soc = pdev->soc;
  9079. soc->tidmap_prty = prio;
  9080. hal_tx_set_tidmap_prty(soc->hal_soc, prio);
  9081. return QDF_STATUS_SUCCESS;
  9082. }
  9083. /*
  9084. * dp_get_peer_param: function to get parameters in peer
  9085. * @cdp_soc: DP soc handle
  9086. * @vdev_id: id of vdev handle
  9087. * @peer_mac: peer mac address
  9088. * @param: parameter type to be set
  9089. * @val : address of buffer
  9090. *
  9091. * Return: val
  9092. */
  9093. static QDF_STATUS dp_get_peer_param(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9094. uint8_t *peer_mac,
  9095. enum cdp_peer_param_type param,
  9096. cdp_config_param_type *val)
  9097. {
  9098. return QDF_STATUS_SUCCESS;
  9099. }
  9100. /*
  9101. * dp_set_peer_param: function to set parameters in peer
  9102. * @cdp_soc: DP soc handle
  9103. * @vdev_id: id of vdev handle
  9104. * @peer_mac: peer mac address
  9105. * @param: parameter type to be set
  9106. * @val: value of parameter to be set
  9107. *
  9108. * Return: 0 for success. nonzero for failure.
  9109. */
  9110. static QDF_STATUS dp_set_peer_param(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9111. uint8_t *peer_mac,
  9112. enum cdp_peer_param_type param,
  9113. cdp_config_param_type val)
  9114. {
  9115. struct dp_peer *peer =
  9116. dp_peer_get_tgt_peer_hash_find((struct dp_soc *)cdp_soc,
  9117. peer_mac, 0, vdev_id,
  9118. DP_MOD_ID_CDP);
  9119. struct dp_txrx_peer *txrx_peer;
  9120. if (!peer)
  9121. return QDF_STATUS_E_FAILURE;
  9122. txrx_peer = peer->txrx_peer;
  9123. if (!txrx_peer) {
  9124. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9125. return QDF_STATUS_E_FAILURE;
  9126. }
  9127. switch (param) {
  9128. case CDP_CONFIG_NAWDS:
  9129. txrx_peer->nawds_enabled = val.cdp_peer_param_nawds;
  9130. break;
  9131. case CDP_CONFIG_ISOLATION:
  9132. dp_set_peer_isolation(txrx_peer, val.cdp_peer_param_isolation);
  9133. break;
  9134. case CDP_CONFIG_IN_TWT:
  9135. txrx_peer->in_twt = !!(val.cdp_peer_param_in_twt);
  9136. break;
  9137. default:
  9138. break;
  9139. }
  9140. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9141. return QDF_STATUS_SUCCESS;
  9142. }
  9143. /*
  9144. * dp_get_pdev_param: function to get parameters from pdev
  9145. * @cdp_soc: DP soc handle
  9146. * @pdev_id: id of pdev handle
  9147. * @param: parameter type to be get
  9148. * @value : buffer for value
  9149. *
  9150. * Return: status
  9151. */
  9152. static QDF_STATUS dp_get_pdev_param(struct cdp_soc_t *cdp_soc, uint8_t pdev_id,
  9153. enum cdp_pdev_param_type param,
  9154. cdp_config_param_type *val)
  9155. {
  9156. struct cdp_pdev *pdev = (struct cdp_pdev *)
  9157. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)cdp_soc,
  9158. pdev_id);
  9159. if (!pdev)
  9160. return QDF_STATUS_E_FAILURE;
  9161. switch (param) {
  9162. case CDP_CONFIG_VOW:
  9163. val->cdp_pdev_param_cfg_vow =
  9164. ((struct dp_pdev *)pdev)->delay_stats_flag;
  9165. break;
  9166. case CDP_TX_PENDING:
  9167. val->cdp_pdev_param_tx_pending = dp_get_tx_pending(pdev);
  9168. break;
  9169. case CDP_FILTER_MCAST_DATA:
  9170. val->cdp_pdev_param_fltr_mcast =
  9171. dp_monitor_pdev_get_filter_mcast_data(pdev);
  9172. break;
  9173. case CDP_FILTER_NO_DATA:
  9174. val->cdp_pdev_param_fltr_none =
  9175. dp_monitor_pdev_get_filter_non_data(pdev);
  9176. break;
  9177. case CDP_FILTER_UCAST_DATA:
  9178. val->cdp_pdev_param_fltr_ucast =
  9179. dp_monitor_pdev_get_filter_ucast_data(pdev);
  9180. break;
  9181. case CDP_MONITOR_CHANNEL:
  9182. val->cdp_pdev_param_monitor_chan =
  9183. dp_monitor_get_chan_num((struct dp_pdev *)pdev);
  9184. break;
  9185. case CDP_MONITOR_FREQUENCY:
  9186. val->cdp_pdev_param_mon_freq =
  9187. dp_monitor_get_chan_freq((struct dp_pdev *)pdev);
  9188. break;
  9189. default:
  9190. return QDF_STATUS_E_FAILURE;
  9191. }
  9192. return QDF_STATUS_SUCCESS;
  9193. }
  9194. /*
  9195. * dp_set_pdev_param: function to set parameters in pdev
  9196. * @cdp_soc: DP soc handle
  9197. * @pdev_id: id of pdev handle
  9198. * @param: parameter type to be set
  9199. * @val: value of parameter to be set
  9200. *
  9201. * Return: 0 for success. nonzero for failure.
  9202. */
  9203. static QDF_STATUS dp_set_pdev_param(struct cdp_soc_t *cdp_soc, uint8_t pdev_id,
  9204. enum cdp_pdev_param_type param,
  9205. cdp_config_param_type val)
  9206. {
  9207. int target_type;
  9208. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  9209. struct dp_pdev *pdev =
  9210. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)cdp_soc,
  9211. pdev_id);
  9212. enum reg_wifi_band chan_band;
  9213. if (!pdev)
  9214. return QDF_STATUS_E_FAILURE;
  9215. target_type = hal_get_target_type(soc->hal_soc);
  9216. switch (target_type) {
  9217. case TARGET_TYPE_QCA6750:
  9218. pdev->ch_band_lmac_id_mapping[REG_BAND_2G] = DP_MAC0_LMAC_ID;
  9219. pdev->ch_band_lmac_id_mapping[REG_BAND_5G] = DP_MAC0_LMAC_ID;
  9220. pdev->ch_band_lmac_id_mapping[REG_BAND_6G] = DP_MAC0_LMAC_ID;
  9221. break;
  9222. case TARGET_TYPE_KIWI:
  9223. case TARGET_TYPE_MANGO:
  9224. pdev->ch_band_lmac_id_mapping[REG_BAND_2G] = DP_MAC0_LMAC_ID;
  9225. pdev->ch_band_lmac_id_mapping[REG_BAND_5G] = DP_MAC0_LMAC_ID;
  9226. pdev->ch_band_lmac_id_mapping[REG_BAND_6G] = DP_MAC0_LMAC_ID;
  9227. break;
  9228. default:
  9229. pdev->ch_band_lmac_id_mapping[REG_BAND_2G] = DP_MAC1_LMAC_ID;
  9230. pdev->ch_band_lmac_id_mapping[REG_BAND_5G] = DP_MAC0_LMAC_ID;
  9231. pdev->ch_band_lmac_id_mapping[REG_BAND_6G] = DP_MAC0_LMAC_ID;
  9232. break;
  9233. }
  9234. switch (param) {
  9235. case CDP_CONFIG_TX_CAPTURE:
  9236. return dp_monitor_config_debug_sniffer(pdev,
  9237. val.cdp_pdev_param_tx_capture);
  9238. case CDP_CONFIG_DEBUG_SNIFFER:
  9239. return dp_monitor_config_debug_sniffer(pdev,
  9240. val.cdp_pdev_param_dbg_snf);
  9241. case CDP_CONFIG_BPR_ENABLE:
  9242. return dp_monitor_set_bpr_enable(pdev,
  9243. val.cdp_pdev_param_bpr_enable);
  9244. case CDP_CONFIG_PRIMARY_RADIO:
  9245. pdev->is_primary = val.cdp_pdev_param_primary_radio;
  9246. break;
  9247. case CDP_CONFIG_CAPTURE_LATENCY:
  9248. pdev->latency_capture_enable = val.cdp_pdev_param_cptr_latcy;
  9249. break;
  9250. case CDP_INGRESS_STATS:
  9251. dp_pdev_tid_stats_ingress_inc(pdev,
  9252. val.cdp_pdev_param_ingrs_stats);
  9253. break;
  9254. case CDP_OSIF_DROP:
  9255. dp_pdev_tid_stats_osif_drop(pdev,
  9256. val.cdp_pdev_param_osif_drop);
  9257. break;
  9258. case CDP_CONFIG_ENH_RX_CAPTURE:
  9259. return dp_monitor_config_enh_rx_capture(pdev,
  9260. val.cdp_pdev_param_en_rx_cap);
  9261. case CDP_CONFIG_ENH_TX_CAPTURE:
  9262. return dp_monitor_config_enh_tx_capture(pdev,
  9263. val.cdp_pdev_param_en_tx_cap);
  9264. case CDP_CONFIG_HMMC_TID_OVERRIDE:
  9265. pdev->hmmc_tid_override_en = val.cdp_pdev_param_hmmc_tid_ovrd;
  9266. break;
  9267. case CDP_CONFIG_HMMC_TID_VALUE:
  9268. pdev->hmmc_tid = val.cdp_pdev_param_hmmc_tid;
  9269. break;
  9270. case CDP_CHAN_NOISE_FLOOR:
  9271. pdev->chan_noise_floor = val.cdp_pdev_param_chn_noise_flr;
  9272. break;
  9273. case CDP_TIDMAP_PRTY:
  9274. dp_set_pdev_tidmap_prty_wifi3(pdev,
  9275. val.cdp_pdev_param_tidmap_prty);
  9276. break;
  9277. case CDP_FILTER_NEIGH_PEERS:
  9278. dp_monitor_set_filter_neigh_peers(pdev,
  9279. val.cdp_pdev_param_fltr_neigh_peers);
  9280. break;
  9281. case CDP_MONITOR_CHANNEL:
  9282. dp_monitor_set_chan_num(pdev, val.cdp_pdev_param_monitor_chan);
  9283. break;
  9284. case CDP_MONITOR_FREQUENCY:
  9285. chan_band = wlan_reg_freq_to_band(val.cdp_pdev_param_mon_freq);
  9286. dp_monitor_set_chan_freq(pdev, val.cdp_pdev_param_mon_freq);
  9287. dp_monitor_set_chan_band(pdev, chan_band);
  9288. break;
  9289. case CDP_CONFIG_BSS_COLOR:
  9290. dp_monitor_set_bsscolor(pdev, val.cdp_pdev_param_bss_color);
  9291. break;
  9292. case CDP_SET_ATF_STATS_ENABLE:
  9293. dp_monitor_set_atf_stats_enable(pdev,
  9294. val.cdp_pdev_param_atf_stats_enable);
  9295. break;
  9296. case CDP_CONFIG_SPECIAL_VAP:
  9297. dp_monitor_pdev_config_scan_spcl_vap(pdev,
  9298. val.cdp_pdev_param_config_special_vap);
  9299. dp_monitor_vdev_set_monitor_mode_buf_rings(pdev);
  9300. break;
  9301. case CDP_RESET_SCAN_SPCL_VAP_STATS_ENABLE:
  9302. dp_monitor_pdev_reset_scan_spcl_vap_stats_enable(pdev,
  9303. val.cdp_pdev_param_reset_scan_spcl_vap_stats_enable);
  9304. break;
  9305. case CDP_CONFIG_ENHANCED_STATS_ENABLE:
  9306. pdev->enhanced_stats_en = val.cdp_pdev_param_enhanced_stats_enable;
  9307. break;
  9308. case CDP_ISOLATION:
  9309. pdev->isolation = val.cdp_pdev_param_isolation;
  9310. break;
  9311. case CDP_CONFIG_UNDECODED_METADATA_CAPTURE_ENABLE:
  9312. return dp_monitor_config_undecoded_metadata_capture(pdev,
  9313. val.cdp_pdev_param_undecoded_metadata_enable);
  9314. break;
  9315. default:
  9316. return QDF_STATUS_E_INVAL;
  9317. }
  9318. return QDF_STATUS_SUCCESS;
  9319. }
  9320. #ifdef QCA_UNDECODED_METADATA_SUPPORT
  9321. static
  9322. QDF_STATUS dp_set_pdev_phyrx_error_mask(struct cdp_soc_t *cdp_soc,
  9323. uint8_t pdev_id, uint32_t mask,
  9324. uint32_t mask_cont)
  9325. {
  9326. struct dp_pdev *pdev =
  9327. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)cdp_soc,
  9328. pdev_id);
  9329. if (!pdev)
  9330. return QDF_STATUS_E_FAILURE;
  9331. return dp_monitor_config_undecoded_metadata_phyrx_error_mask(pdev,
  9332. mask, mask_cont);
  9333. }
  9334. static
  9335. QDF_STATUS dp_get_pdev_phyrx_error_mask(struct cdp_soc_t *cdp_soc,
  9336. uint8_t pdev_id, uint32_t *mask,
  9337. uint32_t *mask_cont)
  9338. {
  9339. struct dp_pdev *pdev =
  9340. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)cdp_soc,
  9341. pdev_id);
  9342. if (!pdev)
  9343. return QDF_STATUS_E_FAILURE;
  9344. return dp_monitor_get_undecoded_metadata_phyrx_error_mask(pdev,
  9345. mask, mask_cont);
  9346. }
  9347. #endif
  9348. #ifdef QCA_PEER_EXT_STATS
  9349. static void dp_rx_update_peer_delay_stats(struct dp_soc *soc,
  9350. qdf_nbuf_t nbuf)
  9351. {
  9352. struct dp_peer *peer = NULL;
  9353. uint16_t peer_id, ring_id;
  9354. uint8_t tid = qdf_nbuf_get_tid_val(nbuf);
  9355. struct dp_peer_delay_stats *delay_stats = NULL;
  9356. peer_id = QDF_NBUF_CB_RX_PEER_ID(nbuf);
  9357. if (peer_id > soc->max_peer_id)
  9358. return;
  9359. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_CDP);
  9360. if (qdf_unlikely(!peer))
  9361. return;
  9362. if (qdf_unlikely(!peer->txrx_peer)) {
  9363. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9364. return;
  9365. }
  9366. if (qdf_likely(peer->txrx_peer->delay_stats)) {
  9367. delay_stats = peer->txrx_peer->delay_stats;
  9368. ring_id = QDF_NBUF_CB_RX_CTX_ID(nbuf);
  9369. dp_rx_compute_tid_delay(&delay_stats->delay_tid_stats[tid][ring_id],
  9370. nbuf);
  9371. }
  9372. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9373. }
  9374. #else
  9375. static inline void dp_rx_update_peer_delay_stats(struct dp_soc *soc,
  9376. qdf_nbuf_t nbuf)
  9377. {
  9378. }
  9379. #endif
  9380. /*
  9381. * dp_calculate_delay_stats: function to get rx delay stats
  9382. * @cdp_soc: DP soc handle
  9383. * @vdev_id: id of DP vdev handle
  9384. * @nbuf: skb
  9385. *
  9386. * Return: QDF_STATUS
  9387. */
  9388. static QDF_STATUS
  9389. dp_calculate_delay_stats(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9390. qdf_nbuf_t nbuf)
  9391. {
  9392. struct dp_soc *soc = cdp_soc_t_to_dp_soc(cdp_soc);
  9393. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  9394. DP_MOD_ID_CDP);
  9395. if (!vdev)
  9396. return QDF_STATUS_SUCCESS;
  9397. if (vdev->pdev->delay_stats_flag)
  9398. dp_rx_compute_delay(vdev, nbuf);
  9399. else
  9400. dp_rx_update_peer_delay_stats(soc, nbuf);
  9401. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9402. return QDF_STATUS_SUCCESS;
  9403. }
  9404. /**
  9405. * dp_get_vdev_param() - function to get parameters from vdev
  9406. * @cdp_soc: DP soc handle
  9407. * @vdev_id: id of DP vdev handle
  9408. * @param: parameter type to get value
  9409. * @val: buffer address
  9410. *
  9411. * Return: status
  9412. */
  9413. static QDF_STATUS dp_get_vdev_param(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9414. enum cdp_vdev_param_type param,
  9415. cdp_config_param_type *val)
  9416. {
  9417. struct dp_soc *soc = cdp_soc_t_to_dp_soc(cdp_soc);
  9418. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  9419. DP_MOD_ID_CDP);
  9420. if (!vdev)
  9421. return QDF_STATUS_E_FAILURE;
  9422. switch (param) {
  9423. case CDP_ENABLE_WDS:
  9424. val->cdp_vdev_param_wds = vdev->wds_enabled;
  9425. break;
  9426. case CDP_ENABLE_MEC:
  9427. val->cdp_vdev_param_mec = vdev->mec_enabled;
  9428. break;
  9429. case CDP_ENABLE_DA_WAR:
  9430. val->cdp_vdev_param_da_war = vdev->pdev->soc->da_war_enabled;
  9431. break;
  9432. case CDP_ENABLE_IGMP_MCAST_EN:
  9433. val->cdp_vdev_param_igmp_mcast_en = vdev->igmp_mcast_enhanc_en;
  9434. break;
  9435. case CDP_ENABLE_MCAST_EN:
  9436. val->cdp_vdev_param_mcast_en = vdev->mcast_enhancement_en;
  9437. break;
  9438. case CDP_ENABLE_HLOS_TID_OVERRIDE:
  9439. val->cdp_vdev_param_hlos_tid_override =
  9440. dp_vdev_get_hlos_tid_override((struct cdp_vdev *)vdev);
  9441. break;
  9442. case CDP_ENABLE_PEER_AUTHORIZE:
  9443. val->cdp_vdev_param_peer_authorize =
  9444. vdev->peer_authorize;
  9445. break;
  9446. case CDP_TX_ENCAP_TYPE:
  9447. val->cdp_vdev_param_tx_encap = vdev->tx_encap_type;
  9448. break;
  9449. case CDP_ENABLE_CIPHER:
  9450. val->cdp_vdev_param_cipher_en = vdev->sec_type;
  9451. break;
  9452. #ifdef WLAN_SUPPORT_MESH_LATENCY
  9453. case CDP_ENABLE_PEER_TID_LATENCY:
  9454. val->cdp_vdev_param_peer_tid_latency_enable =
  9455. vdev->peer_tid_latency_enabled;
  9456. break;
  9457. case CDP_SET_VAP_MESH_TID:
  9458. val->cdp_vdev_param_mesh_tid =
  9459. vdev->mesh_tid_latency_config.latency_tid;
  9460. break;
  9461. #endif
  9462. case CDP_DROP_3ADDR_MCAST:
  9463. val->cdp_drop_3addr_mcast = vdev->drop_3addr_mcast;
  9464. break;
  9465. case CDP_SET_MCAST_VDEV:
  9466. soc->arch_ops.txrx_get_vdev_mcast_param(soc, vdev, val);
  9467. break;
  9468. default:
  9469. dp_cdp_err("%pK: param value %d is wrong",
  9470. soc, param);
  9471. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9472. return QDF_STATUS_E_FAILURE;
  9473. }
  9474. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9475. return QDF_STATUS_SUCCESS;
  9476. }
  9477. /**
  9478. * dp_set_vdev_param() - function to set parameters in vdev
  9479. * @cdp_soc: DP soc handle
  9480. * @vdev_id: id of DP vdev handle
  9481. * @param: parameter type to get value
  9482. * @val: value
  9483. *
  9484. * Return: QDF_STATUS
  9485. */
  9486. static QDF_STATUS
  9487. dp_set_vdev_param(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9488. enum cdp_vdev_param_type param, cdp_config_param_type val)
  9489. {
  9490. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  9491. struct dp_vdev *vdev =
  9492. dp_vdev_get_ref_by_id(dsoc, vdev_id, DP_MOD_ID_CDP);
  9493. uint32_t var = 0;
  9494. if (!vdev)
  9495. return QDF_STATUS_E_FAILURE;
  9496. switch (param) {
  9497. case CDP_ENABLE_WDS:
  9498. dp_cdp_err("%pK: wds_enable %d for vdev(%pK) id(%d)\n",
  9499. dsoc, val.cdp_vdev_param_wds, vdev, vdev->vdev_id);
  9500. vdev->wds_enabled = val.cdp_vdev_param_wds;
  9501. break;
  9502. case CDP_ENABLE_MEC:
  9503. dp_cdp_err("%pK: mec_enable %d for vdev(%pK) id(%d)\n",
  9504. dsoc, val.cdp_vdev_param_mec, vdev, vdev->vdev_id);
  9505. vdev->mec_enabled = val.cdp_vdev_param_mec;
  9506. break;
  9507. case CDP_ENABLE_DA_WAR:
  9508. dp_cdp_err("%pK: da_war_enable %d for vdev(%pK) id(%d)\n",
  9509. dsoc, val.cdp_vdev_param_da_war, vdev, vdev->vdev_id);
  9510. vdev->pdev->soc->da_war_enabled = val.cdp_vdev_param_da_war;
  9511. dp_wds_flush_ast_table_wifi3(((struct cdp_soc_t *)
  9512. vdev->pdev->soc));
  9513. break;
  9514. case CDP_ENABLE_NAWDS:
  9515. vdev->nawds_enabled = val.cdp_vdev_param_nawds;
  9516. break;
  9517. case CDP_ENABLE_MCAST_EN:
  9518. vdev->mcast_enhancement_en = val.cdp_vdev_param_mcast_en;
  9519. break;
  9520. case CDP_ENABLE_IGMP_MCAST_EN:
  9521. vdev->igmp_mcast_enhanc_en = val.cdp_vdev_param_igmp_mcast_en;
  9522. break;
  9523. case CDP_ENABLE_PROXYSTA:
  9524. vdev->proxysta_vdev = val.cdp_vdev_param_proxysta;
  9525. break;
  9526. case CDP_UPDATE_TDLS_FLAGS:
  9527. vdev->tdls_link_connected = val.cdp_vdev_param_tdls_flags;
  9528. break;
  9529. case CDP_CFG_WDS_AGING_TIMER:
  9530. var = val.cdp_vdev_param_aging_tmr;
  9531. if (!var)
  9532. qdf_timer_stop(&vdev->pdev->soc->ast_aging_timer);
  9533. else if (var != vdev->wds_aging_timer_val)
  9534. qdf_timer_mod(&vdev->pdev->soc->ast_aging_timer, var);
  9535. vdev->wds_aging_timer_val = var;
  9536. break;
  9537. case CDP_ENABLE_AP_BRIDGE:
  9538. if (wlan_op_mode_sta != vdev->opmode)
  9539. vdev->ap_bridge_enabled = val.cdp_vdev_param_ap_brdg_en;
  9540. else
  9541. vdev->ap_bridge_enabled = false;
  9542. break;
  9543. case CDP_ENABLE_CIPHER:
  9544. vdev->sec_type = val.cdp_vdev_param_cipher_en;
  9545. break;
  9546. case CDP_ENABLE_QWRAP_ISOLATION:
  9547. vdev->isolation_vdev = val.cdp_vdev_param_qwrap_isolation;
  9548. break;
  9549. case CDP_UPDATE_MULTIPASS:
  9550. vdev->multipass_en = val.cdp_vdev_param_update_multipass;
  9551. break;
  9552. case CDP_TX_ENCAP_TYPE:
  9553. vdev->tx_encap_type = val.cdp_vdev_param_tx_encap;
  9554. break;
  9555. case CDP_RX_DECAP_TYPE:
  9556. vdev->rx_decap_type = val.cdp_vdev_param_rx_decap;
  9557. break;
  9558. case CDP_TID_VDEV_PRTY:
  9559. vdev->tidmap_prty = val.cdp_vdev_param_tidmap_prty;
  9560. break;
  9561. case CDP_TIDMAP_TBL_ID:
  9562. vdev->tidmap_tbl_id = val.cdp_vdev_param_tidmap_tbl_id;
  9563. break;
  9564. #ifdef MESH_MODE_SUPPORT
  9565. case CDP_MESH_RX_FILTER:
  9566. dp_vdev_set_mesh_rx_filter((struct cdp_vdev *)vdev,
  9567. val.cdp_vdev_param_mesh_rx_filter);
  9568. break;
  9569. case CDP_MESH_MODE:
  9570. dp_vdev_set_mesh_mode((struct cdp_vdev *)vdev,
  9571. val.cdp_vdev_param_mesh_mode);
  9572. break;
  9573. #endif
  9574. case CDP_ENABLE_HLOS_TID_OVERRIDE:
  9575. dp_info("vdev_id %d enable hlod tid override %d", vdev_id,
  9576. val.cdp_vdev_param_hlos_tid_override);
  9577. dp_vdev_set_hlos_tid_override(vdev,
  9578. val.cdp_vdev_param_hlos_tid_override);
  9579. break;
  9580. #ifdef QCA_SUPPORT_WDS_EXTENDED
  9581. case CDP_CFG_WDS_EXT:
  9582. if (vdev->opmode == wlan_op_mode_ap)
  9583. vdev->wds_ext_enabled = val.cdp_vdev_param_wds_ext;
  9584. break;
  9585. #endif
  9586. case CDP_ENABLE_PEER_AUTHORIZE:
  9587. vdev->peer_authorize = val.cdp_vdev_param_peer_authorize;
  9588. break;
  9589. #ifdef WLAN_SUPPORT_MESH_LATENCY
  9590. case CDP_ENABLE_PEER_TID_LATENCY:
  9591. dp_info("vdev_id %d enable peer tid latency %d", vdev_id,
  9592. val.cdp_vdev_param_peer_tid_latency_enable);
  9593. vdev->peer_tid_latency_enabled =
  9594. val.cdp_vdev_param_peer_tid_latency_enable;
  9595. break;
  9596. case CDP_SET_VAP_MESH_TID:
  9597. dp_info("vdev_id %d enable peer tid latency %d", vdev_id,
  9598. val.cdp_vdev_param_mesh_tid);
  9599. vdev->mesh_tid_latency_config.latency_tid
  9600. = val.cdp_vdev_param_mesh_tid;
  9601. break;
  9602. #endif
  9603. #ifdef WLAN_VENDOR_SPECIFIC_BAR_UPDATE
  9604. case CDP_SKIP_BAR_UPDATE_AP:
  9605. dp_info("vdev_id %d skip BAR update: %u", vdev_id,
  9606. val.cdp_skip_bar_update);
  9607. vdev->skip_bar_update = val.cdp_skip_bar_update;
  9608. vdev->skip_bar_update_last_ts = 0;
  9609. break;
  9610. #endif
  9611. case CDP_DROP_3ADDR_MCAST:
  9612. dp_info("vdev_id %d drop 3 addr mcast :%d", vdev_id,
  9613. val.cdp_drop_3addr_mcast);
  9614. vdev->drop_3addr_mcast = val.cdp_drop_3addr_mcast;
  9615. break;
  9616. case CDP_ENABLE_WRAP:
  9617. vdev->wrap_vdev = val.cdp_vdev_param_wrap;
  9618. break;
  9619. #ifdef DP_TRAFFIC_END_INDICATION
  9620. case CDP_ENABLE_TRAFFIC_END_INDICATION:
  9621. vdev->traffic_end_ind_en = val.cdp_vdev_param_traffic_end_ind;
  9622. break;
  9623. #endif
  9624. default:
  9625. break;
  9626. }
  9627. dp_tx_vdev_update_search_flags((struct dp_vdev *)vdev);
  9628. dsoc->arch_ops.txrx_set_vdev_param(dsoc, vdev, param, val);
  9629. /* Update PDEV flags as VDEV flags are updated */
  9630. dp_pdev_update_fast_rx_flag(dsoc, vdev->pdev);
  9631. dp_vdev_unref_delete(dsoc, vdev, DP_MOD_ID_CDP);
  9632. return QDF_STATUS_SUCCESS;
  9633. }
  9634. /*
  9635. * dp_set_psoc_param: function to set parameters in psoc
  9636. * @cdp_soc : DP soc handle
  9637. * @param: parameter type to be set
  9638. * @val: value of parameter to be set
  9639. *
  9640. * return: QDF_STATUS
  9641. */
  9642. static QDF_STATUS
  9643. dp_set_psoc_param(struct cdp_soc_t *cdp_soc,
  9644. enum cdp_psoc_param_type param, cdp_config_param_type val)
  9645. {
  9646. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  9647. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = soc->wlan_cfg_ctx;
  9648. switch (param) {
  9649. case CDP_ENABLE_RATE_STATS:
  9650. soc->peerstats_enabled = val.cdp_psoc_param_en_rate_stats;
  9651. break;
  9652. case CDP_SET_NSS_CFG:
  9653. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx,
  9654. val.cdp_psoc_param_en_nss_cfg);
  9655. /*
  9656. * TODO: masked out based on the per offloaded radio
  9657. */
  9658. switch (val.cdp_psoc_param_en_nss_cfg) {
  9659. case dp_nss_cfg_default:
  9660. break;
  9661. case dp_nss_cfg_first_radio:
  9662. /*
  9663. * This configuration is valid for single band radio which
  9664. * is also NSS offload.
  9665. */
  9666. case dp_nss_cfg_dbdc:
  9667. case dp_nss_cfg_dbtc:
  9668. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  9669. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  9670. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  9671. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  9672. break;
  9673. default:
  9674. dp_cdp_err("%pK: Invalid offload config %d",
  9675. soc, val.cdp_psoc_param_en_nss_cfg);
  9676. }
  9677. dp_cdp_err("%pK: nss-wifi<0> nss config is enabled"
  9678. , soc);
  9679. break;
  9680. case CDP_SET_PREFERRED_HW_MODE:
  9681. soc->preferred_hw_mode = val.cdp_psoc_param_preferred_hw_mode;
  9682. break;
  9683. case CDP_IPA_ENABLE:
  9684. soc->wlan_cfg_ctx->ipa_enabled = val.cdp_ipa_enabled;
  9685. break;
  9686. case CDP_CFG_VDEV_STATS_HW_OFFLOAD:
  9687. wlan_cfg_set_vdev_stats_hw_offload_config(wlan_cfg_ctx,
  9688. val.cdp_psoc_param_vdev_stats_hw_offload);
  9689. break;
  9690. case CDP_SAWF_ENABLE:
  9691. wlan_cfg_set_sawf_config(wlan_cfg_ctx, val.cdp_sawf_enabled);
  9692. break;
  9693. case CDP_UMAC_RST_SKEL_ENABLE:
  9694. dp_umac_rst_skel_enable_update(soc, val.cdp_umac_rst_skel);
  9695. break;
  9696. case CDP_SAWF_STATS:
  9697. wlan_cfg_set_sawf_stats_config(wlan_cfg_ctx,
  9698. val.cdp_sawf_stats);
  9699. break;
  9700. default:
  9701. break;
  9702. }
  9703. return QDF_STATUS_SUCCESS;
  9704. }
  9705. /*
  9706. * dp_get_psoc_param: function to get parameters in soc
  9707. * @cdp_soc : DP soc handle
  9708. * @param: parameter type to be set
  9709. * @val: address of buffer
  9710. *
  9711. * return: status
  9712. */
  9713. static QDF_STATUS dp_get_psoc_param(struct cdp_soc_t *cdp_soc,
  9714. enum cdp_psoc_param_type param,
  9715. cdp_config_param_type *val)
  9716. {
  9717. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  9718. if (!soc)
  9719. return QDF_STATUS_E_FAILURE;
  9720. switch (param) {
  9721. case CDP_CFG_PEER_EXT_STATS:
  9722. val->cdp_psoc_param_pext_stats =
  9723. wlan_cfg_is_peer_ext_stats_enabled(soc->wlan_cfg_ctx);
  9724. break;
  9725. case CDP_CFG_VDEV_STATS_HW_OFFLOAD:
  9726. val->cdp_psoc_param_vdev_stats_hw_offload =
  9727. wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx);
  9728. break;
  9729. case CDP_UMAC_RST_SKEL_ENABLE:
  9730. val->cdp_umac_rst_skel = dp_umac_rst_skel_enable_get(soc);
  9731. break;
  9732. case CDP_PPEDS_ENABLE:
  9733. val->cdp_psoc_param_ppeds_enabled =
  9734. wlan_cfg_get_dp_soc_is_ppe_enabled(soc->wlan_cfg_ctx);
  9735. break;
  9736. default:
  9737. dp_warn("Invalid param");
  9738. break;
  9739. }
  9740. return QDF_STATUS_SUCCESS;
  9741. }
  9742. /*
  9743. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  9744. * @soc: DP_SOC handle
  9745. * @vdev_id: id of DP_VDEV handle
  9746. * @map_id:ID of map that needs to be updated
  9747. *
  9748. * Return: QDF_STATUS
  9749. */
  9750. static QDF_STATUS dp_set_vdev_dscp_tid_map_wifi3(ol_txrx_soc_handle cdp_soc,
  9751. uint8_t vdev_id,
  9752. uint8_t map_id)
  9753. {
  9754. cdp_config_param_type val;
  9755. struct dp_soc *soc = cdp_soc_t_to_dp_soc(cdp_soc);
  9756. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  9757. DP_MOD_ID_CDP);
  9758. if (vdev) {
  9759. vdev->dscp_tid_map_id = map_id;
  9760. val.cdp_vdev_param_dscp_tid_map_id = map_id;
  9761. soc->arch_ops.txrx_set_vdev_param(soc,
  9762. vdev,
  9763. CDP_UPDATE_DSCP_TO_TID_MAP,
  9764. val);
  9765. /* Updatr flag for transmit tid classification */
  9766. if (vdev->dscp_tid_map_id < soc->num_hw_dscp_tid_map)
  9767. vdev->skip_sw_tid_classification |=
  9768. DP_TX_HW_DSCP_TID_MAP_VALID;
  9769. else
  9770. vdev->skip_sw_tid_classification &=
  9771. ~DP_TX_HW_DSCP_TID_MAP_VALID;
  9772. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9773. return QDF_STATUS_SUCCESS;
  9774. }
  9775. return QDF_STATUS_E_FAILURE;
  9776. }
  9777. #ifdef DP_RATETABLE_SUPPORT
  9778. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  9779. int htflag, int gintval)
  9780. {
  9781. uint32_t rix;
  9782. uint16_t ratecode;
  9783. enum cdp_punctured_modes punc_mode = NO_PUNCTURE;
  9784. return dp_getrateindex((uint32_t)gintval, (uint16_t)mcs, 1,
  9785. (uint8_t)preamb, 1, punc_mode,
  9786. &rix, &ratecode);
  9787. }
  9788. #else
  9789. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  9790. int htflag, int gintval)
  9791. {
  9792. return 0;
  9793. }
  9794. #endif
  9795. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  9796. * @soc: DP soc handle
  9797. * @pdev_id: id of DP pdev handle
  9798. * @pdev_stats: buffer to copy to
  9799. *
  9800. * return : status success/failure
  9801. */
  9802. static QDF_STATUS
  9803. dp_txrx_get_pdev_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  9804. struct cdp_pdev_stats *pdev_stats)
  9805. {
  9806. struct dp_pdev *pdev =
  9807. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  9808. pdev_id);
  9809. if (!pdev)
  9810. return QDF_STATUS_E_FAILURE;
  9811. dp_aggregate_pdev_stats(pdev);
  9812. qdf_mem_copy(pdev_stats, &pdev->stats, sizeof(struct cdp_pdev_stats));
  9813. return QDF_STATUS_SUCCESS;
  9814. }
  9815. /* dp_txrx_update_vdev_me_stats(): Update vdev ME stats sent from CDP
  9816. * @vdev: DP vdev handle
  9817. * @buf: buffer containing specific stats structure
  9818. *
  9819. * Returns: void
  9820. */
  9821. static void dp_txrx_update_vdev_me_stats(struct dp_vdev *vdev,
  9822. void *buf)
  9823. {
  9824. struct cdp_tx_ingress_stats *host_stats = NULL;
  9825. if (!buf) {
  9826. dp_cdp_err("%pK: Invalid host stats buf", vdev->pdev->soc);
  9827. return;
  9828. }
  9829. host_stats = (struct cdp_tx_ingress_stats *)buf;
  9830. DP_STATS_INC_PKT(vdev, tx_i.mcast_en.mcast_pkt,
  9831. host_stats->mcast_en.mcast_pkt.num,
  9832. host_stats->mcast_en.mcast_pkt.bytes);
  9833. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_map_error,
  9834. host_stats->mcast_en.dropped_map_error);
  9835. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_self_mac,
  9836. host_stats->mcast_en.dropped_self_mac);
  9837. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_send_fail,
  9838. host_stats->mcast_en.dropped_send_fail);
  9839. DP_STATS_INC(vdev, tx_i.mcast_en.ucast,
  9840. host_stats->mcast_en.ucast);
  9841. DP_STATS_INC(vdev, tx_i.mcast_en.fail_seg_alloc,
  9842. host_stats->mcast_en.fail_seg_alloc);
  9843. DP_STATS_INC(vdev, tx_i.mcast_en.clone_fail,
  9844. host_stats->mcast_en.clone_fail);
  9845. }
  9846. /* dp_txrx_update_vdev_igmp_me_stats(): Update vdev IGMP ME stats sent from CDP
  9847. * @vdev: DP vdev handle
  9848. * @buf: buffer containing specific stats structure
  9849. *
  9850. * Returns: void
  9851. */
  9852. static void dp_txrx_update_vdev_igmp_me_stats(struct dp_vdev *vdev,
  9853. void *buf)
  9854. {
  9855. struct cdp_tx_ingress_stats *host_stats = NULL;
  9856. if (!buf) {
  9857. dp_cdp_err("%pK: Invalid host stats buf", vdev->pdev->soc);
  9858. return;
  9859. }
  9860. host_stats = (struct cdp_tx_ingress_stats *)buf;
  9861. DP_STATS_INC(vdev, tx_i.igmp_mcast_en.igmp_rcvd,
  9862. host_stats->igmp_mcast_en.igmp_rcvd);
  9863. DP_STATS_INC(vdev, tx_i.igmp_mcast_en.igmp_ucast_converted,
  9864. host_stats->igmp_mcast_en.igmp_ucast_converted);
  9865. }
  9866. /* dp_txrx_update_vdev_host_stats(): Update stats sent through CDP
  9867. * @soc: DP soc handle
  9868. * @vdev_id: id of DP vdev handle
  9869. * @buf: buffer containing specific stats structure
  9870. * @stats_id: stats type
  9871. *
  9872. * Returns: QDF_STATUS
  9873. */
  9874. static QDF_STATUS dp_txrx_update_vdev_host_stats(struct cdp_soc_t *soc_hdl,
  9875. uint8_t vdev_id,
  9876. void *buf,
  9877. uint16_t stats_id)
  9878. {
  9879. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  9880. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  9881. DP_MOD_ID_CDP);
  9882. if (!vdev) {
  9883. dp_cdp_err("%pK: Invalid vdev handle", soc);
  9884. return QDF_STATUS_E_FAILURE;
  9885. }
  9886. switch (stats_id) {
  9887. case DP_VDEV_STATS_PKT_CNT_ONLY:
  9888. break;
  9889. case DP_VDEV_STATS_TX_ME:
  9890. dp_txrx_update_vdev_me_stats(vdev, buf);
  9891. dp_txrx_update_vdev_igmp_me_stats(vdev, buf);
  9892. break;
  9893. default:
  9894. qdf_info("Invalid stats_id %d", stats_id);
  9895. break;
  9896. }
  9897. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9898. return QDF_STATUS_SUCCESS;
  9899. }
  9900. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  9901. * @soc: soc handle
  9902. * @vdev_id: id of vdev handle
  9903. * @peer_mac: mac of DP_PEER handle
  9904. * @peer_stats: buffer to copy to
  9905. * return : status success/failure
  9906. */
  9907. static QDF_STATUS
  9908. dp_txrx_get_peer_stats(struct cdp_soc_t *soc, uint8_t vdev_id,
  9909. uint8_t *peer_mac, struct cdp_peer_stats *peer_stats)
  9910. {
  9911. struct dp_peer *peer = NULL;
  9912. struct cdp_peer_info peer_info = { 0 };
  9913. DP_PEER_INFO_PARAMS_INIT(&peer_info, vdev_id, peer_mac, false,
  9914. CDP_WILD_PEER_TYPE);
  9915. peer = dp_peer_hash_find_wrapper((struct dp_soc *)soc, &peer_info,
  9916. DP_MOD_ID_CDP);
  9917. qdf_mem_zero(peer_stats, sizeof(struct cdp_peer_stats));
  9918. if (!peer)
  9919. return QDF_STATUS_E_FAILURE;
  9920. dp_get_peer_stats(peer, peer_stats);
  9921. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9922. return QDF_STATUS_SUCCESS;
  9923. }
  9924. /* dp_txrx_get_peer_stats_param - will return specified cdp_peer_stats
  9925. * @param soc - soc handle
  9926. * @param vdev_id - vdev_id of vdev object
  9927. * @param peer_mac - mac address of the peer
  9928. * @param type - enum of required stats
  9929. * @param buf - buffer to hold the value
  9930. * return : status success/failure
  9931. */
  9932. static QDF_STATUS
  9933. dp_txrx_get_peer_stats_param(struct cdp_soc_t *soc, uint8_t vdev_id,
  9934. uint8_t *peer_mac, enum cdp_peer_stats_type type,
  9935. cdp_peer_stats_param_t *buf)
  9936. {
  9937. QDF_STATUS ret;
  9938. struct dp_peer *peer = NULL;
  9939. struct cdp_peer_info peer_info = { 0 };
  9940. DP_PEER_INFO_PARAMS_INIT(&peer_info, vdev_id, peer_mac, false,
  9941. CDP_WILD_PEER_TYPE);
  9942. peer = dp_peer_hash_find_wrapper((struct dp_soc *)soc, &peer_info,
  9943. DP_MOD_ID_CDP);
  9944. if (!peer) {
  9945. dp_peer_err("%pK: Invalid Peer for Mac " QDF_MAC_ADDR_FMT,
  9946. soc, QDF_MAC_ADDR_REF(peer_mac));
  9947. return QDF_STATUS_E_FAILURE;
  9948. }
  9949. if (type >= cdp_peer_per_pkt_stats_min &&
  9950. type < cdp_peer_per_pkt_stats_max) {
  9951. ret = dp_txrx_get_peer_per_pkt_stats_param(peer, type, buf);
  9952. } else if (type >= cdp_peer_extd_stats_min &&
  9953. type < cdp_peer_extd_stats_max) {
  9954. ret = dp_txrx_get_peer_extd_stats_param(peer, type, buf);
  9955. } else {
  9956. dp_err("%pK: Invalid stat type requested", soc);
  9957. ret = QDF_STATUS_E_FAILURE;
  9958. }
  9959. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9960. return ret;
  9961. }
  9962. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  9963. * @soc: soc handle
  9964. * @vdev_id: id of vdev handle
  9965. * @peer_mac: mac of DP_PEER handle
  9966. *
  9967. * return : QDF_STATUS
  9968. */
  9969. #ifdef WLAN_FEATURE_11BE_MLO
  9970. static QDF_STATUS
  9971. dp_txrx_reset_peer_stats(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  9972. uint8_t *peer_mac)
  9973. {
  9974. QDF_STATUS status = QDF_STATUS_SUCCESS;
  9975. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  9976. struct dp_peer *peer =
  9977. dp_peer_get_tgt_peer_hash_find(soc, peer_mac, 0,
  9978. vdev_id, DP_MOD_ID_CDP);
  9979. if (!peer)
  9980. return QDF_STATUS_E_FAILURE;
  9981. DP_STATS_CLR(peer);
  9982. dp_txrx_peer_stats_clr(peer->txrx_peer);
  9983. if (IS_MLO_DP_MLD_PEER(peer)) {
  9984. uint8_t i;
  9985. struct dp_peer *link_peer;
  9986. struct dp_soc *link_peer_soc;
  9987. struct dp_mld_link_peers link_peers_info;
  9988. dp_get_link_peers_ref_from_mld_peer(soc, peer,
  9989. &link_peers_info,
  9990. DP_MOD_ID_CDP);
  9991. for (i = 0; i < link_peers_info.num_links; i++) {
  9992. link_peer = link_peers_info.link_peers[i];
  9993. link_peer_soc = link_peer->vdev->pdev->soc;
  9994. DP_STATS_CLR(link_peer);
  9995. dp_monitor_peer_reset_stats(link_peer_soc, link_peer);
  9996. }
  9997. dp_release_link_peers_ref(&link_peers_info, DP_MOD_ID_CDP);
  9998. } else {
  9999. dp_monitor_peer_reset_stats(soc, peer);
  10000. }
  10001. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  10002. return status;
  10003. }
  10004. #else
  10005. static QDF_STATUS
  10006. dp_txrx_reset_peer_stats(struct cdp_soc_t *soc, uint8_t vdev_id,
  10007. uint8_t *peer_mac)
  10008. {
  10009. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10010. struct dp_peer *peer = dp_peer_find_hash_find((struct dp_soc *)soc,
  10011. peer_mac, 0, vdev_id,
  10012. DP_MOD_ID_CDP);
  10013. if (!peer)
  10014. return QDF_STATUS_E_FAILURE;
  10015. DP_STATS_CLR(peer);
  10016. dp_txrx_peer_stats_clr(peer->txrx_peer);
  10017. dp_monitor_peer_reset_stats((struct dp_soc *)soc, peer);
  10018. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  10019. return status;
  10020. }
  10021. #endif
  10022. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  10023. * @vdev_handle: DP_VDEV handle
  10024. * @buf: buffer for vdev stats
  10025. *
  10026. * return : int
  10027. */
  10028. static int dp_txrx_get_vdev_stats(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  10029. void *buf, bool is_aggregate)
  10030. {
  10031. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10032. struct cdp_vdev_stats *vdev_stats;
  10033. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10034. DP_MOD_ID_CDP);
  10035. if (!vdev)
  10036. return 1;
  10037. vdev_stats = (struct cdp_vdev_stats *)buf;
  10038. if (is_aggregate) {
  10039. dp_aggregate_vdev_stats(vdev, buf);
  10040. } else {
  10041. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  10042. }
  10043. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10044. return 0;
  10045. }
  10046. /*
  10047. * dp_get_total_per(): get total per
  10048. * @soc: DP soc handle
  10049. * @pdev_id: id of DP_PDEV handle
  10050. *
  10051. * Return: % error rate using retries per packet and success packets
  10052. */
  10053. static int dp_get_total_per(struct cdp_soc_t *soc, uint8_t pdev_id)
  10054. {
  10055. struct dp_pdev *pdev =
  10056. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10057. pdev_id);
  10058. if (!pdev)
  10059. return 0;
  10060. dp_aggregate_pdev_stats(pdev);
  10061. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  10062. return 0;
  10063. return ((pdev->stats.tx.retries * 100) /
  10064. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  10065. }
  10066. /*
  10067. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  10068. * @soc: DP soc handle
  10069. * @pdev_id: id of DP_PDEV handle
  10070. * @buf: to hold pdev_stats
  10071. *
  10072. * Return: int
  10073. */
  10074. static int
  10075. dp_txrx_stats_publish(struct cdp_soc_t *soc, uint8_t pdev_id,
  10076. struct cdp_stats_extd *buf)
  10077. {
  10078. struct cdp_txrx_stats_req req = {0,};
  10079. QDF_STATUS status;
  10080. struct dp_pdev *pdev =
  10081. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10082. pdev_id);
  10083. if (!pdev)
  10084. return TXRX_STATS_LEVEL_OFF;
  10085. if (pdev->pending_fw_stats_response)
  10086. return TXRX_STATS_LEVEL_OFF;
  10087. dp_aggregate_pdev_stats(pdev);
  10088. pdev->pending_fw_stats_response = true;
  10089. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  10090. req.cookie_val = DBG_STATS_COOKIE_DP_STATS;
  10091. pdev->fw_stats_tlv_bitmap_rcvd = 0;
  10092. qdf_event_reset(&pdev->fw_stats_event);
  10093. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  10094. req.param1, req.param2, req.param3, 0,
  10095. req.cookie_val, 0);
  10096. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  10097. req.cookie_val = DBG_STATS_COOKIE_DP_STATS;
  10098. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  10099. req.param1, req.param2, req.param3, 0,
  10100. req.cookie_val, 0);
  10101. status =
  10102. qdf_wait_single_event(&pdev->fw_stats_event, DP_MAX_SLEEP_TIME);
  10103. if (status != QDF_STATUS_SUCCESS) {
  10104. if (status == QDF_STATUS_E_TIMEOUT)
  10105. qdf_debug("TIMEOUT_OCCURS");
  10106. pdev->pending_fw_stats_response = false;
  10107. return TXRX_STATS_LEVEL_OFF;
  10108. }
  10109. qdf_mem_copy(buf, &pdev->stats, sizeof(struct cdp_pdev_stats));
  10110. pdev->pending_fw_stats_response = false;
  10111. return TXRX_STATS_LEVEL;
  10112. }
  10113. /*
  10114. * dp_get_obss_stats(): Get Pdev OBSS stats from Fw
  10115. * @soc: DP soc handle
  10116. * @pdev_id: id of DP_PDEV handle
  10117. * @buf: to hold pdev obss stats
  10118. * @req: Pointer to CDP TxRx stats
  10119. *
  10120. * Return: status
  10121. */
  10122. static QDF_STATUS
  10123. dp_get_obss_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  10124. struct cdp_pdev_obss_pd_stats_tlv *buf,
  10125. struct cdp_txrx_stats_req *req)
  10126. {
  10127. QDF_STATUS status;
  10128. struct dp_pdev *pdev =
  10129. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10130. pdev_id);
  10131. if (!pdev)
  10132. return QDF_STATUS_E_INVAL;
  10133. if (pdev->pending_fw_obss_stats_response)
  10134. return QDF_STATUS_E_AGAIN;
  10135. pdev->pending_fw_obss_stats_response = true;
  10136. req->stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_OBSS_PD_STATS;
  10137. req->cookie_val = DBG_STATS_COOKIE_HTT_OBSS;
  10138. qdf_event_reset(&pdev->fw_obss_stats_event);
  10139. status = dp_h2t_ext_stats_msg_send(pdev, req->stats, req->param0,
  10140. req->param1, req->param2,
  10141. req->param3, 0, req->cookie_val,
  10142. req->mac_id);
  10143. if (QDF_IS_STATUS_ERROR(status)) {
  10144. pdev->pending_fw_obss_stats_response = false;
  10145. return status;
  10146. }
  10147. status =
  10148. qdf_wait_single_event(&pdev->fw_obss_stats_event,
  10149. DP_MAX_SLEEP_TIME);
  10150. if (status != QDF_STATUS_SUCCESS) {
  10151. if (status == QDF_STATUS_E_TIMEOUT)
  10152. qdf_debug("TIMEOUT_OCCURS");
  10153. pdev->pending_fw_obss_stats_response = false;
  10154. return QDF_STATUS_E_TIMEOUT;
  10155. }
  10156. qdf_mem_copy(buf, &pdev->stats.htt_tx_pdev_stats.obss_pd_stats_tlv,
  10157. sizeof(struct cdp_pdev_obss_pd_stats_tlv));
  10158. pdev->pending_fw_obss_stats_response = false;
  10159. return status;
  10160. }
  10161. /*
  10162. * dp_clear_pdev_obss_pd_stats(): Clear pdev obss stats
  10163. * @soc: DP soc handle
  10164. * @pdev_id: id of DP_PDEV handle
  10165. * @req: Pointer to CDP TxRx stats request mac_id will be
  10166. * pre-filled and should not be overwritten
  10167. *
  10168. * Return: status
  10169. */
  10170. static QDF_STATUS
  10171. dp_clear_pdev_obss_pd_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  10172. struct cdp_txrx_stats_req *req)
  10173. {
  10174. struct dp_pdev *pdev =
  10175. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10176. pdev_id);
  10177. uint32_t cookie_val = DBG_STATS_COOKIE_DEFAULT;
  10178. if (!pdev)
  10179. return QDF_STATUS_E_INVAL;
  10180. /*
  10181. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  10182. * from param0 to param3 according to below rule:
  10183. *
  10184. * PARAM:
  10185. * - config_param0 : start_offset (stats type)
  10186. * - config_param1 : stats bmask from start offset
  10187. * - config_param2 : stats bmask from start offset + 32
  10188. * - config_param3 : stats bmask from start offset + 64
  10189. */
  10190. req->stats = (enum cdp_stats)HTT_DBG_EXT_STATS_RESET;
  10191. req->param0 = HTT_DBG_EXT_STATS_PDEV_OBSS_PD_STATS;
  10192. req->param1 = 0x00000001;
  10193. return dp_h2t_ext_stats_msg_send(pdev, req->stats, req->param0,
  10194. req->param1, req->param2, req->param3, 0,
  10195. cookie_val, req->mac_id);
  10196. }
  10197. /**
  10198. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  10199. * @soc: soc handle
  10200. * @pdev_id: id of DP_PDEV handle
  10201. * @map_id: ID of map that needs to be updated
  10202. * @tos: index value in map
  10203. * @tid: tid value passed by the user
  10204. *
  10205. * Return: QDF_STATUS
  10206. */
  10207. static QDF_STATUS
  10208. dp_set_pdev_dscp_tid_map_wifi3(struct cdp_soc_t *soc_handle,
  10209. uint8_t pdev_id,
  10210. uint8_t map_id,
  10211. uint8_t tos, uint8_t tid)
  10212. {
  10213. uint8_t dscp;
  10214. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  10215. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  10216. if (!pdev)
  10217. return QDF_STATUS_E_FAILURE;
  10218. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  10219. pdev->dscp_tid_map[map_id][dscp] = tid;
  10220. if (map_id < soc->num_hw_dscp_tid_map)
  10221. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  10222. map_id, dscp);
  10223. else
  10224. return QDF_STATUS_E_FAILURE;
  10225. return QDF_STATUS_SUCCESS;
  10226. }
  10227. #ifdef WLAN_SYSFS_DP_STATS
  10228. /*
  10229. * dp_sysfs_event_trigger(): Trigger event to wait for firmware
  10230. * stats request response.
  10231. * @soc: soc handle
  10232. * @cookie_val: cookie value
  10233. *
  10234. * @Return: QDF_STATUS
  10235. */
  10236. static QDF_STATUS
  10237. dp_sysfs_event_trigger(struct dp_soc *soc, uint32_t cookie_val)
  10238. {
  10239. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10240. /* wait for firmware response for sysfs stats request */
  10241. if (cookie_val == DBG_SYSFS_STATS_COOKIE) {
  10242. if (!soc) {
  10243. dp_cdp_err("soc is NULL");
  10244. return QDF_STATUS_E_FAILURE;
  10245. }
  10246. /* wait for event completion */
  10247. status = qdf_wait_single_event(&soc->sysfs_config->sysfs_txrx_fw_request_done,
  10248. WLAN_SYSFS_STAT_REQ_WAIT_MS);
  10249. if (status == QDF_STATUS_SUCCESS)
  10250. dp_cdp_info("sysfs_txrx_fw_request_done event completed");
  10251. else if (status == QDF_STATUS_E_TIMEOUT)
  10252. dp_cdp_warn("sysfs_txrx_fw_request_done event expired");
  10253. else
  10254. dp_cdp_warn("sysfs_txrx_fw_request_done event error code %d", status);
  10255. }
  10256. return status;
  10257. }
  10258. #else /* WLAN_SYSFS_DP_STATS */
  10259. /*
  10260. * dp_sysfs_event_trigger(): Trigger event to wait for firmware
  10261. * stats request response.
  10262. * @soc: soc handle
  10263. * @cookie_val: cookie value
  10264. *
  10265. * @Return: QDF_STATUS
  10266. */
  10267. static QDF_STATUS
  10268. dp_sysfs_event_trigger(struct dp_soc *soc, uint32_t cookie_val)
  10269. {
  10270. return QDF_STATUS_SUCCESS;
  10271. }
  10272. #endif /* WLAN_SYSFS_DP_STATS */
  10273. /**
  10274. * dp_fw_stats_process(): Process TXRX FW stats request.
  10275. * @vdev_handle: DP VDEV handle
  10276. * @req: stats request
  10277. *
  10278. * return: QDF_STATUS
  10279. */
  10280. static QDF_STATUS
  10281. dp_fw_stats_process(struct dp_vdev *vdev,
  10282. struct cdp_txrx_stats_req *req)
  10283. {
  10284. struct dp_pdev *pdev = NULL;
  10285. struct dp_soc *soc = NULL;
  10286. uint32_t stats = req->stats;
  10287. uint8_t mac_id = req->mac_id;
  10288. uint32_t cookie_val = DBG_STATS_COOKIE_DEFAULT;
  10289. if (!vdev) {
  10290. DP_TRACE(NONE, "VDEV not found");
  10291. return QDF_STATUS_E_FAILURE;
  10292. }
  10293. pdev = vdev->pdev;
  10294. if (!pdev) {
  10295. DP_TRACE(NONE, "PDEV not found");
  10296. return QDF_STATUS_E_FAILURE;
  10297. }
  10298. soc = pdev->soc;
  10299. if (!soc) {
  10300. DP_TRACE(NONE, "soc not found");
  10301. return QDF_STATUS_E_FAILURE;
  10302. }
  10303. /* In case request is from host sysfs for displaying stats on console */
  10304. if (req->cookie_val == DBG_SYSFS_STATS_COOKIE)
  10305. cookie_val = DBG_SYSFS_STATS_COOKIE;
  10306. /*
  10307. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  10308. * from param0 to param3 according to below rule:
  10309. *
  10310. * PARAM:
  10311. * - config_param0 : start_offset (stats type)
  10312. * - config_param1 : stats bmask from start offset
  10313. * - config_param2 : stats bmask from start offset + 32
  10314. * - config_param3 : stats bmask from start offset + 64
  10315. */
  10316. if (req->stats == CDP_TXRX_STATS_0) {
  10317. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  10318. req->param1 = 0xFFFFFFFF;
  10319. req->param2 = 0xFFFFFFFF;
  10320. req->param3 = 0xFFFFFFFF;
  10321. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  10322. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  10323. }
  10324. if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_RX_RATE_EXT) {
  10325. dp_h2t_ext_stats_msg_send(pdev,
  10326. HTT_DBG_EXT_STATS_PDEV_RX_RATE_EXT,
  10327. req->param0, req->param1, req->param2,
  10328. req->param3, 0, cookie_val,
  10329. mac_id);
  10330. } else {
  10331. dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  10332. req->param1, req->param2, req->param3,
  10333. 0, cookie_val, mac_id);
  10334. }
  10335. dp_sysfs_event_trigger(soc, cookie_val);
  10336. return QDF_STATUS_SUCCESS;
  10337. }
  10338. /**
  10339. * dp_txrx_stats_request - function to map to firmware and host stats
  10340. * @soc: soc handle
  10341. * @vdev_id: virtual device ID
  10342. * @req: stats request
  10343. *
  10344. * Return: QDF_STATUS
  10345. */
  10346. static
  10347. QDF_STATUS dp_txrx_stats_request(struct cdp_soc_t *soc_handle,
  10348. uint8_t vdev_id,
  10349. struct cdp_txrx_stats_req *req)
  10350. {
  10351. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_handle);
  10352. int host_stats;
  10353. int fw_stats;
  10354. enum cdp_stats stats;
  10355. int num_stats;
  10356. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10357. DP_MOD_ID_CDP);
  10358. QDF_STATUS status = QDF_STATUS_E_INVAL;
  10359. if (!vdev || !req) {
  10360. dp_cdp_err("%pK: Invalid vdev/req instance", soc);
  10361. status = QDF_STATUS_E_INVAL;
  10362. goto fail0;
  10363. }
  10364. if (req->mac_id >= WLAN_CFG_MAC_PER_TARGET) {
  10365. dp_err("Invalid mac id request");
  10366. status = QDF_STATUS_E_INVAL;
  10367. goto fail0;
  10368. }
  10369. stats = req->stats;
  10370. if (stats >= CDP_TXRX_MAX_STATS) {
  10371. status = QDF_STATUS_E_INVAL;
  10372. goto fail0;
  10373. }
  10374. /*
  10375. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  10376. * has to be updated if new FW HTT stats added
  10377. */
  10378. if (stats > CDP_TXRX_STATS_HTT_MAX)
  10379. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  10380. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  10381. if (stats >= num_stats) {
  10382. dp_cdp_err("%pK : Invalid stats option: %d", soc, stats);
  10383. status = QDF_STATUS_E_INVAL;
  10384. goto fail0;
  10385. }
  10386. req->stats = stats;
  10387. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  10388. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  10389. dp_info("stats: %u fw_stats_type: %d host_stats: %d",
  10390. stats, fw_stats, host_stats);
  10391. if (fw_stats != TXRX_FW_STATS_INVALID) {
  10392. /* update request with FW stats type */
  10393. req->stats = fw_stats;
  10394. status = dp_fw_stats_process(vdev, req);
  10395. } else if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  10396. (host_stats <= TXRX_HOST_STATS_MAX))
  10397. status = dp_print_host_stats(vdev, req, soc);
  10398. else
  10399. dp_cdp_info("%pK: Wrong Input for TxRx Stats", soc);
  10400. fail0:
  10401. if (vdev)
  10402. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10403. return status;
  10404. }
  10405. /*
  10406. * dp_txrx_dump_stats() - Dump statistics
  10407. * @value - Statistics option
  10408. */
  10409. static QDF_STATUS dp_txrx_dump_stats(struct cdp_soc_t *psoc, uint16_t value,
  10410. enum qdf_stats_verbosity_level level)
  10411. {
  10412. struct dp_soc *soc =
  10413. (struct dp_soc *)psoc;
  10414. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10415. if (!soc) {
  10416. dp_cdp_err("%pK: soc is NULL", soc);
  10417. return QDF_STATUS_E_INVAL;
  10418. }
  10419. switch (value) {
  10420. case CDP_TXRX_PATH_STATS:
  10421. dp_txrx_path_stats(soc);
  10422. dp_print_soc_interrupt_stats(soc);
  10423. hal_dump_reg_write_stats(soc->hal_soc);
  10424. dp_pdev_print_tx_delay_stats(soc);
  10425. /* Dump usage watermark stats for core TX/RX SRNGs */
  10426. dp_dump_srng_high_wm_stats(soc, (1 << REO_DST));
  10427. dp_print_fisa_stats(soc);
  10428. break;
  10429. case CDP_RX_RING_STATS:
  10430. dp_print_per_ring_stats(soc);
  10431. break;
  10432. case CDP_TXRX_TSO_STATS:
  10433. dp_print_tso_stats(soc, level);
  10434. break;
  10435. case CDP_DUMP_TX_FLOW_POOL_INFO:
  10436. if (level == QDF_STATS_VERBOSITY_LEVEL_HIGH)
  10437. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  10438. else
  10439. dp_tx_dump_flow_pool_info_compact(soc);
  10440. break;
  10441. case CDP_DP_NAPI_STATS:
  10442. dp_print_napi_stats(soc);
  10443. break;
  10444. case CDP_TXRX_DESC_STATS:
  10445. /* TODO: NOT IMPLEMENTED */
  10446. break;
  10447. case CDP_DP_RX_FISA_STATS:
  10448. dp_rx_dump_fisa_stats(soc);
  10449. break;
  10450. case CDP_DP_SWLM_STATS:
  10451. dp_print_swlm_stats(soc);
  10452. break;
  10453. case CDP_DP_TX_HW_LATENCY_STATS:
  10454. dp_pdev_print_tx_delay_stats(soc);
  10455. break;
  10456. default:
  10457. status = QDF_STATUS_E_INVAL;
  10458. break;
  10459. }
  10460. return status;
  10461. }
  10462. #ifdef WLAN_SYSFS_DP_STATS
  10463. static
  10464. void dp_sysfs_get_stat_type(struct dp_soc *soc, uint32_t *mac_id,
  10465. uint32_t *stat_type)
  10466. {
  10467. qdf_spinlock_acquire(&soc->sysfs_config->rw_stats_lock);
  10468. *stat_type = soc->sysfs_config->stat_type_requested;
  10469. *mac_id = soc->sysfs_config->mac_id;
  10470. qdf_spinlock_release(&soc->sysfs_config->rw_stats_lock);
  10471. }
  10472. static
  10473. void dp_sysfs_update_config_buf_params(struct dp_soc *soc,
  10474. uint32_t curr_len,
  10475. uint32_t max_buf_len,
  10476. char *buf)
  10477. {
  10478. qdf_spinlock_acquire(&soc->sysfs_config->sysfs_write_user_buffer);
  10479. /* set sysfs_config parameters */
  10480. soc->sysfs_config->buf = buf;
  10481. soc->sysfs_config->curr_buffer_length = curr_len;
  10482. soc->sysfs_config->max_buffer_length = max_buf_len;
  10483. qdf_spinlock_release(&soc->sysfs_config->sysfs_write_user_buffer);
  10484. }
  10485. static
  10486. QDF_STATUS dp_sysfs_fill_stats(ol_txrx_soc_handle soc_hdl,
  10487. char *buf, uint32_t buf_size)
  10488. {
  10489. uint32_t mac_id = 0;
  10490. uint32_t stat_type = 0;
  10491. uint32_t fw_stats = 0;
  10492. uint32_t host_stats = 0;
  10493. enum cdp_stats stats;
  10494. struct cdp_txrx_stats_req req;
  10495. uint32_t num_stats;
  10496. struct dp_soc *soc = NULL;
  10497. if (!soc_hdl) {
  10498. dp_cdp_err("%pK: soc_hdl is NULL", soc_hdl);
  10499. return QDF_STATUS_E_INVAL;
  10500. }
  10501. soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10502. if (!soc) {
  10503. dp_cdp_err("%pK: soc is NULL", soc);
  10504. return QDF_STATUS_E_INVAL;
  10505. }
  10506. dp_sysfs_get_stat_type(soc, &mac_id, &stat_type);
  10507. stats = stat_type;
  10508. if (stats >= CDP_TXRX_MAX_STATS) {
  10509. dp_cdp_info("sysfs stat type requested is invalid");
  10510. return QDF_STATUS_E_INVAL;
  10511. }
  10512. /*
  10513. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  10514. * has to be updated if new FW HTT stats added
  10515. */
  10516. if (stats > CDP_TXRX_MAX_STATS)
  10517. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  10518. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  10519. if (stats >= num_stats) {
  10520. dp_cdp_err("%pK : Invalid stats option: %d, max num stats: %d",
  10521. soc, stats, num_stats);
  10522. return QDF_STATUS_E_INVAL;
  10523. }
  10524. /* build request */
  10525. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  10526. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  10527. req.stats = stat_type;
  10528. req.mac_id = mac_id;
  10529. /* request stats to be printed */
  10530. qdf_mutex_acquire(&soc->sysfs_config->sysfs_read_lock);
  10531. if (fw_stats != TXRX_FW_STATS_INVALID) {
  10532. /* update request with FW stats type */
  10533. req.cookie_val = DBG_SYSFS_STATS_COOKIE;
  10534. } else if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  10535. (host_stats <= TXRX_HOST_STATS_MAX)) {
  10536. req.cookie_val = DBG_STATS_COOKIE_DEFAULT;
  10537. soc->sysfs_config->process_id = qdf_get_current_pid();
  10538. soc->sysfs_config->printing_mode = PRINTING_MODE_ENABLED;
  10539. }
  10540. dp_sysfs_update_config_buf_params(soc, 0, buf_size, buf);
  10541. dp_txrx_stats_request(soc_hdl, mac_id, &req);
  10542. soc->sysfs_config->process_id = 0;
  10543. soc->sysfs_config->printing_mode = PRINTING_MODE_DISABLED;
  10544. dp_sysfs_update_config_buf_params(soc, 0, 0, NULL);
  10545. qdf_mutex_release(&soc->sysfs_config->sysfs_read_lock);
  10546. return QDF_STATUS_SUCCESS;
  10547. }
  10548. static
  10549. QDF_STATUS dp_sysfs_set_stat_type(ol_txrx_soc_handle soc_hdl,
  10550. uint32_t stat_type, uint32_t mac_id)
  10551. {
  10552. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10553. if (!soc_hdl) {
  10554. dp_cdp_err("%pK: soc is NULL", soc);
  10555. return QDF_STATUS_E_INVAL;
  10556. }
  10557. qdf_spinlock_acquire(&soc->sysfs_config->rw_stats_lock);
  10558. soc->sysfs_config->stat_type_requested = stat_type;
  10559. soc->sysfs_config->mac_id = mac_id;
  10560. qdf_spinlock_release(&soc->sysfs_config->rw_stats_lock);
  10561. return QDF_STATUS_SUCCESS;
  10562. }
  10563. static
  10564. QDF_STATUS dp_sysfs_initialize_stats(struct dp_soc *soc_hdl)
  10565. {
  10566. struct dp_soc *soc;
  10567. QDF_STATUS status;
  10568. if (!soc_hdl) {
  10569. dp_cdp_err("%pK: soc_hdl is NULL", soc_hdl);
  10570. return QDF_STATUS_E_INVAL;
  10571. }
  10572. soc = soc_hdl;
  10573. soc->sysfs_config = qdf_mem_malloc(sizeof(struct sysfs_stats_config));
  10574. if (!soc->sysfs_config) {
  10575. dp_cdp_err("failed to allocate memory for sysfs_config no memory");
  10576. return QDF_STATUS_E_NOMEM;
  10577. }
  10578. status = qdf_event_create(&soc->sysfs_config->sysfs_txrx_fw_request_done);
  10579. /* create event for fw stats request from sysfs */
  10580. if (status != QDF_STATUS_SUCCESS) {
  10581. dp_cdp_err("failed to create event sysfs_txrx_fw_request_done");
  10582. qdf_mem_free(soc->sysfs_config);
  10583. soc->sysfs_config = NULL;
  10584. return QDF_STATUS_E_FAILURE;
  10585. }
  10586. qdf_spinlock_create(&soc->sysfs_config->rw_stats_lock);
  10587. qdf_mutex_create(&soc->sysfs_config->sysfs_read_lock);
  10588. qdf_spinlock_create(&soc->sysfs_config->sysfs_write_user_buffer);
  10589. return QDF_STATUS_SUCCESS;
  10590. }
  10591. static
  10592. QDF_STATUS dp_sysfs_deinitialize_stats(struct dp_soc *soc_hdl)
  10593. {
  10594. struct dp_soc *soc;
  10595. QDF_STATUS status;
  10596. if (!soc_hdl) {
  10597. dp_cdp_err("%pK: soc_hdl is NULL", soc_hdl);
  10598. return QDF_STATUS_E_INVAL;
  10599. }
  10600. soc = soc_hdl;
  10601. if (!soc->sysfs_config) {
  10602. dp_cdp_err("soc->sysfs_config is NULL");
  10603. return QDF_STATUS_E_FAILURE;
  10604. }
  10605. status = qdf_event_destroy(&soc->sysfs_config->sysfs_txrx_fw_request_done);
  10606. if (status != QDF_STATUS_SUCCESS)
  10607. dp_cdp_err("Failed to destroy event sysfs_txrx_fw_request_done ");
  10608. qdf_mutex_destroy(&soc->sysfs_config->sysfs_read_lock);
  10609. qdf_spinlock_destroy(&soc->sysfs_config->rw_stats_lock);
  10610. qdf_spinlock_destroy(&soc->sysfs_config->sysfs_write_user_buffer);
  10611. qdf_mem_free(soc->sysfs_config);
  10612. return QDF_STATUS_SUCCESS;
  10613. }
  10614. #else /* WLAN_SYSFS_DP_STATS */
  10615. static
  10616. QDF_STATUS dp_sysfs_deinitialize_stats(struct dp_soc *soc_hdl)
  10617. {
  10618. return QDF_STATUS_SUCCESS;
  10619. }
  10620. static
  10621. QDF_STATUS dp_sysfs_initialize_stats(struct dp_soc *soc_hdl)
  10622. {
  10623. return QDF_STATUS_SUCCESS;
  10624. }
  10625. #endif /* WLAN_SYSFS_DP_STATS */
  10626. /**
  10627. * dp_txrx_clear_dump_stats() - clear dumpStats
  10628. * @soc- soc handle
  10629. * @value - stats option
  10630. *
  10631. * Return: 0 - Success, non-zero - failure
  10632. */
  10633. static
  10634. QDF_STATUS dp_txrx_clear_dump_stats(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  10635. uint8_t value)
  10636. {
  10637. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10638. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10639. if (!soc) {
  10640. dp_err("soc is NULL");
  10641. return QDF_STATUS_E_INVAL;
  10642. }
  10643. switch (value) {
  10644. case CDP_TXRX_TSO_STATS:
  10645. dp_txrx_clear_tso_stats(soc);
  10646. break;
  10647. case CDP_DP_TX_HW_LATENCY_STATS:
  10648. dp_pdev_clear_tx_delay_stats(soc);
  10649. break;
  10650. default:
  10651. status = QDF_STATUS_E_INVAL;
  10652. break;
  10653. }
  10654. return status;
  10655. }
  10656. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  10657. /**
  10658. * dp_update_flow_control_parameters() - API to store datapath
  10659. * config parameters
  10660. * @soc: soc handle
  10661. * @cfg: ini parameter handle
  10662. *
  10663. * Return: void
  10664. */
  10665. static inline
  10666. void dp_update_flow_control_parameters(struct dp_soc *soc,
  10667. struct cdp_config_params *params)
  10668. {
  10669. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  10670. params->tx_flow_stop_queue_threshold;
  10671. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  10672. params->tx_flow_start_queue_offset;
  10673. }
  10674. #else
  10675. static inline
  10676. void dp_update_flow_control_parameters(struct dp_soc *soc,
  10677. struct cdp_config_params *params)
  10678. {
  10679. }
  10680. #endif
  10681. #ifdef WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT
  10682. /* Max packet limit for TX Comp packet loop (dp_tx_comp_handler) */
  10683. #define DP_TX_COMP_LOOP_PKT_LIMIT_MAX 1024
  10684. /* Max packet limit for RX REAP Loop (dp_rx_process) */
  10685. #define DP_RX_REAP_LOOP_PKT_LIMIT_MAX 1024
  10686. static
  10687. void dp_update_rx_soft_irq_limit_params(struct dp_soc *soc,
  10688. struct cdp_config_params *params)
  10689. {
  10690. soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit =
  10691. params->tx_comp_loop_pkt_limit;
  10692. if (params->tx_comp_loop_pkt_limit < DP_TX_COMP_LOOP_PKT_LIMIT_MAX)
  10693. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check = true;
  10694. else
  10695. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check = false;
  10696. soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit =
  10697. params->rx_reap_loop_pkt_limit;
  10698. if (params->rx_reap_loop_pkt_limit < DP_RX_REAP_LOOP_PKT_LIMIT_MAX)
  10699. soc->wlan_cfg_ctx->rx_enable_eol_data_check = true;
  10700. else
  10701. soc->wlan_cfg_ctx->rx_enable_eol_data_check = false;
  10702. soc->wlan_cfg_ctx->rx_hp_oos_update_limit =
  10703. params->rx_hp_oos_update_limit;
  10704. dp_info("tx_comp_loop_pkt_limit %u tx_comp_enable_eol_data_check %u rx_reap_loop_pkt_limit %u rx_enable_eol_data_check %u rx_hp_oos_update_limit %u",
  10705. soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit,
  10706. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check,
  10707. soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit,
  10708. soc->wlan_cfg_ctx->rx_enable_eol_data_check,
  10709. soc->wlan_cfg_ctx->rx_hp_oos_update_limit);
  10710. }
  10711. static void dp_update_soft_irq_limits(struct dp_soc *soc, uint32_t tx_limit,
  10712. uint32_t rx_limit)
  10713. {
  10714. soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit = tx_limit;
  10715. soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit = rx_limit;
  10716. }
  10717. #else
  10718. static inline
  10719. void dp_update_rx_soft_irq_limit_params(struct dp_soc *soc,
  10720. struct cdp_config_params *params)
  10721. { }
  10722. static inline
  10723. void dp_update_soft_irq_limits(struct dp_soc *soc, uint32_t tx_limit,
  10724. uint32_t rx_limit)
  10725. {
  10726. }
  10727. #endif /* WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT */
  10728. /**
  10729. * dp_update_config_parameters() - API to store datapath
  10730. * config parameters
  10731. * @soc: soc handle
  10732. * @cfg: ini parameter handle
  10733. *
  10734. * Return: status
  10735. */
  10736. static
  10737. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  10738. struct cdp_config_params *params)
  10739. {
  10740. struct dp_soc *soc = (struct dp_soc *)psoc;
  10741. if (!(soc)) {
  10742. dp_cdp_err("%pK: Invalid handle", soc);
  10743. return QDF_STATUS_E_INVAL;
  10744. }
  10745. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  10746. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  10747. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  10748. soc->wlan_cfg_ctx->p2p_tcp_udp_checksumoffload =
  10749. params->p2p_tcp_udp_checksumoffload;
  10750. soc->wlan_cfg_ctx->nan_tcp_udp_checksumoffload =
  10751. params->nan_tcp_udp_checksumoffload;
  10752. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  10753. params->tcp_udp_checksumoffload;
  10754. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  10755. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  10756. soc->wlan_cfg_ctx->gro_enabled = params->gro_enable;
  10757. dp_update_rx_soft_irq_limit_params(soc, params);
  10758. dp_update_flow_control_parameters(soc, params);
  10759. return QDF_STATUS_SUCCESS;
  10760. }
  10761. static struct cdp_wds_ops dp_ops_wds = {
  10762. .vdev_set_wds = dp_vdev_set_wds,
  10763. #ifdef WDS_VENDOR_EXTENSION
  10764. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  10765. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  10766. #endif
  10767. };
  10768. /*
  10769. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  10770. * @soc_hdl - datapath soc handle
  10771. * @vdev_id - virtual interface id
  10772. * @callback - callback function
  10773. * @ctxt: callback context
  10774. *
  10775. */
  10776. static void
  10777. dp_txrx_data_tx_cb_set(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  10778. ol_txrx_data_tx_cb callback, void *ctxt)
  10779. {
  10780. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10781. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10782. DP_MOD_ID_CDP);
  10783. if (!vdev)
  10784. return;
  10785. vdev->tx_non_std_data_callback.func = callback;
  10786. vdev->tx_non_std_data_callback.ctxt = ctxt;
  10787. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10788. }
  10789. /**
  10790. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  10791. * @soc: datapath soc handle
  10792. * @pdev_id: id of datapath pdev handle
  10793. *
  10794. * Return: opaque pointer to dp txrx handle
  10795. */
  10796. static void *dp_pdev_get_dp_txrx_handle(struct cdp_soc_t *soc, uint8_t pdev_id)
  10797. {
  10798. struct dp_pdev *pdev =
  10799. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10800. pdev_id);
  10801. if (qdf_unlikely(!pdev))
  10802. return NULL;
  10803. return pdev->dp_txrx_handle;
  10804. }
  10805. /**
  10806. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  10807. * @soc: datapath soc handle
  10808. * @pdev_id: id of datapath pdev handle
  10809. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  10810. *
  10811. * Return: void
  10812. */
  10813. static void
  10814. dp_pdev_set_dp_txrx_handle(struct cdp_soc_t *soc, uint8_t pdev_id,
  10815. void *dp_txrx_hdl)
  10816. {
  10817. struct dp_pdev *pdev =
  10818. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10819. pdev_id);
  10820. if (!pdev)
  10821. return;
  10822. pdev->dp_txrx_handle = dp_txrx_hdl;
  10823. }
  10824. /**
  10825. * dp_vdev_get_dp_ext_handle() - get dp handle from vdev
  10826. * @soc: datapath soc handle
  10827. * @vdev_id: vdev id
  10828. *
  10829. * Return: opaque pointer to dp txrx handle
  10830. */
  10831. static void *dp_vdev_get_dp_ext_handle(ol_txrx_soc_handle soc_hdl,
  10832. uint8_t vdev_id)
  10833. {
  10834. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10835. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10836. DP_MOD_ID_CDP);
  10837. void *dp_ext_handle;
  10838. if (!vdev)
  10839. return NULL;
  10840. dp_ext_handle = vdev->vdev_dp_ext_handle;
  10841. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10842. return dp_ext_handle;
  10843. }
  10844. /**
  10845. * dp_vdev_set_dp_ext_handle() - set dp handle in vdev
  10846. * @soc: datapath soc handle
  10847. * @vdev_id: vdev id
  10848. * @size: size of advance dp handle
  10849. *
  10850. * Return: QDF_STATUS
  10851. */
  10852. static QDF_STATUS
  10853. dp_vdev_set_dp_ext_handle(ol_txrx_soc_handle soc_hdl, uint8_t vdev_id,
  10854. uint16_t size)
  10855. {
  10856. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10857. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10858. DP_MOD_ID_CDP);
  10859. void *dp_ext_handle;
  10860. if (!vdev)
  10861. return QDF_STATUS_E_FAILURE;
  10862. dp_ext_handle = qdf_mem_malloc(size);
  10863. if (!dp_ext_handle) {
  10864. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10865. return QDF_STATUS_E_FAILURE;
  10866. }
  10867. vdev->vdev_dp_ext_handle = dp_ext_handle;
  10868. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10869. return QDF_STATUS_SUCCESS;
  10870. }
  10871. /**
  10872. * dp_vdev_inform_ll_conn() - Inform vdev to add/delete a latency critical
  10873. * connection for this vdev
  10874. * @soc_hdl: CDP soc handle
  10875. * @vdev_id: vdev ID
  10876. * @action: Add/Delete action
  10877. *
  10878. * Returns: QDF_STATUS.
  10879. */
  10880. static QDF_STATUS
  10881. dp_vdev_inform_ll_conn(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  10882. enum vdev_ll_conn_actions action)
  10883. {
  10884. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10885. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10886. DP_MOD_ID_CDP);
  10887. if (!vdev) {
  10888. dp_err("LL connection action for invalid vdev %d", vdev_id);
  10889. return QDF_STATUS_E_FAILURE;
  10890. }
  10891. switch (action) {
  10892. case CDP_VDEV_LL_CONN_ADD:
  10893. vdev->num_latency_critical_conn++;
  10894. break;
  10895. case CDP_VDEV_LL_CONN_DEL:
  10896. vdev->num_latency_critical_conn--;
  10897. break;
  10898. default:
  10899. dp_err("LL connection action invalid %d", action);
  10900. break;
  10901. }
  10902. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10903. return QDF_STATUS_SUCCESS;
  10904. }
  10905. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  10906. /**
  10907. * dp_soc_set_swlm_enable() - Enable/Disable SWLM if initialized.
  10908. * @soc_hdl: CDP Soc handle
  10909. * @value: Enable/Disable value
  10910. *
  10911. * Returns: QDF_STATUS
  10912. */
  10913. static QDF_STATUS dp_soc_set_swlm_enable(struct cdp_soc_t *soc_hdl,
  10914. uint8_t value)
  10915. {
  10916. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10917. if (!soc->swlm.is_init) {
  10918. dp_err("SWLM is not initialized");
  10919. return QDF_STATUS_E_FAILURE;
  10920. }
  10921. soc->swlm.is_enabled = !!value;
  10922. return QDF_STATUS_SUCCESS;
  10923. }
  10924. /**
  10925. * dp_soc_is_swlm_enabled() - Check if SWLM is enabled.
  10926. * @soc_hdl: CDP Soc handle
  10927. *
  10928. * Returns: QDF_STATUS
  10929. */
  10930. static uint8_t dp_soc_is_swlm_enabled(struct cdp_soc_t *soc_hdl)
  10931. {
  10932. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10933. return soc->swlm.is_enabled;
  10934. }
  10935. #endif
  10936. /**
  10937. * dp_display_srng_info() - Dump the srng HP TP info
  10938. * @soc_hdl: CDP Soc handle
  10939. *
  10940. * This function dumps the SW hp/tp values for the important rings.
  10941. * HW hp/tp values are not being dumped, since it can lead to
  10942. * READ NOC error when UMAC is in low power state. MCC does not have
  10943. * device force wake working yet.
  10944. *
  10945. * Return: none
  10946. */
  10947. static void dp_display_srng_info(struct cdp_soc_t *soc_hdl)
  10948. {
  10949. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10950. hal_soc_handle_t hal_soc = soc->hal_soc;
  10951. uint32_t hp, tp, i;
  10952. dp_info("SRNG HP-TP data:");
  10953. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  10954. hal_get_sw_hptp(hal_soc, soc->tcl_data_ring[i].hal_srng,
  10955. &tp, &hp);
  10956. dp_info("TCL DATA ring[%d]: hp=0x%x, tp=0x%x", i, hp, tp);
  10957. if (wlan_cfg_get_wbm_ring_num_for_index(soc->wlan_cfg_ctx, i) ==
  10958. INVALID_WBM_RING_NUM)
  10959. continue;
  10960. hal_get_sw_hptp(hal_soc, soc->tx_comp_ring[i].hal_srng,
  10961. &tp, &hp);
  10962. dp_info("TX comp ring[%d]: hp=0x%x, tp=0x%x", i, hp, tp);
  10963. }
  10964. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  10965. hal_get_sw_hptp(hal_soc, soc->reo_dest_ring[i].hal_srng,
  10966. &tp, &hp);
  10967. dp_info("REO DST ring[%d]: hp=0x%x, tp=0x%x", i, hp, tp);
  10968. }
  10969. hal_get_sw_hptp(hal_soc, soc->reo_exception_ring.hal_srng, &tp, &hp);
  10970. dp_info("REO exception ring: hp=0x%x, tp=0x%x", hp, tp);
  10971. hal_get_sw_hptp(hal_soc, soc->rx_rel_ring.hal_srng, &tp, &hp);
  10972. dp_info("WBM RX release ring: hp=0x%x, tp=0x%x", hp, tp);
  10973. hal_get_sw_hptp(hal_soc, soc->wbm_desc_rel_ring.hal_srng, &tp, &hp);
  10974. dp_info("WBM desc release ring: hp=0x%x, tp=0x%x", hp, tp);
  10975. }
  10976. /**
  10977. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  10978. * @soc_handle: datapath soc handle
  10979. *
  10980. * Return: opaque pointer to external dp (non-core DP)
  10981. */
  10982. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  10983. {
  10984. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  10985. return soc->external_txrx_handle;
  10986. }
  10987. /**
  10988. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  10989. * @soc_handle: datapath soc handle
  10990. * @txrx_handle: opaque pointer to external dp (non-core DP)
  10991. *
  10992. * Return: void
  10993. */
  10994. static void
  10995. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  10996. {
  10997. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  10998. soc->external_txrx_handle = txrx_handle;
  10999. }
  11000. /**
  11001. * dp_soc_map_pdev_to_lmac() - Save pdev_id to lmac_id mapping
  11002. * @soc_hdl: datapath soc handle
  11003. * @pdev_id: id of the datapath pdev handle
  11004. * @lmac_id: lmac id
  11005. *
  11006. * Return: QDF_STATUS
  11007. */
  11008. static QDF_STATUS
  11009. dp_soc_map_pdev_to_lmac
  11010. (struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  11011. uint32_t lmac_id)
  11012. {
  11013. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11014. wlan_cfg_set_hw_mac_idx(soc->wlan_cfg_ctx,
  11015. pdev_id,
  11016. lmac_id);
  11017. /*Set host PDEV ID for lmac_id*/
  11018. wlan_cfg_set_pdev_idx(soc->wlan_cfg_ctx,
  11019. pdev_id,
  11020. lmac_id);
  11021. return QDF_STATUS_SUCCESS;
  11022. }
  11023. /**
  11024. * dp_soc_handle_pdev_mode_change() - Update pdev to lmac mapping
  11025. * @soc_hdl: datapath soc handle
  11026. * @pdev_id: id of the datapath pdev handle
  11027. * @lmac_id: lmac id
  11028. *
  11029. * In the event of a dynamic mode change, update the pdev to lmac mapping
  11030. *
  11031. * Return: QDF_STATUS
  11032. */
  11033. static QDF_STATUS
  11034. dp_soc_handle_pdev_mode_change
  11035. (struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  11036. uint32_t lmac_id)
  11037. {
  11038. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11039. struct dp_vdev *vdev = NULL;
  11040. uint8_t hw_pdev_id, mac_id;
  11041. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc,
  11042. pdev_id);
  11043. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  11044. if (qdf_unlikely(!pdev))
  11045. return QDF_STATUS_E_FAILURE;
  11046. pdev->lmac_id = lmac_id;
  11047. pdev->target_pdev_id =
  11048. dp_calculate_target_pdev_id_from_host_pdev_id(soc, pdev_id);
  11049. dp_info(" mode change %d %d\n", pdev->pdev_id, pdev->lmac_id);
  11050. /*Set host PDEV ID for lmac_id*/
  11051. wlan_cfg_set_pdev_idx(soc->wlan_cfg_ctx,
  11052. pdev->pdev_id,
  11053. lmac_id);
  11054. hw_pdev_id =
  11055. dp_get_target_pdev_id_for_host_pdev_id(soc,
  11056. pdev->pdev_id);
  11057. /*
  11058. * When NSS offload is enabled, send pdev_id->lmac_id
  11059. * and pdev_id to hw_pdev_id to NSS FW
  11060. */
  11061. if (nss_config) {
  11062. mac_id = pdev->lmac_id;
  11063. if (soc->cdp_soc.ol_ops->pdev_update_lmac_n_target_pdev_id)
  11064. soc->cdp_soc.ol_ops->
  11065. pdev_update_lmac_n_target_pdev_id(
  11066. soc->ctrl_psoc,
  11067. &pdev_id, &mac_id, &hw_pdev_id);
  11068. }
  11069. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  11070. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  11071. DP_TX_TCL_METADATA_PDEV_ID_SET(vdev->htt_tcl_metadata,
  11072. hw_pdev_id);
  11073. vdev->lmac_id = pdev->lmac_id;
  11074. }
  11075. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  11076. return QDF_STATUS_SUCCESS;
  11077. }
  11078. /**
  11079. * dp_soc_set_pdev_status_down() - set pdev down/up status
  11080. * @soc: datapath soc handle
  11081. * @pdev_id: id of datapath pdev handle
  11082. * @is_pdev_down: pdev down/up status
  11083. *
  11084. * Return: QDF_STATUS
  11085. */
  11086. static QDF_STATUS
  11087. dp_soc_set_pdev_status_down(struct cdp_soc_t *soc, uint8_t pdev_id,
  11088. bool is_pdev_down)
  11089. {
  11090. struct dp_pdev *pdev =
  11091. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  11092. pdev_id);
  11093. if (!pdev)
  11094. return QDF_STATUS_E_FAILURE;
  11095. pdev->is_pdev_down = is_pdev_down;
  11096. return QDF_STATUS_SUCCESS;
  11097. }
  11098. /**
  11099. * dp_get_cfg_capabilities() - get dp capabilities
  11100. * @soc_handle: datapath soc handle
  11101. * @dp_caps: enum for dp capabilities
  11102. *
  11103. * Return: bool to determine if dp caps is enabled
  11104. */
  11105. static bool
  11106. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  11107. enum cdp_capabilities dp_caps)
  11108. {
  11109. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11110. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  11111. }
  11112. #ifdef FEATURE_AST
  11113. static QDF_STATUS
  11114. dp_peer_teardown_wifi3(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  11115. uint8_t *peer_mac)
  11116. {
  11117. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11118. QDF_STATUS status = QDF_STATUS_SUCCESS;
  11119. struct dp_peer *peer =
  11120. dp_peer_find_hash_find(soc, peer_mac, 0, vdev_id,
  11121. DP_MOD_ID_CDP);
  11122. /* Peer can be null for monitor vap mac address */
  11123. if (!peer) {
  11124. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  11125. "%s: Invalid peer\n", __func__);
  11126. return QDF_STATUS_E_FAILURE;
  11127. }
  11128. dp_peer_update_state(soc, peer, DP_PEER_STATE_LOGICAL_DELETE);
  11129. qdf_spin_lock_bh(&soc->ast_lock);
  11130. dp_peer_send_wds_disconnect(soc, peer);
  11131. dp_peer_delete_ast_entries(soc, peer);
  11132. qdf_spin_unlock_bh(&soc->ast_lock);
  11133. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  11134. return status;
  11135. }
  11136. #endif
  11137. #ifndef WLAN_SUPPORT_RX_TAG_STATISTICS
  11138. /**
  11139. * dp_dump_pdev_rx_protocol_tag_stats - dump the number of packets tagged for
  11140. * given protocol type (RX_PROTOCOL_TAG_ALL indicates for all protocol)
  11141. * @soc: cdp_soc handle
  11142. * @pdev_id: id of cdp_pdev handle
  11143. * @protocol_type: protocol type for which stats should be displayed
  11144. *
  11145. * Return: none
  11146. */
  11147. static inline void
  11148. dp_dump_pdev_rx_protocol_tag_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  11149. uint16_t protocol_type)
  11150. {
  11151. }
  11152. #endif /* WLAN_SUPPORT_RX_TAG_STATISTICS */
  11153. #ifndef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  11154. /**
  11155. * dp_update_pdev_rx_protocol_tag - Add/remove a protocol tag that should be
  11156. * applied to the desired protocol type packets
  11157. * @soc: soc handle
  11158. * @pdev_id: id of cdp_pdev handle
  11159. * @enable_rx_protocol_tag - bitmask that indicates what protocol types
  11160. * are enabled for tagging. zero indicates disable feature, non-zero indicates
  11161. * enable feature
  11162. * @protocol_type: new protocol type for which the tag is being added
  11163. * @tag: user configured tag for the new protocol
  11164. *
  11165. * Return: Success
  11166. */
  11167. static inline QDF_STATUS
  11168. dp_update_pdev_rx_protocol_tag(struct cdp_soc_t *soc, uint8_t pdev_id,
  11169. uint32_t enable_rx_protocol_tag,
  11170. uint16_t protocol_type,
  11171. uint16_t tag)
  11172. {
  11173. return QDF_STATUS_SUCCESS;
  11174. }
  11175. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  11176. #ifndef WLAN_SUPPORT_RX_FLOW_TAG
  11177. /**
  11178. * dp_set_rx_flow_tag - add/delete a flow
  11179. * @soc: soc handle
  11180. * @pdev_id: id of cdp_pdev handle
  11181. * @flow_info: flow tuple that is to be added to/deleted from flow search table
  11182. *
  11183. * Return: Success
  11184. */
  11185. static inline QDF_STATUS
  11186. dp_set_rx_flow_tag(struct cdp_soc_t *cdp_soc, uint8_t pdev_id,
  11187. struct cdp_rx_flow_info *flow_info)
  11188. {
  11189. return QDF_STATUS_SUCCESS;
  11190. }
  11191. /**
  11192. * dp_dump_rx_flow_tag_stats - dump the number of packets tagged for
  11193. * given flow 5-tuple
  11194. * @cdp_soc: soc handle
  11195. * @pdev_id: id of cdp_pdev handle
  11196. * @flow_info: flow 5-tuple for which stats should be displayed
  11197. *
  11198. * Return: Success
  11199. */
  11200. static inline QDF_STATUS
  11201. dp_dump_rx_flow_tag_stats(struct cdp_soc_t *cdp_soc, uint8_t pdev_id,
  11202. struct cdp_rx_flow_info *flow_info)
  11203. {
  11204. return QDF_STATUS_SUCCESS;
  11205. }
  11206. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  11207. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  11208. uint32_t max_peers,
  11209. uint32_t max_ast_index,
  11210. uint8_t peer_map_unmap_versions)
  11211. {
  11212. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11213. QDF_STATUS status;
  11214. soc->max_peers = max_peers;
  11215. wlan_cfg_set_max_ast_idx(soc->wlan_cfg_ctx, max_ast_index);
  11216. status = soc->arch_ops.txrx_peer_map_attach(soc);
  11217. if (!QDF_IS_STATUS_SUCCESS(status)) {
  11218. dp_err("failure in allocating peer tables");
  11219. return QDF_STATUS_E_FAILURE;
  11220. }
  11221. dp_info("max_peers %u, calculated max_peers %u max_ast_index: %u\n",
  11222. max_peers, soc->max_peer_id, max_ast_index);
  11223. status = dp_peer_find_attach(soc);
  11224. if (!QDF_IS_STATUS_SUCCESS(status)) {
  11225. dp_err("Peer find attach failure");
  11226. goto fail;
  11227. }
  11228. soc->peer_map_unmap_versions = peer_map_unmap_versions;
  11229. soc->peer_map_attach_success = TRUE;
  11230. return QDF_STATUS_SUCCESS;
  11231. fail:
  11232. soc->arch_ops.txrx_peer_map_detach(soc);
  11233. return status;
  11234. }
  11235. static QDF_STATUS dp_soc_set_param(struct cdp_soc_t *soc_hdl,
  11236. enum cdp_soc_param_t param,
  11237. uint32_t value)
  11238. {
  11239. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11240. switch (param) {
  11241. case DP_SOC_PARAM_MSDU_EXCEPTION_DESC:
  11242. soc->num_msdu_exception_desc = value;
  11243. dp_info("num_msdu exception_desc %u",
  11244. value);
  11245. break;
  11246. case DP_SOC_PARAM_CMEM_FSE_SUPPORT:
  11247. if (wlan_cfg_is_fst_in_cmem_enabled(soc->wlan_cfg_ctx))
  11248. soc->fst_in_cmem = !!value;
  11249. dp_info("FW supports CMEM FSE %u", value);
  11250. break;
  11251. case DP_SOC_PARAM_MAX_AST_AGEOUT:
  11252. soc->max_ast_ageout_count = value;
  11253. dp_info("Max ast ageout count %u", soc->max_ast_ageout_count);
  11254. break;
  11255. case DP_SOC_PARAM_EAPOL_OVER_CONTROL_PORT:
  11256. soc->eapol_over_control_port = value;
  11257. dp_info("Eapol over control_port:%d",
  11258. soc->eapol_over_control_port);
  11259. break;
  11260. case DP_SOC_PARAM_MULTI_PEER_GRP_CMD_SUPPORT:
  11261. soc->multi_peer_grp_cmd_supported = value;
  11262. dp_info("Multi Peer group command support:%d",
  11263. soc->multi_peer_grp_cmd_supported);
  11264. break;
  11265. case DP_SOC_PARAM_RSSI_DBM_CONV_SUPPORT:
  11266. soc->features.rssi_dbm_conv_support = value;
  11267. dp_info("Rssi dbm conversion support:%u",
  11268. soc->features.rssi_dbm_conv_support);
  11269. break;
  11270. case DP_SOC_PARAM_UMAC_HW_RESET_SUPPORT:
  11271. soc->features.umac_hw_reset_support = value;
  11272. dp_info("UMAC HW reset support :%u",
  11273. soc->features.umac_hw_reset_support);
  11274. break;
  11275. default:
  11276. dp_info("not handled param %d ", param);
  11277. break;
  11278. }
  11279. return QDF_STATUS_SUCCESS;
  11280. }
  11281. static void dp_soc_set_rate_stats_ctx(struct cdp_soc_t *soc_handle,
  11282. void *stats_ctx)
  11283. {
  11284. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11285. soc->rate_stats_ctx = (struct cdp_soc_rate_stats_ctx *)stats_ctx;
  11286. }
  11287. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  11288. /**
  11289. * dp_peer_flush_rate_stats_req(): Flush peer rate stats
  11290. * @soc: Datapath SOC handle
  11291. * @peer: Datapath peer
  11292. * @arg: argument to iter function
  11293. *
  11294. * Return: QDF_STATUS
  11295. */
  11296. static void
  11297. dp_peer_flush_rate_stats_req(struct dp_soc *soc, struct dp_peer *peer,
  11298. void *arg)
  11299. {
  11300. if (peer->bss_peer)
  11301. return;
  11302. dp_wdi_event_handler(
  11303. WDI_EVENT_FLUSH_RATE_STATS_REQ,
  11304. soc, dp_monitor_peer_get_peerstats_ctx(soc, peer),
  11305. peer->peer_id,
  11306. WDI_NO_VAL, peer->vdev->pdev->pdev_id);
  11307. }
  11308. /**
  11309. * dp_flush_rate_stats_req(): Flush peer rate stats in pdev
  11310. * @soc_hdl: Datapath SOC handle
  11311. * @pdev_id: pdev_id
  11312. *
  11313. * Return: QDF_STATUS
  11314. */
  11315. static QDF_STATUS dp_flush_rate_stats_req(struct cdp_soc_t *soc_hdl,
  11316. uint8_t pdev_id)
  11317. {
  11318. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11319. struct dp_pdev *pdev =
  11320. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  11321. pdev_id);
  11322. if (!pdev)
  11323. return QDF_STATUS_E_FAILURE;
  11324. dp_pdev_iterate_peer(pdev, dp_peer_flush_rate_stats_req, NULL,
  11325. DP_MOD_ID_CDP);
  11326. return QDF_STATUS_SUCCESS;
  11327. }
  11328. #else
  11329. static inline QDF_STATUS
  11330. dp_flush_rate_stats_req(struct cdp_soc_t *soc_hdl,
  11331. uint8_t pdev_id)
  11332. {
  11333. return QDF_STATUS_SUCCESS;
  11334. }
  11335. #endif
  11336. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  11337. #ifdef WLAN_FEATURE_11BE_MLO
  11338. /**
  11339. * dp_get_peer_extd_rate_link_stats(): function to get peer
  11340. * extended rate and link stats
  11341. * @soc_hdl: dp soc handler
  11342. * @mac_addr: mac address of peer
  11343. *
  11344. * Return: QDF_STATUS
  11345. */
  11346. static QDF_STATUS
  11347. dp_get_peer_extd_rate_link_stats(struct cdp_soc_t *soc_hdl, uint8_t *mac_addr)
  11348. {
  11349. uint8_t i;
  11350. struct dp_peer *link_peer;
  11351. struct dp_soc *link_peer_soc;
  11352. struct dp_mld_link_peers link_peers_info;
  11353. struct dp_peer *peer = NULL;
  11354. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11355. struct cdp_peer_info peer_info = { 0 };
  11356. if (!mac_addr) {
  11357. dp_err("NULL peer mac addr\n");
  11358. return QDF_STATUS_E_FAILURE;
  11359. }
  11360. DP_PEER_INFO_PARAMS_INIT(&peer_info, DP_VDEV_ALL, mac_addr, false,
  11361. CDP_WILD_PEER_TYPE);
  11362. peer = dp_peer_hash_find_wrapper(soc, &peer_info, DP_MOD_ID_CDP);
  11363. if (!peer) {
  11364. dp_err("Invalid peer\n");
  11365. return QDF_STATUS_E_FAILURE;
  11366. }
  11367. if (IS_MLO_DP_MLD_PEER(peer)) {
  11368. dp_get_link_peers_ref_from_mld_peer(soc, peer,
  11369. &link_peers_info,
  11370. DP_MOD_ID_CDP);
  11371. for (i = 0; i < link_peers_info.num_links; i++) {
  11372. link_peer = link_peers_info.link_peers[i];
  11373. link_peer_soc = link_peer->vdev->pdev->soc;
  11374. dp_wdi_event_handler(WDI_EVENT_FLUSH_RATE_STATS_REQ,
  11375. link_peer_soc,
  11376. dp_monitor_peer_get_peerstats_ctx
  11377. (link_peer_soc, link_peer),
  11378. link_peer->peer_id,
  11379. WDI_NO_VAL,
  11380. link_peer->vdev->pdev->pdev_id);
  11381. }
  11382. dp_release_link_peers_ref(&link_peers_info, DP_MOD_ID_CDP);
  11383. } else {
  11384. dp_wdi_event_handler(
  11385. WDI_EVENT_FLUSH_RATE_STATS_REQ, soc,
  11386. dp_monitor_peer_get_peerstats_ctx(soc, peer),
  11387. peer->peer_id,
  11388. WDI_NO_VAL, peer->vdev->pdev->pdev_id);
  11389. }
  11390. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  11391. return QDF_STATUS_SUCCESS;
  11392. }
  11393. #else
  11394. static QDF_STATUS
  11395. dp_get_peer_extd_rate_link_stats(struct cdp_soc_t *soc_hdl, uint8_t *mac_addr)
  11396. {
  11397. struct dp_peer *peer = NULL;
  11398. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11399. if (!mac_addr) {
  11400. dp_err("NULL peer mac addr\n");
  11401. return QDF_STATUS_E_FAILURE;
  11402. }
  11403. peer = dp_peer_find_hash_find(soc, mac_addr, 0,
  11404. DP_VDEV_ALL, DP_MOD_ID_CDP);
  11405. if (!peer) {
  11406. dp_err("Invalid peer\n");
  11407. return QDF_STATUS_E_FAILURE;
  11408. }
  11409. dp_wdi_event_handler(
  11410. WDI_EVENT_FLUSH_RATE_STATS_REQ, soc,
  11411. dp_monitor_peer_get_peerstats_ctx(soc, peer),
  11412. peer->peer_id,
  11413. WDI_NO_VAL, peer->vdev->pdev->pdev_id);
  11414. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  11415. return QDF_STATUS_SUCCESS;
  11416. }
  11417. #endif
  11418. #else
  11419. static inline QDF_STATUS
  11420. dp_get_peer_extd_rate_link_stats(struct cdp_soc_t *soc_hdl, uint8_t *mac_addr)
  11421. {
  11422. return QDF_STATUS_SUCCESS;
  11423. }
  11424. #endif
  11425. static void *dp_peer_get_peerstats_ctx(struct cdp_soc_t *soc_hdl,
  11426. uint8_t vdev_id,
  11427. uint8_t *mac_addr)
  11428. {
  11429. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11430. struct dp_peer *peer;
  11431. void *peerstats_ctx = NULL;
  11432. if (mac_addr) {
  11433. peer = dp_peer_find_hash_find(soc, mac_addr,
  11434. 0, vdev_id,
  11435. DP_MOD_ID_CDP);
  11436. if (!peer)
  11437. return NULL;
  11438. if (!IS_MLO_DP_MLD_PEER(peer))
  11439. peerstats_ctx = dp_monitor_peer_get_peerstats_ctx(soc,
  11440. peer);
  11441. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  11442. }
  11443. return peerstats_ctx;
  11444. }
  11445. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  11446. static QDF_STATUS dp_peer_flush_rate_stats(struct cdp_soc_t *soc,
  11447. uint8_t pdev_id,
  11448. void *buf)
  11449. {
  11450. dp_wdi_event_handler(WDI_EVENT_PEER_FLUSH_RATE_STATS,
  11451. (struct dp_soc *)soc, buf, HTT_INVALID_PEER,
  11452. WDI_NO_VAL, pdev_id);
  11453. return QDF_STATUS_SUCCESS;
  11454. }
  11455. #else
  11456. static inline QDF_STATUS
  11457. dp_peer_flush_rate_stats(struct cdp_soc_t *soc,
  11458. uint8_t pdev_id,
  11459. void *buf)
  11460. {
  11461. return QDF_STATUS_SUCCESS;
  11462. }
  11463. #endif
  11464. static void *dp_soc_get_rate_stats_ctx(struct cdp_soc_t *soc_handle)
  11465. {
  11466. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11467. return soc->rate_stats_ctx;
  11468. }
  11469. /*
  11470. * dp_get_cfg() - get dp cfg
  11471. * @soc: cdp soc handle
  11472. * @cfg: cfg enum
  11473. *
  11474. * Return: cfg value
  11475. */
  11476. static uint32_t dp_get_cfg(struct cdp_soc_t *soc, enum cdp_dp_cfg cfg)
  11477. {
  11478. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  11479. uint32_t value = 0;
  11480. switch (cfg) {
  11481. case cfg_dp_enable_data_stall:
  11482. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  11483. break;
  11484. case cfg_dp_enable_p2p_ip_tcp_udp_checksum_offload:
  11485. value = dpsoc->wlan_cfg_ctx->p2p_tcp_udp_checksumoffload;
  11486. break;
  11487. case cfg_dp_enable_nan_ip_tcp_udp_checksum_offload:
  11488. value = dpsoc->wlan_cfg_ctx->nan_tcp_udp_checksumoffload;
  11489. break;
  11490. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  11491. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  11492. break;
  11493. case cfg_dp_disable_legacy_mode_csum_offload:
  11494. value = dpsoc->wlan_cfg_ctx->
  11495. legacy_mode_checksumoffload_disable;
  11496. break;
  11497. case cfg_dp_tso_enable:
  11498. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  11499. break;
  11500. case cfg_dp_lro_enable:
  11501. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  11502. break;
  11503. case cfg_dp_gro_enable:
  11504. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  11505. break;
  11506. case cfg_dp_tc_based_dyn_gro_enable:
  11507. value = dpsoc->wlan_cfg_ctx->tc_based_dynamic_gro;
  11508. break;
  11509. case cfg_dp_tc_ingress_prio:
  11510. value = dpsoc->wlan_cfg_ctx->tc_ingress_prio;
  11511. break;
  11512. case cfg_dp_sg_enable:
  11513. value = dpsoc->wlan_cfg_ctx->sg_enabled;
  11514. break;
  11515. case cfg_dp_tx_flow_start_queue_offset:
  11516. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  11517. break;
  11518. case cfg_dp_tx_flow_stop_queue_threshold:
  11519. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  11520. break;
  11521. case cfg_dp_disable_intra_bss_fwd:
  11522. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  11523. break;
  11524. case cfg_dp_pktlog_buffer_size:
  11525. value = dpsoc->wlan_cfg_ctx->pktlog_buffer_size;
  11526. break;
  11527. case cfg_dp_wow_check_rx_pending:
  11528. value = dpsoc->wlan_cfg_ctx->wow_check_rx_pending_enable;
  11529. break;
  11530. default:
  11531. value = 0;
  11532. }
  11533. return value;
  11534. }
  11535. #ifdef PEER_FLOW_CONTROL
  11536. /**
  11537. * dp_tx_flow_ctrl_configure_pdev() - Configure flow control params
  11538. * @soc_handle: datapath soc handle
  11539. * @pdev_id: id of datapath pdev handle
  11540. * @param: ol ath params
  11541. * @value: value of the flag
  11542. * @buff: Buffer to be passed
  11543. *
  11544. * Implemented this function same as legacy function. In legacy code, single
  11545. * function is used to display stats and update pdev params.
  11546. *
  11547. * Return: 0 for success. nonzero for failure.
  11548. */
  11549. static uint32_t dp_tx_flow_ctrl_configure_pdev(struct cdp_soc_t *soc_handle,
  11550. uint8_t pdev_id,
  11551. enum _dp_param_t param,
  11552. uint32_t value, void *buff)
  11553. {
  11554. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11555. struct dp_pdev *pdev =
  11556. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  11557. pdev_id);
  11558. if (qdf_unlikely(!pdev))
  11559. return 1;
  11560. soc = pdev->soc;
  11561. if (!soc)
  11562. return 1;
  11563. switch (param) {
  11564. #ifdef QCA_ENH_V3_STATS_SUPPORT
  11565. case DP_PARAM_VIDEO_DELAY_STATS_FC:
  11566. if (value)
  11567. pdev->delay_stats_flag = true;
  11568. else
  11569. pdev->delay_stats_flag = false;
  11570. break;
  11571. case DP_PARAM_VIDEO_STATS_FC:
  11572. qdf_print("------- TID Stats ------\n");
  11573. dp_pdev_print_tid_stats(pdev);
  11574. qdf_print("------ Delay Stats ------\n");
  11575. dp_pdev_print_delay_stats(pdev);
  11576. qdf_print("------ Rx Error Stats ------\n");
  11577. dp_pdev_print_rx_error_stats(pdev);
  11578. break;
  11579. #endif
  11580. case DP_PARAM_TOTAL_Q_SIZE:
  11581. {
  11582. uint32_t tx_min, tx_max;
  11583. tx_min = wlan_cfg_get_min_tx_desc(soc->wlan_cfg_ctx);
  11584. tx_max = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  11585. if (!buff) {
  11586. if ((value >= tx_min) && (value <= tx_max)) {
  11587. pdev->num_tx_allowed = value;
  11588. } else {
  11589. dp_tx_info("%pK: Failed to update num_tx_allowed, Q_min = %d Q_max = %d",
  11590. soc, tx_min, tx_max);
  11591. break;
  11592. }
  11593. } else {
  11594. *(int *)buff = pdev->num_tx_allowed;
  11595. }
  11596. }
  11597. break;
  11598. default:
  11599. dp_tx_info("%pK: not handled param %d ", soc, param);
  11600. break;
  11601. }
  11602. return 0;
  11603. }
  11604. #endif
  11605. /**
  11606. * dp_set_pdev_pcp_tid_map_wifi3(): update pcp tid map in pdev
  11607. * @psoc: dp soc handle
  11608. * @pdev_id: id of DP_PDEV handle
  11609. * @pcp: pcp value
  11610. * @tid: tid value passed by the user
  11611. *
  11612. * Return: QDF_STATUS_SUCCESS on success
  11613. */
  11614. static QDF_STATUS dp_set_pdev_pcp_tid_map_wifi3(ol_txrx_soc_handle psoc,
  11615. uint8_t pdev_id,
  11616. uint8_t pcp, uint8_t tid)
  11617. {
  11618. struct dp_soc *soc = (struct dp_soc *)psoc;
  11619. soc->pcp_tid_map[pcp] = tid;
  11620. hal_tx_update_pcp_tid_map(soc->hal_soc, pcp, tid);
  11621. return QDF_STATUS_SUCCESS;
  11622. }
  11623. /**
  11624. * dp_set_vdev_pcp_tid_map_wifi3(): update pcp tid map in vdev
  11625. * @soc: DP soc handle
  11626. * @vdev_id: id of DP_VDEV handle
  11627. * @pcp: pcp value
  11628. * @tid: tid value passed by the user
  11629. *
  11630. * Return: QDF_STATUS_SUCCESS on success
  11631. */
  11632. static QDF_STATUS dp_set_vdev_pcp_tid_map_wifi3(struct cdp_soc_t *soc_hdl,
  11633. uint8_t vdev_id,
  11634. uint8_t pcp, uint8_t tid)
  11635. {
  11636. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  11637. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  11638. DP_MOD_ID_CDP);
  11639. if (!vdev)
  11640. return QDF_STATUS_E_FAILURE;
  11641. vdev->pcp_tid_map[pcp] = tid;
  11642. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  11643. return QDF_STATUS_SUCCESS;
  11644. }
  11645. #if defined(FEATURE_RUNTIME_PM) || defined(DP_POWER_SAVE)
  11646. static void dp_drain_txrx(struct cdp_soc_t *soc_handle)
  11647. {
  11648. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11649. uint32_t cur_tx_limit, cur_rx_limit;
  11650. uint32_t budget = 0xffff;
  11651. uint32_t val;
  11652. int i;
  11653. int cpu = dp_srng_get_cpu();
  11654. cur_tx_limit = soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit;
  11655. cur_rx_limit = soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit;
  11656. /* Temporarily increase soft irq limits when going to drain
  11657. * the UMAC/LMAC SRNGs and restore them after polling.
  11658. * Though the budget is on higher side, the TX/RX reaping loops
  11659. * will not execute longer as both TX and RX would be suspended
  11660. * by the time this API is called.
  11661. */
  11662. dp_update_soft_irq_limits(soc, budget, budget);
  11663. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  11664. dp_service_srngs(&soc->intr_ctx[i], budget, cpu);
  11665. dp_update_soft_irq_limits(soc, cur_tx_limit, cur_rx_limit);
  11666. /* Do a dummy read at offset 0; this will ensure all
  11667. * pendings writes(HP/TP) are flushed before read returns.
  11668. */
  11669. val = HAL_REG_READ((struct hal_soc *)soc->hal_soc, 0);
  11670. dp_debug("Register value at offset 0: %u\n", val);
  11671. }
  11672. #endif
  11673. #ifdef DP_UMAC_HW_RESET_SUPPORT
  11674. /**
  11675. * dp_reset_interrupt_ring_masks(): Reset rx interrupt masks
  11676. * @soc: dp soc handle
  11677. *
  11678. * Return: void
  11679. */
  11680. static void dp_reset_interrupt_ring_masks(struct dp_soc *soc)
  11681. {
  11682. struct dp_intr_bkp *intr_bkp;
  11683. struct dp_intr *intr_ctx;
  11684. int num_ctxt = wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx);
  11685. int i;
  11686. intr_bkp =
  11687. (struct dp_intr_bkp *)qdf_mem_malloc_atomic(sizeof(struct dp_intr_bkp) *
  11688. num_ctxt);
  11689. qdf_assert_always(intr_bkp);
  11690. soc->umac_reset_ctx.intr_ctx_bkp = intr_bkp;
  11691. for (i = 0; i < num_ctxt; i++) {
  11692. intr_ctx = &soc->intr_ctx[i];
  11693. intr_bkp->tx_ring_mask = intr_ctx->tx_ring_mask;
  11694. intr_bkp->rx_ring_mask = intr_ctx->rx_ring_mask;
  11695. intr_bkp->rx_mon_ring_mask = intr_ctx->rx_mon_ring_mask;
  11696. intr_bkp->rx_err_ring_mask = intr_ctx->rx_err_ring_mask;
  11697. intr_bkp->rx_wbm_rel_ring_mask = intr_ctx->rx_wbm_rel_ring_mask;
  11698. intr_bkp->reo_status_ring_mask = intr_ctx->reo_status_ring_mask;
  11699. intr_bkp->rxdma2host_ring_mask = intr_ctx->rxdma2host_ring_mask;
  11700. intr_bkp->host2rxdma_ring_mask = intr_ctx->host2rxdma_ring_mask;
  11701. intr_bkp->host2rxdma_mon_ring_mask =
  11702. intr_ctx->host2rxdma_mon_ring_mask;
  11703. intr_bkp->tx_mon_ring_mask = intr_ctx->tx_mon_ring_mask;
  11704. intr_ctx->tx_ring_mask = 0;
  11705. intr_ctx->rx_ring_mask = 0;
  11706. intr_ctx->rx_mon_ring_mask = 0;
  11707. intr_ctx->rx_err_ring_mask = 0;
  11708. intr_ctx->rx_wbm_rel_ring_mask = 0;
  11709. intr_ctx->reo_status_ring_mask = 0;
  11710. intr_ctx->rxdma2host_ring_mask = 0;
  11711. intr_ctx->host2rxdma_ring_mask = 0;
  11712. intr_ctx->host2rxdma_mon_ring_mask = 0;
  11713. intr_ctx->tx_mon_ring_mask = 0;
  11714. intr_bkp++;
  11715. }
  11716. }
  11717. /**
  11718. * dp_restore_interrupt_ring_masks(): Restore rx interrupt masks
  11719. * @soc: dp soc handle
  11720. *
  11721. * Return: void
  11722. */
  11723. static void dp_restore_interrupt_ring_masks(struct dp_soc *soc)
  11724. {
  11725. struct dp_intr_bkp *intr_bkp = soc->umac_reset_ctx.intr_ctx_bkp;
  11726. struct dp_intr_bkp *intr_bkp_base = intr_bkp;
  11727. struct dp_intr *intr_ctx;
  11728. int num_ctxt = wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx);
  11729. int i;
  11730. qdf_assert_always(intr_bkp);
  11731. for (i = 0; i < num_ctxt; i++) {
  11732. intr_ctx = &soc->intr_ctx[i];
  11733. intr_ctx->tx_ring_mask = intr_bkp->tx_ring_mask;
  11734. intr_ctx->rx_ring_mask = intr_bkp->rx_ring_mask;
  11735. intr_ctx->rx_mon_ring_mask = intr_bkp->rx_mon_ring_mask;
  11736. intr_ctx->rx_err_ring_mask = intr_bkp->rx_err_ring_mask;
  11737. intr_ctx->rx_wbm_rel_ring_mask = intr_bkp->rx_wbm_rel_ring_mask;
  11738. intr_ctx->reo_status_ring_mask = intr_bkp->reo_status_ring_mask;
  11739. intr_ctx->rxdma2host_ring_mask = intr_bkp->rxdma2host_ring_mask;
  11740. intr_ctx->host2rxdma_ring_mask = intr_bkp->host2rxdma_ring_mask;
  11741. intr_ctx->host2rxdma_mon_ring_mask =
  11742. intr_bkp->host2rxdma_mon_ring_mask;
  11743. intr_ctx->tx_mon_ring_mask = intr_bkp->tx_mon_ring_mask;
  11744. intr_bkp++;
  11745. }
  11746. qdf_mem_free(intr_bkp_base);
  11747. soc->umac_reset_ctx.intr_ctx_bkp = NULL;
  11748. }
  11749. /**
  11750. * dp_resume_tx_hardstart(): Restore the old Tx hardstart functions
  11751. * @soc: dp soc handle
  11752. *
  11753. * Return: void
  11754. */
  11755. static void dp_resume_tx_hardstart(struct dp_soc *soc)
  11756. {
  11757. struct dp_vdev *vdev;
  11758. struct ol_txrx_hardtart_ctxt ctxt = {0};
  11759. struct cdp_ctrl_objmgr_psoc *psoc = soc->ctrl_psoc;
  11760. int i;
  11761. for (i = 0; i < MAX_PDEV_CNT; i++) {
  11762. struct dp_pdev *pdev = soc->pdev_list[i];
  11763. if (!pdev)
  11764. continue;
  11765. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  11766. uint8_t vdev_id = vdev->vdev_id;
  11767. dp_vdev_fetch_tx_handler(vdev, soc, &ctxt);
  11768. soc->cdp_soc.ol_ops->dp_update_tx_hardstart(psoc,
  11769. vdev_id,
  11770. &ctxt);
  11771. }
  11772. }
  11773. }
  11774. /**
  11775. * dp_pause_tx_hardstart(): Register Tx hardstart functions to drop packets
  11776. * @soc: dp soc handle
  11777. *
  11778. * Return: void
  11779. */
  11780. static void dp_pause_tx_hardstart(struct dp_soc *soc)
  11781. {
  11782. struct dp_vdev *vdev;
  11783. struct ol_txrx_hardtart_ctxt ctxt;
  11784. struct cdp_ctrl_objmgr_psoc *psoc = soc->ctrl_psoc;
  11785. int i;
  11786. ctxt.tx = &dp_tx_drop;
  11787. ctxt.tx_fast = &dp_tx_drop;
  11788. ctxt.tx_exception = &dp_tx_exc_drop;
  11789. for (i = 0; i < MAX_PDEV_CNT; i++) {
  11790. struct dp_pdev *pdev = soc->pdev_list[i];
  11791. if (!pdev)
  11792. continue;
  11793. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  11794. uint8_t vdev_id = vdev->vdev_id;
  11795. soc->cdp_soc.ol_ops->dp_update_tx_hardstart(psoc,
  11796. vdev_id,
  11797. &ctxt);
  11798. }
  11799. }
  11800. }
  11801. /**
  11802. * dp_unregister_notify_umac_pre_reset_fw_callback(): unregister notify_fw_cb
  11803. * @soc: dp soc handle
  11804. *
  11805. * Return: void
  11806. */
  11807. static inline
  11808. void dp_unregister_notify_umac_pre_reset_fw_callback(struct dp_soc *soc)
  11809. {
  11810. soc->notify_fw_callback = NULL;
  11811. }
  11812. /**
  11813. * dp_check_n_notify_umac_prereset_done(): Send pre reset done to firmware
  11814. * @soc: dp soc handle
  11815. *
  11816. * Return: void
  11817. */
  11818. static inline
  11819. void dp_check_n_notify_umac_prereset_done(struct dp_soc *soc)
  11820. {
  11821. /* Some Cpu(s) is processing the umac rings*/
  11822. if (soc->service_rings_running)
  11823. return;
  11824. /* Notify the firmware that Umac pre reset is complete */
  11825. dp_umac_reset_notify_action_completion(soc,
  11826. UMAC_RESET_ACTION_DO_PRE_RESET);
  11827. /* Unregister the callback */
  11828. dp_unregister_notify_umac_pre_reset_fw_callback(soc);
  11829. }
  11830. /**
  11831. * dp_register_notify_umac_pre_reset_fw_callback(): register notify_fw_cb
  11832. * @soc: dp soc handle
  11833. *
  11834. * Return: void
  11835. */
  11836. static inline
  11837. void dp_register_notify_umac_pre_reset_fw_callback(struct dp_soc *soc)
  11838. {
  11839. soc->notify_fw_callback = dp_check_n_notify_umac_prereset_done;
  11840. }
  11841. #ifdef DP_UMAC_HW_HARD_RESET
  11842. /**
  11843. * dp_set_umac_regs(): Reinitialize host umac registers
  11844. * @soc: dp soc handle
  11845. *
  11846. * Return: void
  11847. */
  11848. static void dp_set_umac_regs(struct dp_soc *soc)
  11849. {
  11850. int i;
  11851. struct hal_reo_params reo_params;
  11852. qdf_mem_zero(&reo_params, sizeof(reo_params));
  11853. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  11854. if (soc->arch_ops.reo_remap_config(soc, &reo_params.remap0,
  11855. &reo_params.remap1,
  11856. &reo_params.remap2))
  11857. reo_params.rx_hash_enabled = true;
  11858. else
  11859. reo_params.rx_hash_enabled = false;
  11860. }
  11861. hal_reo_setup(soc->hal_soc, &reo_params, 0);
  11862. soc->arch_ops.dp_cc_reg_cfg_init(soc, true);
  11863. for (i = 0; i < PCP_TID_MAP_MAX; i++)
  11864. hal_tx_update_pcp_tid_map(soc->hal_soc, soc->pcp_tid_map[i], i);
  11865. for (i = 0; i < MAX_PDEV_CNT; i++) {
  11866. struct dp_vdev *vdev = NULL;
  11867. struct dp_pdev *pdev = soc->pdev_list[i];
  11868. if (!pdev)
  11869. continue;
  11870. for (i = 0; i < soc->num_hw_dscp_tid_map; i++)
  11871. hal_tx_set_dscp_tid_map(soc->hal_soc,
  11872. pdev->dscp_tid_map[i], i);
  11873. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  11874. soc->arch_ops.dp_bank_reconfig(soc, vdev);
  11875. soc->arch_ops.dp_reconfig_tx_vdev_mcast_ctrl(soc,
  11876. vdev);
  11877. }
  11878. }
  11879. }
  11880. #else
  11881. static void dp_set_umac_regs(struct dp_soc *soc)
  11882. {
  11883. }
  11884. #endif
  11885. /**
  11886. * dp_reinit_rings(): Reinitialize host managed rings
  11887. * @soc: dp soc handle
  11888. *
  11889. * Return: QDF_STATUS
  11890. */
  11891. static void dp_reinit_rings(struct dp_soc *soc)
  11892. {
  11893. unsigned long end;
  11894. dp_soc_srng_deinit(soc);
  11895. dp_hw_link_desc_ring_deinit(soc);
  11896. /* Busy wait for 2 ms to make sure the rings are in idle state
  11897. * before we enable them again
  11898. */
  11899. end = jiffies + msecs_to_jiffies(2);
  11900. while (time_before(jiffies, end))
  11901. ;
  11902. dp_hw_link_desc_ring_init(soc);
  11903. dp_link_desc_ring_replenish(soc, WLAN_INVALID_PDEV_ID);
  11904. dp_soc_srng_init(soc);
  11905. }
  11906. /**
  11907. * dp_umac_reset_handle_pre_reset(): Handle Umac prereset interrupt from FW
  11908. * @soc: dp soc handle
  11909. *
  11910. * Return: QDF_STATUS
  11911. */
  11912. static QDF_STATUS dp_umac_reset_handle_pre_reset(struct dp_soc *soc)
  11913. {
  11914. dp_reset_interrupt_ring_masks(soc);
  11915. dp_pause_tx_hardstart(soc);
  11916. dp_pause_reo_send_cmd(soc);
  11917. dp_check_n_notify_umac_prereset_done(soc);
  11918. soc->umac_reset_ctx.nbuf_list = NULL;
  11919. return QDF_STATUS_SUCCESS;
  11920. }
  11921. /**
  11922. * dp_umac_reset_handle_post_reset(): Handle Umac postreset interrupt from FW
  11923. * @soc: dp soc handle
  11924. *
  11925. * Return: QDF_STATUS
  11926. */
  11927. static QDF_STATUS dp_umac_reset_handle_post_reset(struct dp_soc *soc)
  11928. {
  11929. if (!soc->umac_reset_ctx.skel_enable) {
  11930. qdf_nbuf_t *nbuf_list = &soc->umac_reset_ctx.nbuf_list;
  11931. dp_set_umac_regs(soc);
  11932. dp_reinit_rings(soc);
  11933. dp_rx_desc_reuse(soc, nbuf_list);
  11934. dp_cleanup_reo_cmd_module(soc);
  11935. dp_tx_desc_pool_cleanup(soc, nbuf_list);
  11936. dp_reset_tid_q_setup(soc);
  11937. }
  11938. return dp_umac_reset_notify_action_completion(soc,
  11939. UMAC_RESET_ACTION_DO_POST_RESET_START);
  11940. }
  11941. /**
  11942. * dp_umac_reset_handle_post_reset_complete(): Handle Umac postreset_complete
  11943. * interrupt from FW
  11944. * @soc: dp soc handle
  11945. *
  11946. * Return: QDF_STATUS
  11947. */
  11948. static QDF_STATUS dp_umac_reset_handle_post_reset_complete(struct dp_soc *soc)
  11949. {
  11950. QDF_STATUS status;
  11951. qdf_nbuf_t nbuf_list = soc->umac_reset_ctx.nbuf_list;
  11952. soc->umac_reset_ctx.nbuf_list = NULL;
  11953. dp_resume_reo_send_cmd(soc);
  11954. dp_restore_interrupt_ring_masks(soc);
  11955. dp_resume_tx_hardstart(soc);
  11956. status = dp_umac_reset_notify_action_completion(soc,
  11957. UMAC_RESET_ACTION_DO_POST_RESET_COMPLETE);
  11958. while (nbuf_list) {
  11959. qdf_nbuf_t nbuf = nbuf_list->next;
  11960. qdf_nbuf_free(nbuf_list);
  11961. nbuf_list = nbuf;
  11962. }
  11963. dp_umac_reset_info("Umac reset done on soc %pK\n prereset : %u us\n"
  11964. "postreset : %u us \n postreset complete: %u us \n",
  11965. soc,
  11966. soc->umac_reset_ctx.ts.pre_reset_done -
  11967. soc->umac_reset_ctx.ts.pre_reset_start,
  11968. soc->umac_reset_ctx.ts.post_reset_done -
  11969. soc->umac_reset_ctx.ts.post_reset_start,
  11970. soc->umac_reset_ctx.ts.post_reset_complete_done -
  11971. soc->umac_reset_ctx.ts.post_reset_complete_start);
  11972. return status;
  11973. }
  11974. #endif
  11975. #ifdef WLAN_FEATURE_PKT_CAPTURE_V2
  11976. static void
  11977. dp_set_pkt_capture_mode(struct cdp_soc_t *soc_handle, bool val)
  11978. {
  11979. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11980. soc->wlan_cfg_ctx->pkt_capture_mode = val;
  11981. }
  11982. #endif
  11983. #ifdef HW_TX_DELAY_STATS_ENABLE
  11984. /**
  11985. * dp_enable_disable_vdev_tx_delay_stats(): Start/Stop tx delay stats capture
  11986. * @soc: DP soc handle
  11987. * @vdev_id: vdev id
  11988. * @value: value
  11989. *
  11990. * Return: None
  11991. */
  11992. static void
  11993. dp_enable_disable_vdev_tx_delay_stats(struct cdp_soc_t *soc_hdl,
  11994. uint8_t vdev_id,
  11995. uint8_t value)
  11996. {
  11997. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  11998. struct dp_vdev *vdev = NULL;
  11999. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  12000. if (!vdev)
  12001. return;
  12002. vdev->hw_tx_delay_stats_enabled = value;
  12003. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12004. }
  12005. /**
  12006. * dp_check_vdev_tx_delay_stats_enabled() - check the feature is enabled or not
  12007. * @soc: DP soc handle
  12008. * @vdev_id: vdev id
  12009. *
  12010. * Returns: 1 if enabled, 0 if disabled
  12011. */
  12012. static uint8_t
  12013. dp_check_vdev_tx_delay_stats_enabled(struct cdp_soc_t *soc_hdl,
  12014. uint8_t vdev_id)
  12015. {
  12016. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12017. struct dp_vdev *vdev;
  12018. uint8_t ret_val = 0;
  12019. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  12020. if (!vdev)
  12021. return ret_val;
  12022. ret_val = vdev->hw_tx_delay_stats_enabled;
  12023. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12024. return ret_val;
  12025. }
  12026. #endif
  12027. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  12028. static void
  12029. dp_recovery_vdev_flush_peers(struct cdp_soc_t *cdp_soc,
  12030. uint8_t vdev_id,
  12031. bool mlo_peers_only)
  12032. {
  12033. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  12034. struct dp_vdev *vdev;
  12035. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  12036. if (!vdev)
  12037. return;
  12038. dp_vdev_flush_peers((struct cdp_vdev *)vdev, false, mlo_peers_only);
  12039. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12040. }
  12041. #endif
  12042. #ifdef QCA_GET_TSF_VIA_REG
  12043. /**
  12044. * dp_get_tsf_time() - get tsf time
  12045. * @soc: Datapath soc handle
  12046. * @mac_id: mac_id
  12047. * @tsf: pointer to update tsf value
  12048. * @tsf_sync_soc_time: pointer to update tsf sync time
  12049. *
  12050. * Return: None.
  12051. */
  12052. static inline void
  12053. dp_get_tsf_time(struct cdp_soc_t *soc_hdl, uint32_t tsf_id, uint32_t mac_id,
  12054. uint64_t *tsf, uint64_t *tsf_sync_soc_time)
  12055. {
  12056. hal_get_tsf_time(((struct dp_soc *)soc_hdl)->hal_soc, tsf_id, mac_id,
  12057. tsf, tsf_sync_soc_time);
  12058. }
  12059. #else
  12060. static inline void
  12061. dp_get_tsf_time(struct cdp_soc_t *soc_hdl, uint32_t tsf_id, uint32_t mac_id,
  12062. uint64_t *tsf, uint64_t *tsf_sync_soc_time)
  12063. {
  12064. }
  12065. #endif
  12066. /**
  12067. * dp_get_tsf2_scratch_reg() - get tsf2 offset from the scratch register
  12068. * @soc: Datapath soc handle
  12069. * @mac_id: mac_id
  12070. * @value: pointer to update tsf2 offset value
  12071. *
  12072. * Return: None.
  12073. */
  12074. static inline void
  12075. dp_get_tsf2_scratch_reg(struct cdp_soc_t *soc_hdl, uint8_t mac_id,
  12076. uint64_t *value)
  12077. {
  12078. hal_get_tsf2_offset(((struct dp_soc *)soc_hdl)->hal_soc, mac_id, value);
  12079. }
  12080. /**
  12081. * dp_get_tqm_scratch_reg() - get tqm offset from the scratch register
  12082. * @soc: Datapath soc handle
  12083. * @value: pointer to update tqm offset value
  12084. *
  12085. * Return: None.
  12086. */
  12087. static inline void
  12088. dp_get_tqm_scratch_reg(struct cdp_soc_t *soc_hdl, uint64_t *value)
  12089. {
  12090. hal_get_tqm_offset(((struct dp_soc *)soc_hdl)->hal_soc, value);
  12091. }
  12092. /**
  12093. * dp_set_tx_pause() - Pause or resume tx path
  12094. * @soc_hdl: Datapath soc handle
  12095. * @flag: set or clear is_tx_pause
  12096. *
  12097. * Return: None.
  12098. */
  12099. static inline
  12100. void dp_set_tx_pause(struct cdp_soc_t *soc_hdl, bool flag)
  12101. {
  12102. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12103. soc->is_tx_pause = flag;
  12104. }
  12105. static struct cdp_cmn_ops dp_ops_cmn = {
  12106. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  12107. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  12108. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  12109. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  12110. .txrx_pdev_post_attach = dp_pdev_post_attach_wifi3,
  12111. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  12112. .txrx_pdev_deinit = dp_pdev_deinit_wifi3,
  12113. .txrx_peer_create = dp_peer_create_wifi3,
  12114. .txrx_peer_setup = dp_peer_setup_wifi3,
  12115. #ifdef FEATURE_AST
  12116. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  12117. #else
  12118. .txrx_peer_teardown = NULL,
  12119. #endif
  12120. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  12121. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  12122. .txrx_peer_get_ast_info_by_soc = dp_peer_get_ast_info_by_soc_wifi3,
  12123. .txrx_peer_get_ast_info_by_pdev =
  12124. dp_peer_get_ast_info_by_pdevid_wifi3,
  12125. .txrx_peer_ast_delete_by_soc =
  12126. dp_peer_ast_entry_del_by_soc,
  12127. .txrx_peer_ast_delete_by_pdev =
  12128. dp_peer_ast_entry_del_by_pdev,
  12129. .txrx_peer_delete = dp_peer_delete_wifi3,
  12130. #ifdef DP_RX_UDP_OVER_PEER_ROAM
  12131. .txrx_update_roaming_peer = dp_update_roaming_peer_wifi3,
  12132. #endif
  12133. .txrx_vdev_register = dp_vdev_register_wifi3,
  12134. .txrx_soc_detach = dp_soc_detach_wifi3,
  12135. .txrx_soc_deinit = dp_soc_deinit_wifi3,
  12136. .txrx_soc_init = dp_soc_init_wifi3,
  12137. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  12138. .txrx_tso_soc_attach = dp_tso_soc_attach,
  12139. .txrx_tso_soc_detach = dp_tso_soc_detach,
  12140. .tx_send = dp_tx_send,
  12141. .tx_send_exc = dp_tx_send_exception,
  12142. #endif
  12143. .set_tx_pause = dp_set_tx_pause,
  12144. .txrx_pdev_init = dp_pdev_init_wifi3,
  12145. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  12146. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  12147. .txrx_ath_getstats = dp_get_device_stats,
  12148. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  12149. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  12150. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  12151. .delba_process = dp_delba_process_wifi3,
  12152. .set_addba_response = dp_set_addba_response,
  12153. .flush_cache_rx_queue = NULL,
  12154. .tid_update_ba_win_size = dp_rx_tid_update_ba_win_size,
  12155. /* TODO: get API's for dscp-tid need to be added*/
  12156. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  12157. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  12158. .txrx_get_total_per = dp_get_total_per,
  12159. .txrx_stats_request = dp_txrx_stats_request,
  12160. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  12161. .display_stats = dp_txrx_dump_stats,
  12162. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  12163. .txrx_intr_detach = dp_soc_interrupt_detach,
  12164. .set_pn_check = dp_set_pn_check_wifi3,
  12165. .set_key_sec_type = dp_set_key_sec_type_wifi3,
  12166. .update_config_parameters = dp_update_config_parameters,
  12167. /* TODO: Add other functions */
  12168. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  12169. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  12170. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  12171. .get_vdev_dp_ext_txrx_handle = dp_vdev_get_dp_ext_handle,
  12172. .set_vdev_dp_ext_txrx_handle = dp_vdev_set_dp_ext_handle,
  12173. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  12174. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  12175. .map_pdev_to_lmac = dp_soc_map_pdev_to_lmac,
  12176. .handle_mode_change = dp_soc_handle_pdev_mode_change,
  12177. .set_pdev_status_down = dp_soc_set_pdev_status_down,
  12178. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  12179. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  12180. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  12181. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  12182. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  12183. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  12184. .set_soc_param = dp_soc_set_param,
  12185. .txrx_get_os_rx_handles_from_vdev =
  12186. dp_get_os_rx_handles_from_vdev_wifi3,
  12187. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  12188. .get_dp_capabilities = dp_get_cfg_capabilities,
  12189. .txrx_get_cfg = dp_get_cfg,
  12190. .set_rate_stats_ctx = dp_soc_set_rate_stats_ctx,
  12191. .get_rate_stats_ctx = dp_soc_get_rate_stats_ctx,
  12192. .txrx_peer_flush_rate_stats = dp_peer_flush_rate_stats,
  12193. .txrx_flush_rate_stats_request = dp_flush_rate_stats_req,
  12194. .txrx_peer_get_peerstats_ctx = dp_peer_get_peerstats_ctx,
  12195. .set_pdev_pcp_tid_map = dp_set_pdev_pcp_tid_map_wifi3,
  12196. .set_vdev_pcp_tid_map = dp_set_vdev_pcp_tid_map_wifi3,
  12197. .txrx_cp_peer_del_response = dp_cp_peer_del_resp_handler,
  12198. #ifdef QCA_MULTIPASS_SUPPORT
  12199. .set_vlan_groupkey = dp_set_vlan_groupkey,
  12200. #endif
  12201. .get_peer_mac_list = dp_get_peer_mac_list,
  12202. .get_peer_id = dp_get_peer_id,
  12203. #ifdef QCA_SUPPORT_WDS_EXTENDED
  12204. .set_wds_ext_peer_rx = dp_wds_ext_set_peer_rx,
  12205. #endif /* QCA_SUPPORT_WDS_EXTENDED */
  12206. #if defined(FEATURE_RUNTIME_PM) || defined(DP_POWER_SAVE)
  12207. .txrx_drain = dp_drain_txrx,
  12208. #endif
  12209. #if defined(FEATURE_RUNTIME_PM)
  12210. .set_rtpm_tput_policy = dp_set_rtpm_tput_policy_requirement,
  12211. #endif
  12212. #ifdef WLAN_SYSFS_DP_STATS
  12213. .txrx_sysfs_fill_stats = dp_sysfs_fill_stats,
  12214. .txrx_sysfs_set_stat_type = dp_sysfs_set_stat_type,
  12215. #endif /* WLAN_SYSFS_DP_STATS */
  12216. #ifdef WLAN_FEATURE_PKT_CAPTURE_V2
  12217. .set_pkt_capture_mode = dp_set_pkt_capture_mode,
  12218. #endif
  12219. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  12220. .txrx_recovery_vdev_flush_peers = dp_recovery_vdev_flush_peers,
  12221. #endif
  12222. .txrx_umac_reset_deinit = dp_soc_umac_reset_deinit,
  12223. .txrx_get_tsf_time = dp_get_tsf_time,
  12224. .txrx_get_tsf2_offset = dp_get_tsf2_scratch_reg,
  12225. .txrx_get_tqm_offset = dp_get_tqm_scratch_reg,
  12226. };
  12227. static struct cdp_ctrl_ops dp_ops_ctrl = {
  12228. .txrx_peer_authorize = dp_peer_authorize,
  12229. .txrx_peer_get_authorize = dp_peer_get_authorize,
  12230. #ifdef VDEV_PEER_PROTOCOL_COUNT
  12231. .txrx_enable_peer_protocol_count = dp_enable_vdev_peer_protocol_count,
  12232. .txrx_set_peer_protocol_drop_mask =
  12233. dp_enable_vdev_peer_protocol_drop_mask,
  12234. .txrx_is_peer_protocol_count_enabled =
  12235. dp_is_vdev_peer_protocol_count_enabled,
  12236. .txrx_get_peer_protocol_drop_mask = dp_get_vdev_peer_protocol_drop_mask,
  12237. #endif
  12238. .txrx_set_vdev_param = dp_set_vdev_param,
  12239. .txrx_set_psoc_param = dp_set_psoc_param,
  12240. .txrx_get_psoc_param = dp_get_psoc_param,
  12241. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  12242. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  12243. .txrx_get_sec_type = dp_get_sec_type,
  12244. .txrx_wdi_event_sub = dp_wdi_event_sub,
  12245. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  12246. .txrx_set_pdev_param = dp_set_pdev_param,
  12247. .txrx_get_pdev_param = dp_get_pdev_param,
  12248. .txrx_set_peer_param = dp_set_peer_param,
  12249. .txrx_get_peer_param = dp_get_peer_param,
  12250. #ifdef VDEV_PEER_PROTOCOL_COUNT
  12251. .txrx_peer_protocol_cnt = dp_peer_stats_update_protocol_cnt,
  12252. #endif
  12253. #ifdef WLAN_SUPPORT_MSCS
  12254. .txrx_record_mscs_params = dp_record_mscs_params,
  12255. #endif
  12256. .set_key = dp_set_michael_key,
  12257. .txrx_get_vdev_param = dp_get_vdev_param,
  12258. .calculate_delay_stats = dp_calculate_delay_stats,
  12259. #ifdef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  12260. .txrx_update_pdev_rx_protocol_tag = dp_update_pdev_rx_protocol_tag,
  12261. #ifdef WLAN_SUPPORT_RX_TAG_STATISTICS
  12262. .txrx_dump_pdev_rx_protocol_tag_stats =
  12263. dp_dump_pdev_rx_protocol_tag_stats,
  12264. #endif /* WLAN_SUPPORT_RX_TAG_STATISTICS */
  12265. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  12266. #ifdef WLAN_SUPPORT_RX_FLOW_TAG
  12267. .txrx_set_rx_flow_tag = dp_set_rx_flow_tag,
  12268. .txrx_dump_rx_flow_tag_stats = dp_dump_rx_flow_tag_stats,
  12269. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  12270. #ifdef QCA_MULTIPASS_SUPPORT
  12271. .txrx_peer_set_vlan_id = dp_peer_set_vlan_id,
  12272. #endif /*QCA_MULTIPASS_SUPPORT*/
  12273. #if defined(WLAN_FEATURE_TSF_UPLINK_DELAY) || defined(WLAN_CONFIG_TX_DELAY)
  12274. .txrx_set_delta_tsf = dp_set_delta_tsf,
  12275. #endif
  12276. #ifdef WLAN_FEATURE_TSF_UPLINK_DELAY
  12277. .txrx_set_tsf_ul_delay_report = dp_set_tsf_ul_delay_report,
  12278. .txrx_get_uplink_delay = dp_get_uplink_delay,
  12279. #endif
  12280. #ifdef QCA_UNDECODED_METADATA_SUPPORT
  12281. .txrx_set_pdev_phyrx_error_mask = dp_set_pdev_phyrx_error_mask,
  12282. .txrx_get_pdev_phyrx_error_mask = dp_get_pdev_phyrx_error_mask,
  12283. #endif
  12284. .txrx_peer_flush_frags = dp_peer_flush_frags,
  12285. };
  12286. static struct cdp_me_ops dp_ops_me = {
  12287. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  12288. #ifdef ATH_SUPPORT_IQUE
  12289. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  12290. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  12291. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  12292. #endif
  12293. #endif
  12294. };
  12295. static struct cdp_host_stats_ops dp_ops_host_stats = {
  12296. .txrx_per_peer_stats = dp_get_host_peer_stats,
  12297. .get_fw_peer_stats = dp_get_fw_peer_stats,
  12298. .get_htt_stats = dp_get_htt_stats,
  12299. .txrx_stats_publish = dp_txrx_stats_publish,
  12300. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  12301. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  12302. .txrx_get_soc_stats = dp_txrx_get_soc_stats,
  12303. .txrx_get_peer_stats_param = dp_txrx_get_peer_stats_param,
  12304. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  12305. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  12306. .txrx_get_ratekbps = dp_txrx_get_ratekbps,
  12307. .txrx_update_vdev_stats = dp_txrx_update_vdev_host_stats,
  12308. .txrx_get_peer_delay_stats = dp_txrx_get_peer_delay_stats,
  12309. .txrx_get_peer_jitter_stats = dp_txrx_get_peer_jitter_stats,
  12310. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  12311. .txrx_alloc_vdev_stats_id = dp_txrx_alloc_vdev_stats_id,
  12312. .txrx_reset_vdev_stats_id = dp_txrx_reset_vdev_stats_id,
  12313. #endif
  12314. #ifdef WLAN_TX_PKT_CAPTURE_ENH
  12315. .get_peer_tx_capture_stats = dp_peer_get_tx_capture_stats,
  12316. .get_pdev_tx_capture_stats = dp_pdev_get_tx_capture_stats,
  12317. #endif /* WLAN_TX_PKT_CAPTURE_ENH */
  12318. #ifdef HW_TX_DELAY_STATS_ENABLE
  12319. .enable_disable_vdev_tx_delay_stats =
  12320. dp_enable_disable_vdev_tx_delay_stats,
  12321. .is_tx_delay_stats_enabled = dp_check_vdev_tx_delay_stats_enabled,
  12322. #endif
  12323. .txrx_get_pdev_tid_stats = dp_pdev_get_tid_stats,
  12324. #ifdef WLAN_TELEMETRY_STATS_SUPPORT
  12325. .txrx_pdev_telemetry_stats = dp_get_pdev_telemetry_stats,
  12326. .txrx_peer_telemetry_stats = dp_get_peer_telemetry_stats,
  12327. #endif
  12328. .txrx_get_peer_extd_rate_link_stats =
  12329. dp_get_peer_extd_rate_link_stats,
  12330. .get_pdev_obss_stats = dp_get_obss_stats,
  12331. .clear_pdev_obss_pd_stats = dp_clear_pdev_obss_pd_stats,
  12332. /* TODO */
  12333. };
  12334. static struct cdp_raw_ops dp_ops_raw = {
  12335. /* TODO */
  12336. };
  12337. #ifdef PEER_FLOW_CONTROL
  12338. static struct cdp_pflow_ops dp_ops_pflow = {
  12339. dp_tx_flow_ctrl_configure_pdev,
  12340. };
  12341. #endif /* CONFIG_WIN */
  12342. #if defined(WLAN_CFR_ENABLE) && defined(WLAN_ENH_CFR_ENABLE)
  12343. static struct cdp_cfr_ops dp_ops_cfr = {
  12344. .txrx_cfr_filter = NULL,
  12345. .txrx_get_cfr_rcc = dp_get_cfr_rcc,
  12346. .txrx_set_cfr_rcc = dp_set_cfr_rcc,
  12347. .txrx_get_cfr_dbg_stats = dp_get_cfr_dbg_stats,
  12348. .txrx_clear_cfr_dbg_stats = dp_clear_cfr_dbg_stats,
  12349. };
  12350. #endif
  12351. #ifdef WLAN_SUPPORT_MSCS
  12352. static struct cdp_mscs_ops dp_ops_mscs = {
  12353. .mscs_peer_lookup_n_get_priority = dp_mscs_peer_lookup_n_get_priority,
  12354. };
  12355. #endif
  12356. #ifdef WLAN_SUPPORT_MESH_LATENCY
  12357. static struct cdp_mesh_latency_ops dp_ops_mesh_latency = {
  12358. .mesh_latency_update_peer_parameter =
  12359. dp_mesh_latency_update_peer_parameter,
  12360. };
  12361. #endif
  12362. #ifdef WLAN_SUPPORT_SCS
  12363. static struct cdp_scs_ops dp_ops_scs = {
  12364. .scs_peer_lookup_n_rule_match = dp_scs_peer_lookup_n_rule_match,
  12365. };
  12366. #endif
  12367. #ifdef CONFIG_SAWF_DEF_QUEUES
  12368. static struct cdp_sawf_ops dp_ops_sawf = {
  12369. .sawf_def_queues_map_req = dp_sawf_def_queues_map_req,
  12370. .sawf_def_queues_unmap_req = dp_sawf_def_queues_unmap_req,
  12371. .sawf_def_queues_get_map_report =
  12372. dp_sawf_def_queues_get_map_report,
  12373. #ifdef CONFIG_SAWF_STATS
  12374. .txrx_get_peer_sawf_delay_stats = dp_sawf_get_peer_delay_stats,
  12375. .txrx_get_peer_sawf_tx_stats = dp_sawf_get_peer_tx_stats,
  12376. .sawf_mpdu_stats_req = dp_sawf_mpdu_stats_req,
  12377. .sawf_mpdu_details_stats_req = dp_sawf_mpdu_details_stats_req,
  12378. .txrx_sawf_set_mov_avg_params = dp_sawf_set_mov_avg_params,
  12379. .txrx_sawf_set_sla_params = dp_sawf_set_sla_params,
  12380. .txrx_sawf_init_telemtery_params = dp_sawf_init_telemetry_params,
  12381. .telemetry_get_throughput_stats = dp_sawf_get_tx_stats,
  12382. .telemetry_get_mpdu_stats = dp_sawf_get_mpdu_sched_stats,
  12383. .telemetry_get_drop_stats = dp_sawf_get_drop_stats,
  12384. .peer_config_ul = dp_sawf_peer_config_ul,
  12385. .swaf_peer_is_sla_configured = dp_swaf_peer_is_sla_configured,
  12386. #endif
  12387. };
  12388. #endif
  12389. #if defined(DP_POWER_SAVE) || defined(FEATURE_RUNTIME_PM)
  12390. /**
  12391. * dp_flush_ring_hptp() - Update ring shadow
  12392. * register HP/TP address when runtime
  12393. * resume
  12394. * @opaque_soc: DP soc context
  12395. *
  12396. * Return: None
  12397. */
  12398. static
  12399. void dp_flush_ring_hptp(struct dp_soc *soc, hal_ring_handle_t hal_srng)
  12400. {
  12401. if (hal_srng && hal_srng_get_clear_event(hal_srng,
  12402. HAL_SRNG_FLUSH_EVENT)) {
  12403. /* Acquire the lock */
  12404. hal_srng_access_start(soc->hal_soc, hal_srng);
  12405. hal_srng_access_end(soc->hal_soc, hal_srng);
  12406. hal_srng_set_flush_last_ts(hal_srng);
  12407. dp_debug("flushed");
  12408. }
  12409. }
  12410. #endif
  12411. #ifdef DP_TX_TRACKING
  12412. #define DP_TX_COMP_MAX_LATENCY_MS 60000
  12413. /**
  12414. * dp_tx_comp_delay_check() - calculate time latency for tx completion per pkt
  12415. * @tx_desc: tx descriptor
  12416. *
  12417. * Calculate time latency for tx completion per pkt and trigger self recovery
  12418. * when the delay is more than threshold value.
  12419. *
  12420. * Return: True if delay is more than threshold
  12421. */
  12422. static bool dp_tx_comp_delay_check(struct dp_tx_desc_s *tx_desc)
  12423. {
  12424. uint64_t time_latency, timestamp_tick = tx_desc->timestamp_tick;
  12425. qdf_ktime_t current_time = qdf_ktime_real_get();
  12426. qdf_ktime_t timestamp = tx_desc->timestamp;
  12427. if (dp_tx_pkt_tracepoints_enabled()) {
  12428. if (!timestamp)
  12429. return false;
  12430. time_latency = qdf_ktime_to_ms(current_time) -
  12431. qdf_ktime_to_ms(timestamp);
  12432. if (time_latency >= DP_TX_COMP_MAX_LATENCY_MS) {
  12433. dp_err_rl("enqueued: %llu ms, current : %llu ms",
  12434. timestamp, current_time);
  12435. return true;
  12436. }
  12437. } else {
  12438. if (!timestamp_tick)
  12439. return false;
  12440. current_time = qdf_system_ticks();
  12441. time_latency = qdf_system_ticks_to_msecs(current_time -
  12442. timestamp_tick);
  12443. if (time_latency >= DP_TX_COMP_MAX_LATENCY_MS) {
  12444. dp_err_rl("enqueued: %u ms, current : %u ms",
  12445. qdf_system_ticks_to_msecs(timestamp_tick),
  12446. qdf_system_ticks_to_msecs(current_time));
  12447. return true;
  12448. }
  12449. }
  12450. return false;
  12451. }
  12452. /**
  12453. * dp_find_missing_tx_comp() - check for leaked descriptor in tx path
  12454. * @soc - DP SOC context
  12455. *
  12456. * Parse through descriptors in all pools and validate magic number and
  12457. * completion time. Trigger self recovery if magic value is corrupted.
  12458. *
  12459. * Return: None.
  12460. */
  12461. static void dp_find_missing_tx_comp(struct dp_soc *soc)
  12462. {
  12463. uint8_t i;
  12464. uint32_t j;
  12465. uint32_t num_desc, page_id, offset;
  12466. uint16_t num_desc_per_page;
  12467. struct dp_tx_desc_s *tx_desc = NULL;
  12468. struct dp_tx_desc_pool_s *tx_desc_pool = NULL;
  12469. for (i = 0; i < MAX_TXDESC_POOLS; i++) {
  12470. tx_desc_pool = &soc->tx_desc[i];
  12471. if (!(tx_desc_pool->pool_size) ||
  12472. IS_TX_DESC_POOL_STATUS_INACTIVE(tx_desc_pool) ||
  12473. !(tx_desc_pool->desc_pages.cacheable_pages))
  12474. continue;
  12475. num_desc = tx_desc_pool->pool_size;
  12476. num_desc_per_page =
  12477. tx_desc_pool->desc_pages.num_element_per_page;
  12478. for (j = 0; j < num_desc; j++) {
  12479. page_id = j / num_desc_per_page;
  12480. offset = j % num_desc_per_page;
  12481. if (qdf_unlikely(!(tx_desc_pool->
  12482. desc_pages.cacheable_pages)))
  12483. break;
  12484. tx_desc = dp_tx_desc_find(soc, i, page_id, offset);
  12485. if (tx_desc->magic == DP_TX_MAGIC_PATTERN_FREE) {
  12486. continue;
  12487. } else if (tx_desc->magic ==
  12488. DP_TX_MAGIC_PATTERN_INUSE) {
  12489. if (dp_tx_comp_delay_check(tx_desc)) {
  12490. dp_err_rl("Tx completion not rcvd for id: %u",
  12491. tx_desc->id);
  12492. if (tx_desc->vdev_id == DP_INVALID_VDEV_ID) {
  12493. tx_desc->flags |= DP_TX_DESC_FLAG_FLUSH;
  12494. dp_err_rl("Freed tx_desc %u",
  12495. tx_desc->id);
  12496. dp_tx_comp_free_buf(soc,
  12497. tx_desc,
  12498. false);
  12499. dp_tx_desc_release(tx_desc, i);
  12500. DP_STATS_INC(soc,
  12501. tx.tx_comp_force_freed, 1);
  12502. }
  12503. }
  12504. } else {
  12505. dp_err_rl("tx desc %u corrupted, flags: 0x%x",
  12506. tx_desc->id, tx_desc->flags);
  12507. }
  12508. }
  12509. }
  12510. }
  12511. #else
  12512. static inline void dp_find_missing_tx_comp(struct dp_soc *soc)
  12513. {
  12514. }
  12515. #endif
  12516. #ifdef FEATURE_RUNTIME_PM
  12517. /**
  12518. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  12519. * @soc_hdl: Datapath soc handle
  12520. * @pdev_id: id of data path pdev handle
  12521. *
  12522. * DP is ready to runtime suspend if there are no pending TX packets.
  12523. *
  12524. * Return: QDF_STATUS
  12525. */
  12526. static QDF_STATUS dp_runtime_suspend(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  12527. {
  12528. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12529. struct dp_pdev *pdev;
  12530. uint8_t i;
  12531. int32_t tx_pending;
  12532. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12533. if (!pdev) {
  12534. dp_err("pdev is NULL");
  12535. return QDF_STATUS_E_INVAL;
  12536. }
  12537. /* Abort if there are any pending TX packets */
  12538. tx_pending = dp_get_tx_pending(dp_pdev_to_cdp_pdev(pdev));
  12539. if (tx_pending) {
  12540. dp_info_rl("%pK: Abort suspend due to pending TX packets %d",
  12541. soc, tx_pending);
  12542. dp_find_missing_tx_comp(soc);
  12543. /* perform a force flush if tx is pending */
  12544. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  12545. hal_srng_set_event(soc->tcl_data_ring[i].hal_srng,
  12546. HAL_SRNG_FLUSH_EVENT);
  12547. dp_flush_ring_hptp(soc, soc->tcl_data_ring[i].hal_srng);
  12548. }
  12549. qdf_atomic_set(&soc->tx_pending_rtpm, 0);
  12550. return QDF_STATUS_E_AGAIN;
  12551. }
  12552. if (dp_runtime_get_refcount(soc)) {
  12553. dp_init_info("refcount: %d", dp_runtime_get_refcount(soc));
  12554. return QDF_STATUS_E_AGAIN;
  12555. }
  12556. if (soc->intr_mode == DP_INTR_POLL)
  12557. qdf_timer_stop(&soc->int_timer);
  12558. dp_rx_fst_update_pm_suspend_status(soc, true);
  12559. return QDF_STATUS_SUCCESS;
  12560. }
  12561. #define DP_FLUSH_WAIT_CNT 10
  12562. #define DP_RUNTIME_SUSPEND_WAIT_MS 10
  12563. /**
  12564. * dp_runtime_resume() - ensure DP is ready to runtime resume
  12565. * @soc_hdl: Datapath soc handle
  12566. * @pdev_id: id of data path pdev handle
  12567. *
  12568. * Resume DP for runtime PM.
  12569. *
  12570. * Return: QDF_STATUS
  12571. */
  12572. static QDF_STATUS dp_runtime_resume(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  12573. {
  12574. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12575. int i, suspend_wait = 0;
  12576. if (soc->intr_mode == DP_INTR_POLL)
  12577. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  12578. /*
  12579. * Wait until dp runtime refcount becomes zero or time out, then flush
  12580. * pending tx for runtime suspend.
  12581. */
  12582. while (dp_runtime_get_refcount(soc) &&
  12583. suspend_wait < DP_FLUSH_WAIT_CNT) {
  12584. qdf_sleep(DP_RUNTIME_SUSPEND_WAIT_MS);
  12585. suspend_wait++;
  12586. }
  12587. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  12588. dp_flush_ring_hptp(soc, soc->tcl_data_ring[i].hal_srng);
  12589. }
  12590. qdf_atomic_set(&soc->tx_pending_rtpm, 0);
  12591. dp_flush_ring_hptp(soc, soc->reo_cmd_ring.hal_srng);
  12592. dp_rx_fst_update_pm_suspend_status(soc, false);
  12593. return QDF_STATUS_SUCCESS;
  12594. }
  12595. #endif /* FEATURE_RUNTIME_PM */
  12596. /**
  12597. * dp_tx_get_success_ack_stats() - get tx success completion count
  12598. * @soc_hdl: Datapath soc handle
  12599. * @vdevid: vdev identifier
  12600. *
  12601. * Return: tx success ack count
  12602. */
  12603. static uint32_t dp_tx_get_success_ack_stats(struct cdp_soc_t *soc_hdl,
  12604. uint8_t vdev_id)
  12605. {
  12606. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12607. struct cdp_vdev_stats *vdev_stats = NULL;
  12608. uint32_t tx_success;
  12609. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  12610. DP_MOD_ID_CDP);
  12611. if (!vdev) {
  12612. dp_cdp_err("%pK: Invalid vdev id %d", soc, vdev_id);
  12613. return 0;
  12614. }
  12615. vdev_stats = qdf_mem_malloc_atomic(sizeof(struct cdp_vdev_stats));
  12616. if (!vdev_stats) {
  12617. dp_cdp_err("%pK: DP alloc failure - unable to get alloc vdev stats", soc);
  12618. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12619. return 0;
  12620. }
  12621. dp_aggregate_vdev_stats(vdev, vdev_stats);
  12622. tx_success = vdev_stats->tx.tx_success.num;
  12623. qdf_mem_free(vdev_stats);
  12624. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12625. return tx_success;
  12626. }
  12627. #ifdef WLAN_SUPPORT_DATA_STALL
  12628. /**
  12629. * dp_register_data_stall_detect_cb() - register data stall callback
  12630. * @soc_hdl: Datapath soc handle
  12631. * @pdev_id: id of data path pdev handle
  12632. * @data_stall_detect_callback: data stall callback function
  12633. *
  12634. * Return: QDF_STATUS Enumeration
  12635. */
  12636. static
  12637. QDF_STATUS dp_register_data_stall_detect_cb(
  12638. struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  12639. data_stall_detect_cb data_stall_detect_callback)
  12640. {
  12641. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12642. struct dp_pdev *pdev;
  12643. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12644. if (!pdev) {
  12645. dp_err("pdev NULL!");
  12646. return QDF_STATUS_E_INVAL;
  12647. }
  12648. pdev->data_stall_detect_callback = data_stall_detect_callback;
  12649. return QDF_STATUS_SUCCESS;
  12650. }
  12651. /**
  12652. * dp_deregister_data_stall_detect_cb() - de-register data stall callback
  12653. * @soc_hdl: Datapath soc handle
  12654. * @pdev_id: id of data path pdev handle
  12655. * @data_stall_detect_callback: data stall callback function
  12656. *
  12657. * Return: QDF_STATUS Enumeration
  12658. */
  12659. static
  12660. QDF_STATUS dp_deregister_data_stall_detect_cb(
  12661. struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  12662. data_stall_detect_cb data_stall_detect_callback)
  12663. {
  12664. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12665. struct dp_pdev *pdev;
  12666. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12667. if (!pdev) {
  12668. dp_err("pdev NULL!");
  12669. return QDF_STATUS_E_INVAL;
  12670. }
  12671. pdev->data_stall_detect_callback = NULL;
  12672. return QDF_STATUS_SUCCESS;
  12673. }
  12674. /**
  12675. * dp_txrx_post_data_stall_event() - post data stall event
  12676. * @soc_hdl: Datapath soc handle
  12677. * @indicator: Module triggering data stall
  12678. * @data_stall_type: data stall event type
  12679. * @pdev_id: pdev id
  12680. * @vdev_id_bitmap: vdev id bitmap
  12681. * @recovery_type: data stall recovery type
  12682. *
  12683. * Return: None
  12684. */
  12685. static void
  12686. dp_txrx_post_data_stall_event(struct cdp_soc_t *soc_hdl,
  12687. enum data_stall_log_event_indicator indicator,
  12688. enum data_stall_log_event_type data_stall_type,
  12689. uint32_t pdev_id, uint32_t vdev_id_bitmap,
  12690. enum data_stall_log_recovery_type recovery_type)
  12691. {
  12692. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12693. struct data_stall_event_info data_stall_info;
  12694. struct dp_pdev *pdev;
  12695. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12696. if (!pdev) {
  12697. dp_err("pdev NULL!");
  12698. return;
  12699. }
  12700. if (!pdev->data_stall_detect_callback) {
  12701. dp_err("data stall cb not registered!");
  12702. return;
  12703. }
  12704. dp_info("data_stall_type: %x pdev_id: %d",
  12705. data_stall_type, pdev_id);
  12706. data_stall_info.indicator = indicator;
  12707. data_stall_info.data_stall_type = data_stall_type;
  12708. data_stall_info.vdev_id_bitmap = vdev_id_bitmap;
  12709. data_stall_info.pdev_id = pdev_id;
  12710. data_stall_info.recovery_type = recovery_type;
  12711. pdev->data_stall_detect_callback(&data_stall_info);
  12712. }
  12713. #endif /* WLAN_SUPPORT_DATA_STALL */
  12714. #ifdef WLAN_FEATURE_STATS_EXT
  12715. /* rx hw stats event wait timeout in ms */
  12716. #define DP_REO_STATUS_STATS_TIMEOUT 850
  12717. /**
  12718. * dp_txrx_ext_stats_request - request dp txrx extended stats request
  12719. * @soc_hdl: soc handle
  12720. * @pdev_id: pdev id
  12721. * @req: stats request
  12722. *
  12723. * Return: QDF_STATUS
  12724. */
  12725. static QDF_STATUS
  12726. dp_txrx_ext_stats_request(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  12727. struct cdp_txrx_ext_stats *req)
  12728. {
  12729. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  12730. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12731. int i = 0;
  12732. int tcl_ring_full = 0;
  12733. if (!pdev) {
  12734. dp_err("pdev is null");
  12735. return QDF_STATUS_E_INVAL;
  12736. }
  12737. dp_aggregate_pdev_stats(pdev);
  12738. for(i = 0 ; i < MAX_TCL_DATA_RINGS; i++)
  12739. tcl_ring_full += soc->stats.tx.tcl_ring_full[i];
  12740. req->tx_msdu_enqueue = pdev->stats.tx_i.processed.num;
  12741. req->tx_msdu_overflow = tcl_ring_full;
  12742. req->rx_mpdu_received = soc->ext_stats.rx_mpdu_received;
  12743. req->rx_mpdu_delivered = soc->ext_stats.rx_mpdu_received;
  12744. req->rx_mpdu_missed = pdev->stats.err.reo_error;
  12745. /* only count error source from RXDMA */
  12746. req->rx_mpdu_error = pdev->stats.err.rxdma_error;
  12747. dp_info("ext stats: tx_msdu_enq = %u, tx_msdu_overflow = %u, "
  12748. "tx_mpdu_recieve = %u, rx_mpdu_delivered = %u, "
  12749. "rx_mpdu_missed = %u, rx_mpdu_error = %u",
  12750. req->tx_msdu_enqueue,
  12751. req->tx_msdu_overflow,
  12752. req->rx_mpdu_received,
  12753. req->rx_mpdu_delivered,
  12754. req->rx_mpdu_missed,
  12755. req->rx_mpdu_error);
  12756. return QDF_STATUS_SUCCESS;
  12757. }
  12758. /**
  12759. * dp_rx_hw_stats_cb - request rx hw stats response callback
  12760. * @soc: soc handle
  12761. * @cb_ctxt: callback context
  12762. * @reo_status: reo command response status
  12763. *
  12764. * Return: None
  12765. */
  12766. static void dp_rx_hw_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  12767. union hal_reo_status *reo_status)
  12768. {
  12769. struct dp_req_rx_hw_stats_t *rx_hw_stats = cb_ctxt;
  12770. struct hal_reo_queue_status *queue_status = &reo_status->queue_status;
  12771. bool is_query_timeout;
  12772. qdf_spin_lock_bh(&soc->rx_hw_stats_lock);
  12773. is_query_timeout = rx_hw_stats->is_query_timeout;
  12774. /* free the cb_ctxt if all pending tid stats query is received */
  12775. if (qdf_atomic_dec_and_test(&rx_hw_stats->pending_tid_stats_cnt)) {
  12776. if (!is_query_timeout) {
  12777. qdf_event_set(&soc->rx_hw_stats_event);
  12778. soc->is_last_stats_ctx_init = false;
  12779. }
  12780. qdf_mem_free(rx_hw_stats);
  12781. }
  12782. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  12783. dp_info("REO stats failure %d",
  12784. queue_status->header.status);
  12785. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  12786. return;
  12787. }
  12788. if (!is_query_timeout) {
  12789. soc->ext_stats.rx_mpdu_received +=
  12790. queue_status->mpdu_frms_cnt;
  12791. soc->ext_stats.rx_mpdu_missed +=
  12792. queue_status->hole_cnt;
  12793. }
  12794. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  12795. }
  12796. /**
  12797. * dp_request_rx_hw_stats - request rx hardware stats
  12798. * @soc_hdl: soc handle
  12799. * @vdev_id: vdev id
  12800. *
  12801. * Return: None
  12802. */
  12803. static QDF_STATUS
  12804. dp_request_rx_hw_stats(struct cdp_soc_t *soc_hdl, uint8_t vdev_id)
  12805. {
  12806. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  12807. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  12808. DP_MOD_ID_CDP);
  12809. struct dp_peer *peer = NULL;
  12810. QDF_STATUS status;
  12811. struct dp_req_rx_hw_stats_t *rx_hw_stats;
  12812. int rx_stats_sent_cnt = 0;
  12813. uint32_t last_rx_mpdu_received;
  12814. uint32_t last_rx_mpdu_missed;
  12815. if (!vdev) {
  12816. dp_err("vdev is null for vdev_id: %u", vdev_id);
  12817. status = QDF_STATUS_E_INVAL;
  12818. goto out;
  12819. }
  12820. peer = dp_vdev_bss_peer_ref_n_get(soc, vdev, DP_MOD_ID_CDP);
  12821. if (!peer) {
  12822. dp_err("Peer is NULL");
  12823. status = QDF_STATUS_E_INVAL;
  12824. goto out;
  12825. }
  12826. rx_hw_stats = qdf_mem_malloc(sizeof(*rx_hw_stats));
  12827. if (!rx_hw_stats) {
  12828. dp_err("malloc failed for hw stats structure");
  12829. status = QDF_STATUS_E_INVAL;
  12830. goto out;
  12831. }
  12832. qdf_event_reset(&soc->rx_hw_stats_event);
  12833. qdf_spin_lock_bh(&soc->rx_hw_stats_lock);
  12834. /* save the last soc cumulative stats and reset it to 0 */
  12835. last_rx_mpdu_received = soc->ext_stats.rx_mpdu_received;
  12836. last_rx_mpdu_missed = soc->ext_stats.rx_mpdu_missed;
  12837. soc->ext_stats.rx_mpdu_received = 0;
  12838. dp_debug("HW stats query start");
  12839. rx_stats_sent_cnt =
  12840. dp_peer_rxtid_stats(peer, dp_rx_hw_stats_cb, rx_hw_stats);
  12841. if (!rx_stats_sent_cnt) {
  12842. dp_err("no tid stats sent successfully");
  12843. qdf_mem_free(rx_hw_stats);
  12844. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  12845. status = QDF_STATUS_E_INVAL;
  12846. goto out;
  12847. }
  12848. qdf_atomic_set(&rx_hw_stats->pending_tid_stats_cnt,
  12849. rx_stats_sent_cnt);
  12850. rx_hw_stats->is_query_timeout = false;
  12851. soc->is_last_stats_ctx_init = true;
  12852. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  12853. status = qdf_wait_single_event(&soc->rx_hw_stats_event,
  12854. DP_REO_STATUS_STATS_TIMEOUT);
  12855. dp_debug("HW stats query end with %d", rx_stats_sent_cnt);
  12856. qdf_spin_lock_bh(&soc->rx_hw_stats_lock);
  12857. if (status != QDF_STATUS_SUCCESS) {
  12858. dp_info("partial rx hw stats event collected with %d",
  12859. qdf_atomic_read(
  12860. &rx_hw_stats->pending_tid_stats_cnt));
  12861. if (soc->is_last_stats_ctx_init)
  12862. rx_hw_stats->is_query_timeout = true;
  12863. /**
  12864. * If query timeout happened, use the last saved stats
  12865. * for this time query.
  12866. */
  12867. soc->ext_stats.rx_mpdu_received = last_rx_mpdu_received;
  12868. soc->ext_stats.rx_mpdu_missed = last_rx_mpdu_missed;
  12869. DP_STATS_INC(soc, rx.rx_hw_stats_timeout, 1);
  12870. }
  12871. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  12872. out:
  12873. if (peer)
  12874. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  12875. if (vdev)
  12876. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12877. DP_STATS_INC(soc, rx.rx_hw_stats_requested, 1);
  12878. return status;
  12879. }
  12880. /**
  12881. * dp_reset_rx_hw_ext_stats - Reset rx hardware ext stats
  12882. * @soc_hdl: soc handle
  12883. *
  12884. * Return: None
  12885. */
  12886. static
  12887. void dp_reset_rx_hw_ext_stats(struct cdp_soc_t *soc_hdl)
  12888. {
  12889. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  12890. soc->ext_stats.rx_mpdu_received = 0;
  12891. soc->ext_stats.rx_mpdu_missed = 0;
  12892. }
  12893. #endif /* WLAN_FEATURE_STATS_EXT */
  12894. static
  12895. uint32_t dp_get_tx_rings_grp_bitmap(struct cdp_soc_t *soc_hdl)
  12896. {
  12897. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  12898. return soc->wlan_cfg_ctx->tx_rings_grp_bitmap;
  12899. }
  12900. #ifdef WLAN_FEATURE_MARK_FIRST_WAKEUP_PACKET
  12901. /**
  12902. * dp_mark_first_wakeup_packet() - set flag to indicate that
  12903. * fw is compatible for marking first packet after wow wakeup
  12904. * @soc_hdl: Datapath soc handle
  12905. * @pdev_id: id of data path pdev handle
  12906. * @value: 1 for enabled/ 0 for disabled
  12907. *
  12908. * Return: None
  12909. */
  12910. static void dp_mark_first_wakeup_packet(struct cdp_soc_t *soc_hdl,
  12911. uint8_t pdev_id, uint8_t value)
  12912. {
  12913. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12914. struct dp_pdev *pdev;
  12915. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12916. if (!pdev) {
  12917. dp_err("pdev is NULL");
  12918. return;
  12919. }
  12920. pdev->is_first_wakeup_packet = value;
  12921. }
  12922. #endif
  12923. #ifdef WLAN_FEATURE_PEER_TXQ_FLUSH_CONF
  12924. /**
  12925. * dp_set_peer_txq_flush_config() - Set the peer txq flush configuration
  12926. * @soc_hdl: Opaque handle to the DP soc object
  12927. * @vdev_id: VDEV identifier
  12928. * @mac: MAC address of the peer
  12929. * @ac: access category mask
  12930. * @tid: TID mask
  12931. * @policy: Flush policy
  12932. *
  12933. * Return: 0 on success, errno on failure
  12934. */
  12935. static int dp_set_peer_txq_flush_config(struct cdp_soc_t *soc_hdl,
  12936. uint8_t vdev_id, uint8_t *mac,
  12937. uint8_t ac, uint32_t tid,
  12938. enum cdp_peer_txq_flush_policy policy)
  12939. {
  12940. struct dp_soc *soc;
  12941. if (!soc_hdl) {
  12942. dp_err("soc is null");
  12943. return -EINVAL;
  12944. }
  12945. soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12946. return target_if_peer_txq_flush_config(soc->ctrl_psoc, vdev_id,
  12947. mac, ac, tid, policy);
  12948. }
  12949. #endif
  12950. #ifdef CONNECTIVITY_PKTLOG
  12951. /**
  12952. * dp_register_packetdump_callback() - registers
  12953. * tx data packet, tx mgmt. packet and rx data packet
  12954. * dump callback handler.
  12955. *
  12956. * @soc_hdl: Datapath soc handle
  12957. * @pdev_id: id of data path pdev handle
  12958. * @dp_tx_packetdump_cb: tx packetdump cb
  12959. * @dp_rx_packetdump_cb: rx packetdump cb
  12960. *
  12961. * This function is used to register tx data pkt, tx mgmt.
  12962. * pkt and rx data pkt dump callback
  12963. *
  12964. * Return: None
  12965. *
  12966. */
  12967. static inline
  12968. void dp_register_packetdump_callback(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  12969. ol_txrx_pktdump_cb dp_tx_packetdump_cb,
  12970. ol_txrx_pktdump_cb dp_rx_packetdump_cb)
  12971. {
  12972. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12973. struct dp_pdev *pdev;
  12974. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12975. if (!pdev) {
  12976. dp_err("pdev is NULL!");
  12977. return;
  12978. }
  12979. pdev->dp_tx_packetdump_cb = dp_tx_packetdump_cb;
  12980. pdev->dp_rx_packetdump_cb = dp_rx_packetdump_cb;
  12981. }
  12982. /**
  12983. * dp_deregister_packetdump_callback() - deregidters
  12984. * tx data packet, tx mgmt. packet and rx data packet
  12985. * dump callback handler
  12986. * @soc_hdl: Datapath soc handle
  12987. * @pdev_id: id of data path pdev handle
  12988. *
  12989. * This function is used to deregidter tx data pkt.,
  12990. * tx mgmt. pkt and rx data pkt. dump callback
  12991. *
  12992. * Return: None
  12993. *
  12994. */
  12995. static inline
  12996. void dp_deregister_packetdump_callback(struct cdp_soc_t *soc_hdl,
  12997. uint8_t pdev_id)
  12998. {
  12999. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13000. struct dp_pdev *pdev;
  13001. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13002. if (!pdev) {
  13003. dp_err("pdev is NULL!");
  13004. return;
  13005. }
  13006. pdev->dp_tx_packetdump_cb = NULL;
  13007. pdev->dp_rx_packetdump_cb = NULL;
  13008. }
  13009. #endif
  13010. #ifdef FEATURE_RX_LINKSPEED_ROAM_TRIGGER
  13011. /**
  13012. * dp_set_bus_vote_lvl_high() - Take a vote on bus bandwidth from dp
  13013. * @soc_hdl: Datapath soc handle
  13014. * @high: whether the bus bw is high or not
  13015. *
  13016. * Return: void
  13017. */
  13018. static void
  13019. dp_set_bus_vote_lvl_high(ol_txrx_soc_handle soc_hdl, bool high)
  13020. {
  13021. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13022. soc->high_throughput = high;
  13023. }
  13024. /**
  13025. * dp_get_bus_vote_lvl_high() - get bus bandwidth vote to dp
  13026. * @soc_hdl: Datapath soc handle
  13027. *
  13028. * Return: bool
  13029. */
  13030. static bool
  13031. dp_get_bus_vote_lvl_high(ol_txrx_soc_handle soc_hdl)
  13032. {
  13033. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13034. return soc->high_throughput;
  13035. }
  13036. #endif
  13037. #ifdef DP_PEER_EXTENDED_API
  13038. static struct cdp_misc_ops dp_ops_misc = {
  13039. #ifdef FEATURE_WLAN_TDLS
  13040. .tx_non_std = dp_tx_non_std,
  13041. #endif /* FEATURE_WLAN_TDLS */
  13042. .get_opmode = dp_get_opmode,
  13043. #ifdef FEATURE_RUNTIME_PM
  13044. .runtime_suspend = dp_runtime_suspend,
  13045. .runtime_resume = dp_runtime_resume,
  13046. #endif /* FEATURE_RUNTIME_PM */
  13047. .get_num_rx_contexts = dp_get_num_rx_contexts,
  13048. .get_tx_ack_stats = dp_tx_get_success_ack_stats,
  13049. #ifdef WLAN_SUPPORT_DATA_STALL
  13050. .txrx_data_stall_cb_register = dp_register_data_stall_detect_cb,
  13051. .txrx_data_stall_cb_deregister = dp_deregister_data_stall_detect_cb,
  13052. .txrx_post_data_stall_event = dp_txrx_post_data_stall_event,
  13053. #endif
  13054. #ifdef WLAN_FEATURE_STATS_EXT
  13055. .txrx_ext_stats_request = dp_txrx_ext_stats_request,
  13056. .request_rx_hw_stats = dp_request_rx_hw_stats,
  13057. .reset_rx_hw_ext_stats = dp_reset_rx_hw_ext_stats,
  13058. #endif /* WLAN_FEATURE_STATS_EXT */
  13059. .vdev_inform_ll_conn = dp_vdev_inform_ll_conn,
  13060. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  13061. .set_swlm_enable = dp_soc_set_swlm_enable,
  13062. .is_swlm_enabled = dp_soc_is_swlm_enabled,
  13063. #endif
  13064. .display_txrx_hw_info = dp_display_srng_info,
  13065. .get_tx_rings_grp_bitmap = dp_get_tx_rings_grp_bitmap,
  13066. #ifdef WLAN_FEATURE_MARK_FIRST_WAKEUP_PACKET
  13067. .mark_first_wakeup_packet = dp_mark_first_wakeup_packet,
  13068. #endif
  13069. #ifdef WLAN_FEATURE_PEER_TXQ_FLUSH_CONF
  13070. .set_peer_txq_flush_config = dp_set_peer_txq_flush_config,
  13071. #endif
  13072. #ifdef CONNECTIVITY_PKTLOG
  13073. .register_pktdump_cb = dp_register_packetdump_callback,
  13074. .unregister_pktdump_cb = dp_deregister_packetdump_callback,
  13075. #endif
  13076. #ifdef FEATURE_RX_LINKSPEED_ROAM_TRIGGER
  13077. .set_bus_vote_lvl_high = dp_set_bus_vote_lvl_high,
  13078. .get_bus_vote_lvl_high = dp_get_bus_vote_lvl_high,
  13079. #endif
  13080. };
  13081. #endif
  13082. #ifdef DP_FLOW_CTL
  13083. static struct cdp_flowctl_ops dp_ops_flowctl = {
  13084. /* WIFI 3.0 DP implement as required. */
  13085. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  13086. .flow_pool_map_handler = dp_tx_flow_pool_map,
  13087. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  13088. .register_pause_cb = dp_txrx_register_pause_cb,
  13089. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  13090. .tx_desc_thresh_reached = dp_tx_desc_thresh_reached,
  13091. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  13092. };
  13093. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  13094. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  13095. };
  13096. #endif
  13097. #ifdef IPA_OFFLOAD
  13098. static struct cdp_ipa_ops dp_ops_ipa = {
  13099. .ipa_get_resource = dp_ipa_get_resource,
  13100. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  13101. .ipa_iounmap_doorbell_vaddr = dp_ipa_iounmap_doorbell_vaddr,
  13102. .ipa_op_response = dp_ipa_op_response,
  13103. .ipa_register_op_cb = dp_ipa_register_op_cb,
  13104. .ipa_deregister_op_cb = dp_ipa_deregister_op_cb,
  13105. .ipa_get_stat = dp_ipa_get_stat,
  13106. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  13107. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  13108. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  13109. .ipa_setup = dp_ipa_setup,
  13110. .ipa_cleanup = dp_ipa_cleanup,
  13111. .ipa_setup_iface = dp_ipa_setup_iface,
  13112. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  13113. .ipa_enable_pipes = dp_ipa_enable_pipes,
  13114. .ipa_disable_pipes = dp_ipa_disable_pipes,
  13115. .ipa_set_perf_level = dp_ipa_set_perf_level,
  13116. .ipa_rx_intrabss_fwd = dp_ipa_rx_intrabss_fwd,
  13117. .ipa_tx_buf_smmu_mapping = dp_ipa_tx_buf_smmu_mapping,
  13118. .ipa_tx_buf_smmu_unmapping = dp_ipa_tx_buf_smmu_unmapping,
  13119. #ifdef IPA_WDS_EASYMESH_FEATURE
  13120. .ipa_ast_create = dp_ipa_ast_create,
  13121. #endif
  13122. };
  13123. #endif
  13124. #ifdef DP_POWER_SAVE
  13125. static QDF_STATUS dp_bus_suspend(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  13126. {
  13127. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13128. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13129. int timeout = SUSPEND_DRAIN_WAIT;
  13130. int drain_wait_delay = 50; /* 50 ms */
  13131. int32_t tx_pending;
  13132. if (qdf_unlikely(!pdev)) {
  13133. dp_err("pdev is NULL");
  13134. return QDF_STATUS_E_INVAL;
  13135. }
  13136. /* Abort if there are any pending TX packets */
  13137. while ((tx_pending = dp_get_tx_pending((struct cdp_pdev *)pdev))) {
  13138. qdf_sleep(drain_wait_delay);
  13139. if (timeout <= 0) {
  13140. dp_info("TX frames are pending %d, abort suspend",
  13141. tx_pending);
  13142. dp_find_missing_tx_comp(soc);
  13143. return QDF_STATUS_E_TIMEOUT;
  13144. }
  13145. timeout = timeout - drain_wait_delay;
  13146. }
  13147. if (soc->intr_mode == DP_INTR_POLL)
  13148. qdf_timer_stop(&soc->int_timer);
  13149. /* Stop monitor reap timer and reap any pending frames in ring */
  13150. dp_monitor_reap_timer_suspend(soc);
  13151. dp_suspend_fse_cache_flush(soc);
  13152. dp_rx_fst_update_pm_suspend_status(soc, true);
  13153. return QDF_STATUS_SUCCESS;
  13154. }
  13155. static QDF_STATUS dp_bus_resume(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  13156. {
  13157. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13158. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13159. uint8_t i;
  13160. if (qdf_unlikely(!pdev)) {
  13161. dp_err("pdev is NULL");
  13162. return QDF_STATUS_E_INVAL;
  13163. }
  13164. if (soc->intr_mode == DP_INTR_POLL)
  13165. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  13166. /* Start monitor reap timer */
  13167. dp_monitor_reap_timer_start(soc, CDP_MON_REAP_SOURCE_ANY);
  13168. dp_resume_fse_cache_flush(soc);
  13169. for (i = 0; i < soc->num_tcl_data_rings; i++)
  13170. dp_flush_ring_hptp(soc, soc->tcl_data_ring[i].hal_srng);
  13171. dp_rx_fst_update_pm_suspend_status(soc, false);
  13172. dp_rx_fst_requeue_wq(soc);
  13173. return QDF_STATUS_SUCCESS;
  13174. }
  13175. /**
  13176. * dp_process_wow_ack_rsp() - process wow ack response
  13177. * @soc_hdl: datapath soc handle
  13178. * @pdev_id: data path pdev handle id
  13179. *
  13180. * Return: none
  13181. */
  13182. static void dp_process_wow_ack_rsp(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  13183. {
  13184. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13185. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13186. if (qdf_unlikely(!pdev)) {
  13187. dp_err("pdev is NULL");
  13188. return;
  13189. }
  13190. /*
  13191. * As part of wow enable FW disables the mon status ring and in wow ack
  13192. * response from FW reap mon status ring to make sure no packets pending
  13193. * in the ring.
  13194. */
  13195. dp_monitor_reap_timer_suspend(soc);
  13196. }
  13197. /**
  13198. * dp_process_target_suspend_req() - process target suspend request
  13199. * @soc_hdl: datapath soc handle
  13200. * @pdev_id: data path pdev handle id
  13201. *
  13202. * Return: none
  13203. */
  13204. static void dp_process_target_suspend_req(struct cdp_soc_t *soc_hdl,
  13205. uint8_t pdev_id)
  13206. {
  13207. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13208. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13209. if (qdf_unlikely(!pdev)) {
  13210. dp_err("pdev is NULL");
  13211. return;
  13212. }
  13213. /* Stop monitor reap timer and reap any pending frames in ring */
  13214. dp_monitor_reap_timer_suspend(soc);
  13215. }
  13216. static struct cdp_bus_ops dp_ops_bus = {
  13217. .bus_suspend = dp_bus_suspend,
  13218. .bus_resume = dp_bus_resume,
  13219. .process_wow_ack_rsp = dp_process_wow_ack_rsp,
  13220. .process_target_suspend_req = dp_process_target_suspend_req
  13221. };
  13222. #endif
  13223. #ifdef DP_FLOW_CTL
  13224. static struct cdp_throttle_ops dp_ops_throttle = {
  13225. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  13226. };
  13227. static struct cdp_cfg_ops dp_ops_cfg = {
  13228. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  13229. };
  13230. #endif
  13231. #ifdef DP_PEER_EXTENDED_API
  13232. static struct cdp_ocb_ops dp_ops_ocb = {
  13233. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  13234. };
  13235. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  13236. .clear_stats = dp_txrx_clear_dump_stats,
  13237. };
  13238. static struct cdp_peer_ops dp_ops_peer = {
  13239. .register_peer = dp_register_peer,
  13240. .clear_peer = dp_clear_peer,
  13241. .find_peer_exist = dp_find_peer_exist,
  13242. .find_peer_exist_on_vdev = dp_find_peer_exist_on_vdev,
  13243. .find_peer_exist_on_other_vdev = dp_find_peer_exist_on_other_vdev,
  13244. .peer_state_update = dp_peer_state_update,
  13245. .get_vdevid = dp_get_vdevid,
  13246. .get_vdev_by_peer_addr = dp_get_vdev_by_peer_addr,
  13247. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  13248. .get_peer_state = dp_get_peer_state,
  13249. .peer_flush_frags = dp_peer_flush_frags,
  13250. .set_peer_as_tdls_peer = dp_set_peer_as_tdls_peer,
  13251. };
  13252. #endif
  13253. static void dp_soc_txrx_ops_attach(struct dp_soc *soc)
  13254. {
  13255. soc->cdp_soc.ops->cmn_drv_ops = &dp_ops_cmn;
  13256. soc->cdp_soc.ops->ctrl_ops = &dp_ops_ctrl;
  13257. soc->cdp_soc.ops->me_ops = &dp_ops_me;
  13258. soc->cdp_soc.ops->host_stats_ops = &dp_ops_host_stats;
  13259. soc->cdp_soc.ops->wds_ops = &dp_ops_wds;
  13260. soc->cdp_soc.ops->raw_ops = &dp_ops_raw;
  13261. #ifdef PEER_FLOW_CONTROL
  13262. soc->cdp_soc.ops->pflow_ops = &dp_ops_pflow;
  13263. #endif /* PEER_FLOW_CONTROL */
  13264. #ifdef DP_PEER_EXTENDED_API
  13265. soc->cdp_soc.ops->misc_ops = &dp_ops_misc;
  13266. soc->cdp_soc.ops->ocb_ops = &dp_ops_ocb;
  13267. soc->cdp_soc.ops->peer_ops = &dp_ops_peer;
  13268. soc->cdp_soc.ops->mob_stats_ops = &dp_ops_mob_stats;
  13269. #endif
  13270. #ifdef DP_FLOW_CTL
  13271. soc->cdp_soc.ops->cfg_ops = &dp_ops_cfg;
  13272. soc->cdp_soc.ops->flowctl_ops = &dp_ops_flowctl;
  13273. soc->cdp_soc.ops->l_flowctl_ops = &dp_ops_l_flowctl;
  13274. soc->cdp_soc.ops->throttle_ops = &dp_ops_throttle;
  13275. #endif
  13276. #ifdef IPA_OFFLOAD
  13277. soc->cdp_soc.ops->ipa_ops = &dp_ops_ipa;
  13278. #endif
  13279. #ifdef DP_POWER_SAVE
  13280. soc->cdp_soc.ops->bus_ops = &dp_ops_bus;
  13281. #endif
  13282. #if defined(WLAN_CFR_ENABLE) && defined(WLAN_ENH_CFR_ENABLE)
  13283. soc->cdp_soc.ops->cfr_ops = &dp_ops_cfr;
  13284. #endif
  13285. #ifdef WLAN_SUPPORT_MSCS
  13286. soc->cdp_soc.ops->mscs_ops = &dp_ops_mscs;
  13287. #endif
  13288. #ifdef WLAN_SUPPORT_MESH_LATENCY
  13289. soc->cdp_soc.ops->mesh_latency_ops = &dp_ops_mesh_latency;
  13290. #endif
  13291. #ifdef CONFIG_SAWF_DEF_QUEUES
  13292. soc->cdp_soc.ops->sawf_ops = &dp_ops_sawf;
  13293. #endif
  13294. #ifdef WLAN_SUPPORT_SCS
  13295. soc->cdp_soc.ops->scs_ops = &dp_ops_scs;
  13296. #endif
  13297. };
  13298. /*
  13299. * dp_soc_set_txrx_ring_map()
  13300. * @dp_soc: DP handler for soc
  13301. *
  13302. * Return: Void
  13303. */
  13304. void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  13305. {
  13306. uint32_t i;
  13307. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  13308. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  13309. }
  13310. }
  13311. qdf_export_symbol(dp_soc_set_txrx_ring_map);
  13312. #if defined(QCA_WIFI_QCA8074) || defined(QCA_WIFI_QCA6018) || \
  13313. defined(QCA_WIFI_QCA5018) || defined(QCA_WIFI_QCA9574) || \
  13314. defined(QCA_WIFI_QCA5332)
  13315. /**
  13316. * dp_soc_attach_wifi3() - Attach txrx SOC
  13317. * @ctrl_psoc: Opaque SOC handle from control plane
  13318. * @params: SOC attach params
  13319. *
  13320. * Return: DP SOC handle on success, NULL on failure
  13321. */
  13322. struct cdp_soc_t *
  13323. dp_soc_attach_wifi3(struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  13324. struct cdp_soc_attach_params *params)
  13325. {
  13326. struct dp_soc *dp_soc = NULL;
  13327. dp_soc = dp_soc_attach(ctrl_psoc, params);
  13328. return dp_soc_to_cdp_soc_t(dp_soc);
  13329. }
  13330. static inline void dp_soc_set_def_pdev(struct dp_soc *soc)
  13331. {
  13332. int lmac_id;
  13333. for (lmac_id = 0; lmac_id < MAX_NUM_LMAC_HW; lmac_id++) {
  13334. /*Set default host PDEV ID for lmac_id*/
  13335. wlan_cfg_set_pdev_idx(soc->wlan_cfg_ctx,
  13336. INVALID_PDEV_ID, lmac_id);
  13337. }
  13338. }
  13339. static uint32_t
  13340. dp_get_link_desc_id_start(uint16_t arch_id)
  13341. {
  13342. switch (arch_id) {
  13343. case CDP_ARCH_TYPE_LI:
  13344. return LINK_DESC_ID_START_21_BITS_COOKIE;
  13345. case CDP_ARCH_TYPE_BE:
  13346. return LINK_DESC_ID_START_20_BITS_COOKIE;
  13347. default:
  13348. dp_err("unknown arch_id 0x%x", arch_id);
  13349. QDF_BUG(0);
  13350. return LINK_DESC_ID_START_21_BITS_COOKIE;
  13351. }
  13352. }
  13353. /**
  13354. * dp_soc_attach() - Attach txrx SOC
  13355. * @ctrl_psoc: Opaque SOC handle from control plane
  13356. * @params: SOC attach params
  13357. *
  13358. * Return: DP SOC handle on success, NULL on failure
  13359. */
  13360. static struct dp_soc *
  13361. dp_soc_attach(struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  13362. struct cdp_soc_attach_params *params)
  13363. {
  13364. int int_ctx;
  13365. struct dp_soc *soc = NULL;
  13366. uint16_t arch_id;
  13367. struct hif_opaque_softc *hif_handle = params->hif_handle;
  13368. qdf_device_t qdf_osdev = params->qdf_osdev;
  13369. struct ol_if_ops *ol_ops = params->ol_ops;
  13370. uint16_t device_id = params->device_id;
  13371. if (!hif_handle) {
  13372. dp_err("HIF handle is NULL");
  13373. goto fail0;
  13374. }
  13375. arch_id = cdp_get_arch_type_from_devid(device_id);
  13376. soc = qdf_mem_malloc(dp_get_soc_context_size(device_id));
  13377. if (!soc) {
  13378. dp_err("DP SOC memory allocation failed");
  13379. goto fail0;
  13380. }
  13381. dp_info("soc memory allocated %pK", soc);
  13382. soc->hif_handle = hif_handle;
  13383. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  13384. if (!soc->hal_soc)
  13385. goto fail1;
  13386. hif_get_cmem_info(soc->hif_handle,
  13387. &soc->cmem_base,
  13388. &soc->cmem_total_size);
  13389. soc->cmem_avail_size = soc->cmem_total_size;
  13390. int_ctx = 0;
  13391. soc->device_id = device_id;
  13392. soc->cdp_soc.ops =
  13393. (struct cdp_ops *)qdf_mem_malloc(sizeof(struct cdp_ops));
  13394. if (!soc->cdp_soc.ops)
  13395. goto fail1;
  13396. dp_soc_txrx_ops_attach(soc);
  13397. soc->cdp_soc.ol_ops = ol_ops;
  13398. soc->ctrl_psoc = ctrl_psoc;
  13399. soc->osdev = qdf_osdev;
  13400. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  13401. hal_rx_get_tlv_size(soc->hal_soc, &soc->rx_pkt_tlv_size,
  13402. &soc->rx_mon_pkt_tlv_size);
  13403. soc->idle_link_bm_id = hal_get_idle_link_bm_id(soc->hal_soc,
  13404. params->mlo_chip_id);
  13405. soc->features.dmac_cmn_src_rxbuf_ring_enabled =
  13406. hal_dmac_cmn_src_rxbuf_ring_get(soc->hal_soc);
  13407. soc->arch_id = arch_id;
  13408. soc->link_desc_id_start =
  13409. dp_get_link_desc_id_start(soc->arch_id);
  13410. dp_configure_arch_ops(soc);
  13411. /* Reset wbm sg list and flags */
  13412. dp_rx_wbm_sg_list_reset(soc);
  13413. dp_soc_tx_hw_desc_history_attach(soc);
  13414. dp_soc_rx_history_attach(soc);
  13415. dp_soc_mon_status_ring_history_attach(soc);
  13416. dp_soc_tx_history_attach(soc);
  13417. wlan_set_srng_cfg(&soc->wlan_srng_cfg);
  13418. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  13419. if (!soc->wlan_cfg_ctx) {
  13420. dp_err("wlan_cfg_ctx failed\n");
  13421. goto fail2;
  13422. }
  13423. dp_soc_cfg_attach(soc);
  13424. if (dp_hw_link_desc_pool_banks_alloc(soc, WLAN_INVALID_PDEV_ID)) {
  13425. dp_err("failed to allocate link desc pool banks");
  13426. goto fail3;
  13427. }
  13428. if (dp_hw_link_desc_ring_alloc(soc)) {
  13429. dp_err("failed to allocate link_desc_ring");
  13430. goto fail4;
  13431. }
  13432. if (!QDF_IS_STATUS_SUCCESS(soc->arch_ops.txrx_soc_attach(soc,
  13433. params))) {
  13434. dp_err("unable to do target specific attach");
  13435. goto fail5;
  13436. }
  13437. if (dp_soc_srng_alloc(soc)) {
  13438. dp_err("failed to allocate soc srng rings");
  13439. goto fail6;
  13440. }
  13441. if (dp_soc_tx_desc_sw_pools_alloc(soc)) {
  13442. dp_err("dp_soc_tx_desc_sw_pools_alloc failed");
  13443. goto fail7;
  13444. }
  13445. if (!dp_monitor_modularized_enable()) {
  13446. if (dp_mon_soc_attach_wrapper(soc)) {
  13447. dp_err("failed to attach monitor");
  13448. goto fail8;
  13449. }
  13450. }
  13451. if (dp_sysfs_initialize_stats(soc) != QDF_STATUS_SUCCESS) {
  13452. dp_err("failed to initialize dp stats sysfs file");
  13453. dp_sysfs_deinitialize_stats(soc);
  13454. }
  13455. dp_soc_swlm_attach(soc);
  13456. dp_soc_set_interrupt_mode(soc);
  13457. dp_soc_set_def_pdev(soc);
  13458. dp_info("Mem stats: DMA = %u HEAP = %u SKB = %u",
  13459. qdf_dma_mem_stats_read(),
  13460. qdf_heap_mem_stats_read(),
  13461. qdf_skb_total_mem_stats_read());
  13462. return soc;
  13463. fail8:
  13464. dp_soc_tx_desc_sw_pools_free(soc);
  13465. fail7:
  13466. dp_soc_srng_free(soc);
  13467. fail6:
  13468. soc->arch_ops.txrx_soc_detach(soc);
  13469. fail5:
  13470. dp_hw_link_desc_ring_free(soc);
  13471. fail4:
  13472. dp_hw_link_desc_pool_banks_free(soc, WLAN_INVALID_PDEV_ID);
  13473. fail3:
  13474. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  13475. fail2:
  13476. qdf_mem_free(soc->cdp_soc.ops);
  13477. fail1:
  13478. qdf_mem_free(soc);
  13479. fail0:
  13480. return NULL;
  13481. }
  13482. /**
  13483. * dp_soc_init() - Initialize txrx SOC
  13484. * @dp_soc: Opaque DP SOC handle
  13485. * @htc_handle: Opaque HTC handle
  13486. * @hif_handle: Opaque HIF handle
  13487. *
  13488. * Return: DP SOC handle on success, NULL on failure
  13489. */
  13490. void *dp_soc_init(struct dp_soc *soc, HTC_HANDLE htc_handle,
  13491. struct hif_opaque_softc *hif_handle)
  13492. {
  13493. struct htt_soc *htt_soc = (struct htt_soc *)soc->htt_handle;
  13494. bool is_monitor_mode = false;
  13495. uint8_t i;
  13496. int num_dp_msi;
  13497. wlan_minidump_log(soc, sizeof(*soc), soc->ctrl_psoc,
  13498. WLAN_MD_DP_SOC, "dp_soc");
  13499. soc->hif_handle = hif_handle;
  13500. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  13501. if (!soc->hal_soc)
  13502. goto fail0;
  13503. if (!QDF_IS_STATUS_SUCCESS(soc->arch_ops.txrx_soc_init(soc))) {
  13504. dp_err("unable to do target specific init");
  13505. goto fail0;
  13506. }
  13507. htt_soc = htt_soc_attach(soc, htc_handle);
  13508. if (!htt_soc)
  13509. goto fail1;
  13510. soc->htt_handle = htt_soc;
  13511. if (htt_soc_htc_prealloc(htt_soc) != QDF_STATUS_SUCCESS)
  13512. goto fail2;
  13513. htt_set_htc_handle(htt_soc, htc_handle);
  13514. dp_soc_cfg_init(soc);
  13515. dp_monitor_soc_cfg_init(soc);
  13516. /* Reset/Initialize wbm sg list and flags */
  13517. dp_rx_wbm_sg_list_reset(soc);
  13518. /* Note: Any SRNG ring initialization should happen only after
  13519. * Interrupt mode is set and followed by filling up the
  13520. * interrupt mask. IT SHOULD ALWAYS BE IN THIS ORDER.
  13521. */
  13522. dp_soc_set_interrupt_mode(soc);
  13523. if (soc->cdp_soc.ol_ops->get_con_mode &&
  13524. soc->cdp_soc.ol_ops->get_con_mode() ==
  13525. QDF_GLOBAL_MONITOR_MODE) {
  13526. is_monitor_mode = true;
  13527. soc->curr_rx_pkt_tlv_size = soc->rx_mon_pkt_tlv_size;
  13528. } else {
  13529. soc->curr_rx_pkt_tlv_size = soc->rx_pkt_tlv_size;
  13530. }
  13531. num_dp_msi = dp_get_num_msi_available(soc, soc->intr_mode);
  13532. if (num_dp_msi < 0) {
  13533. dp_init_err("%pK: dp_interrupt assignment failed", soc);
  13534. goto fail3;
  13535. }
  13536. wlan_cfg_fill_interrupt_mask(soc->wlan_cfg_ctx, num_dp_msi,
  13537. soc->intr_mode, is_monitor_mode);
  13538. /* initialize WBM_IDLE_LINK ring */
  13539. if (dp_hw_link_desc_ring_init(soc)) {
  13540. dp_init_err("%pK: dp_hw_link_desc_ring_init failed", soc);
  13541. goto fail3;
  13542. }
  13543. dp_link_desc_ring_replenish(soc, WLAN_INVALID_PDEV_ID);
  13544. if (dp_soc_srng_init(soc)) {
  13545. dp_init_err("%pK: dp_soc_srng_init failed", soc);
  13546. goto fail4;
  13547. }
  13548. if (htt_soc_initialize(soc->htt_handle, soc->ctrl_psoc,
  13549. htt_get_htc_handle(htt_soc),
  13550. soc->hal_soc, soc->osdev) == NULL)
  13551. goto fail5;
  13552. /* Initialize descriptors in TCL Rings */
  13553. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  13554. hal_tx_init_data_ring(soc->hal_soc,
  13555. soc->tcl_data_ring[i].hal_srng);
  13556. }
  13557. if (dp_soc_tx_desc_sw_pools_init(soc)) {
  13558. dp_init_err("%pK: dp_tx_soc_attach failed", soc);
  13559. goto fail6;
  13560. }
  13561. if (soc->arch_ops.txrx_soc_ppeds_start) {
  13562. if (soc->arch_ops.txrx_soc_ppeds_start(soc)) {
  13563. dp_init_err("%pK: ppeds start failed", soc);
  13564. goto fail7;
  13565. }
  13566. }
  13567. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  13568. cfg_get(soc->ctrl_psoc, CFG_DP_RX_HASH));
  13569. soc->cce_disable = false;
  13570. soc->max_ast_ageout_count = MAX_AST_AGEOUT_COUNT;
  13571. soc->sta_mode_search_policy = DP_TX_ADDR_SEARCH_ADDR_POLICY;
  13572. qdf_mem_zero(&soc->vdev_id_map, sizeof(soc->vdev_id_map));
  13573. qdf_spinlock_create(&soc->vdev_map_lock);
  13574. qdf_atomic_init(&soc->num_tx_outstanding);
  13575. qdf_atomic_init(&soc->num_tx_exception);
  13576. soc->num_tx_allowed =
  13577. wlan_cfg_get_dp_soc_tx_device_limit(soc->wlan_cfg_ctx);
  13578. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  13579. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  13580. CDP_CFG_MAX_PEER_ID);
  13581. if (ret != -EINVAL)
  13582. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  13583. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  13584. CDP_CFG_CCE_DISABLE);
  13585. if (ret == 1)
  13586. soc->cce_disable = true;
  13587. }
  13588. /*
  13589. * Skip registering hw ring interrupts for WMAC2 on IPQ6018
  13590. * and IPQ5018 WMAC2 is not there in these platforms.
  13591. */
  13592. if (hal_get_target_type(soc->hal_soc) == TARGET_TYPE_QCA6018 ||
  13593. soc->disable_mac2_intr)
  13594. dp_soc_disable_unused_mac_intr_mask(soc, 0x2);
  13595. /*
  13596. * Skip registering hw ring interrupts for WMAC1 on IPQ5018
  13597. * WMAC1 is not there in this platform.
  13598. */
  13599. if (soc->disable_mac1_intr)
  13600. dp_soc_disable_unused_mac_intr_mask(soc, 0x1);
  13601. /* setup the global rx defrag waitlist */
  13602. TAILQ_INIT(&soc->rx.defrag.waitlist);
  13603. soc->rx.defrag.timeout_ms =
  13604. wlan_cfg_get_rx_defrag_min_timeout(soc->wlan_cfg_ctx);
  13605. soc->rx.defrag.next_flush_ms = 0;
  13606. soc->rx.flags.defrag_timeout_check =
  13607. wlan_cfg_get_defrag_timeout_check(soc->wlan_cfg_ctx);
  13608. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  13609. dp_monitor_soc_init(soc);
  13610. qdf_atomic_set(&soc->cmn_init_done, 1);
  13611. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  13612. qdf_spinlock_create(&soc->ast_lock);
  13613. dp_peer_mec_spinlock_create(soc);
  13614. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  13615. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  13616. INIT_RX_HW_STATS_LOCK(soc);
  13617. qdf_nbuf_queue_init(&soc->invalid_buf_queue);
  13618. /* fill the tx/rx cpu ring map*/
  13619. dp_soc_set_txrx_ring_map(soc);
  13620. TAILQ_INIT(&soc->inactive_peer_list);
  13621. qdf_spinlock_create(&soc->inactive_peer_list_lock);
  13622. TAILQ_INIT(&soc->inactive_vdev_list);
  13623. qdf_spinlock_create(&soc->inactive_vdev_list_lock);
  13624. qdf_spinlock_create(&soc->htt_stats.lock);
  13625. /* initialize work queue for stats processing */
  13626. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  13627. dp_reo_desc_deferred_freelist_create(soc);
  13628. dp_info("Mem stats: DMA = %u HEAP = %u SKB = %u",
  13629. qdf_dma_mem_stats_read(),
  13630. qdf_heap_mem_stats_read(),
  13631. qdf_skb_total_mem_stats_read());
  13632. soc->vdev_stats_id_map = 0;
  13633. return soc;
  13634. fail7:
  13635. dp_soc_tx_desc_sw_pools_deinit(soc);
  13636. fail6:
  13637. htt_soc_htc_dealloc(soc->htt_handle);
  13638. fail5:
  13639. dp_soc_srng_deinit(soc);
  13640. fail4:
  13641. dp_hw_link_desc_ring_deinit(soc);
  13642. fail3:
  13643. htt_htc_pkt_pool_free(htt_soc);
  13644. fail2:
  13645. htt_soc_detach(htt_soc);
  13646. fail1:
  13647. soc->arch_ops.txrx_soc_deinit(soc);
  13648. fail0:
  13649. return NULL;
  13650. }
  13651. /**
  13652. * dp_soc_init_wifi3() - Initialize txrx SOC
  13653. * @soc: Opaque DP SOC handle
  13654. * @ctrl_psoc: Opaque SOC handle from control plane(Unused)
  13655. * @hif_handle: Opaque HIF handle
  13656. * @htc_handle: Opaque HTC handle
  13657. * @qdf_osdev: QDF device (Unused)
  13658. * @ol_ops: Offload Operations (Unused)
  13659. * @device_id: Device ID (Unused)
  13660. *
  13661. * Return: DP SOC handle on success, NULL on failure
  13662. */
  13663. void *dp_soc_init_wifi3(struct cdp_soc_t *soc,
  13664. struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  13665. struct hif_opaque_softc *hif_handle,
  13666. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  13667. struct ol_if_ops *ol_ops, uint16_t device_id)
  13668. {
  13669. return dp_soc_init((struct dp_soc *)soc, htc_handle, hif_handle);
  13670. }
  13671. #endif
  13672. /*
  13673. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  13674. *
  13675. * @soc: handle to DP soc
  13676. * @mac_id: MAC id
  13677. *
  13678. * Return: Return pdev corresponding to MAC
  13679. */
  13680. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  13681. {
  13682. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  13683. return (mac_id < MAX_PDEV_CNT) ? soc->pdev_list[mac_id] : NULL;
  13684. /* Typically for MCL as there only 1 PDEV*/
  13685. return soc->pdev_list[0];
  13686. }
  13687. void dp_update_num_mac_rings_for_dbs(struct dp_soc *soc,
  13688. int *max_mac_rings)
  13689. {
  13690. bool dbs_enable = false;
  13691. if (soc->cdp_soc.ol_ops->is_hw_dbs_capable)
  13692. dbs_enable = soc->cdp_soc.ol_ops->
  13693. is_hw_dbs_capable((void *)soc->ctrl_psoc);
  13694. *max_mac_rings = dbs_enable ? (*max_mac_rings) : 1;
  13695. dp_info("dbs_enable %d, max_mac_rings %d",
  13696. dbs_enable, *max_mac_rings);
  13697. }
  13698. qdf_export_symbol(dp_update_num_mac_rings_for_dbs);
  13699. #if defined(WLAN_CFR_ENABLE) && defined(WLAN_ENH_CFR_ENABLE)
  13700. /**
  13701. * dp_get_cfr_rcc() - get cfr rcc config
  13702. * @soc_hdl: Datapath soc handle
  13703. * @pdev_id: id of objmgr pdev
  13704. *
  13705. * Return: true/false based on cfr mode setting
  13706. */
  13707. static
  13708. bool dp_get_cfr_rcc(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  13709. {
  13710. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13711. struct dp_pdev *pdev = NULL;
  13712. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13713. if (!pdev) {
  13714. dp_err("pdev is NULL");
  13715. return false;
  13716. }
  13717. return pdev->cfr_rcc_mode;
  13718. }
  13719. /**
  13720. * dp_set_cfr_rcc() - enable/disable cfr rcc config
  13721. * @soc_hdl: Datapath soc handle
  13722. * @pdev_id: id of objmgr pdev
  13723. * @enable: Enable/Disable cfr rcc mode
  13724. *
  13725. * Return: none
  13726. */
  13727. static
  13728. void dp_set_cfr_rcc(struct cdp_soc_t *soc_hdl, uint8_t pdev_id, bool enable)
  13729. {
  13730. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13731. struct dp_pdev *pdev = NULL;
  13732. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13733. if (!pdev) {
  13734. dp_err("pdev is NULL");
  13735. return;
  13736. }
  13737. pdev->cfr_rcc_mode = enable;
  13738. }
  13739. /*
  13740. * dp_get_cfr_dbg_stats - Get the debug statistics for CFR
  13741. * @soc_hdl: Datapath soc handle
  13742. * @pdev_id: id of data path pdev handle
  13743. * @cfr_rcc_stats: CFR RCC debug statistics buffer
  13744. *
  13745. * Return: none
  13746. */
  13747. static inline void
  13748. dp_get_cfr_dbg_stats(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  13749. struct cdp_cfr_rcc_stats *cfr_rcc_stats)
  13750. {
  13751. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13752. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13753. if (!pdev) {
  13754. dp_err("Invalid pdev");
  13755. return;
  13756. }
  13757. qdf_mem_copy(cfr_rcc_stats, &pdev->stats.rcc,
  13758. sizeof(struct cdp_cfr_rcc_stats));
  13759. }
  13760. /*
  13761. * dp_clear_cfr_dbg_stats - Clear debug statistics for CFR
  13762. * @soc_hdl: Datapath soc handle
  13763. * @pdev_id: id of data path pdev handle
  13764. *
  13765. * Return: none
  13766. */
  13767. static void dp_clear_cfr_dbg_stats(struct cdp_soc_t *soc_hdl,
  13768. uint8_t pdev_id)
  13769. {
  13770. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13771. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13772. if (!pdev) {
  13773. dp_err("dp pdev is NULL");
  13774. return;
  13775. }
  13776. qdf_mem_zero(&pdev->stats.rcc, sizeof(pdev->stats.rcc));
  13777. }
  13778. #endif
  13779. /**
  13780. * dp_bucket_index() - Return index from array
  13781. *
  13782. * @delay: delay measured
  13783. * @array: array used to index corresponding delay
  13784. * @delay_in_us: flag to indicate whether the delay in ms or us
  13785. *
  13786. * Return: index
  13787. */
  13788. static uint8_t
  13789. dp_bucket_index(uint32_t delay, uint16_t *array, bool delay_in_us)
  13790. {
  13791. uint8_t i = CDP_DELAY_BUCKET_0;
  13792. uint32_t thr_low, thr_high;
  13793. for (; i < CDP_DELAY_BUCKET_MAX - 1; i++) {
  13794. thr_low = array[i];
  13795. thr_high = array[i + 1];
  13796. if (delay_in_us) {
  13797. thr_low = thr_low * USEC_PER_MSEC;
  13798. thr_high = thr_high * USEC_PER_MSEC;
  13799. }
  13800. if (delay >= thr_low && delay <= thr_high)
  13801. return i;
  13802. }
  13803. return (CDP_DELAY_BUCKET_MAX - 1);
  13804. }
  13805. #ifdef HW_TX_DELAY_STATS_ENABLE
  13806. /*
  13807. * cdp_fw_to_hw_delay_range
  13808. * Fw to hw delay ranges in milliseconds
  13809. */
  13810. static uint16_t cdp_fw_to_hw_delay[CDP_DELAY_BUCKET_MAX] = {
  13811. 0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 250, 500};
  13812. #else
  13813. static uint16_t cdp_fw_to_hw_delay[CDP_DELAY_BUCKET_MAX] = {
  13814. 0, 2, 4, 6, 8, 10, 20, 30, 40, 50, 100, 250, 500};
  13815. #endif
  13816. /*
  13817. * cdp_sw_enq_delay_range
  13818. * Software enqueue delay ranges in milliseconds
  13819. */
  13820. static uint16_t cdp_sw_enq_delay[CDP_DELAY_BUCKET_MAX] = {
  13821. 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12};
  13822. /*
  13823. * cdp_intfrm_delay_range
  13824. * Interframe delay ranges in milliseconds
  13825. */
  13826. static uint16_t cdp_intfrm_delay[CDP_DELAY_BUCKET_MAX] = {
  13827. 0, 5, 10, 15, 20, 25, 30, 35, 40, 45, 50, 55, 60};
  13828. /**
  13829. * dp_fill_delay_buckets() - Fill delay statistics bucket for each
  13830. * type of delay
  13831. * @tstats: tid tx stats
  13832. * @rstats: tid rx stats
  13833. * @delay: delay in ms
  13834. * @tid: tid value
  13835. * @mode: type of tx delay mode
  13836. * @ring_id: ring number
  13837. * @delay_in_us: flag to indicate whether the delay in ms or us
  13838. *
  13839. * Return: pointer to cdp_delay_stats structure
  13840. */
  13841. static struct cdp_delay_stats *
  13842. dp_fill_delay_buckets(struct cdp_tid_tx_stats *tstats,
  13843. struct cdp_tid_rx_stats *rstats, uint32_t delay,
  13844. uint8_t tid, uint8_t mode, uint8_t ring_id,
  13845. bool delay_in_us)
  13846. {
  13847. uint8_t delay_index = 0;
  13848. struct cdp_delay_stats *stats = NULL;
  13849. /*
  13850. * Update delay stats in proper bucket
  13851. */
  13852. switch (mode) {
  13853. /* Software Enqueue delay ranges */
  13854. case CDP_DELAY_STATS_SW_ENQ:
  13855. if (!tstats)
  13856. break;
  13857. delay_index = dp_bucket_index(delay, cdp_sw_enq_delay,
  13858. delay_in_us);
  13859. tstats->swq_delay.delay_bucket[delay_index]++;
  13860. stats = &tstats->swq_delay;
  13861. break;
  13862. /* Tx Completion delay ranges */
  13863. case CDP_DELAY_STATS_FW_HW_TRANSMIT:
  13864. if (!tstats)
  13865. break;
  13866. delay_index = dp_bucket_index(delay, cdp_fw_to_hw_delay,
  13867. delay_in_us);
  13868. tstats->hwtx_delay.delay_bucket[delay_index]++;
  13869. stats = &tstats->hwtx_delay;
  13870. break;
  13871. /* Interframe tx delay ranges */
  13872. case CDP_DELAY_STATS_TX_INTERFRAME:
  13873. if (!tstats)
  13874. break;
  13875. delay_index = dp_bucket_index(delay, cdp_intfrm_delay,
  13876. delay_in_us);
  13877. tstats->intfrm_delay.delay_bucket[delay_index]++;
  13878. stats = &tstats->intfrm_delay;
  13879. break;
  13880. /* Interframe rx delay ranges */
  13881. case CDP_DELAY_STATS_RX_INTERFRAME:
  13882. if (!rstats)
  13883. break;
  13884. delay_index = dp_bucket_index(delay, cdp_intfrm_delay,
  13885. delay_in_us);
  13886. rstats->intfrm_delay.delay_bucket[delay_index]++;
  13887. stats = &rstats->intfrm_delay;
  13888. break;
  13889. /* Ring reap to indication to network stack */
  13890. case CDP_DELAY_STATS_REAP_STACK:
  13891. if (!rstats)
  13892. break;
  13893. delay_index = dp_bucket_index(delay, cdp_intfrm_delay,
  13894. delay_in_us);
  13895. rstats->to_stack_delay.delay_bucket[delay_index]++;
  13896. stats = &rstats->to_stack_delay;
  13897. break;
  13898. default:
  13899. dp_debug("Incorrect delay mode: %d", mode);
  13900. }
  13901. return stats;
  13902. }
  13903. void dp_update_delay_stats(struct cdp_tid_tx_stats *tstats,
  13904. struct cdp_tid_rx_stats *rstats, uint32_t delay,
  13905. uint8_t tid, uint8_t mode, uint8_t ring_id,
  13906. bool delay_in_us)
  13907. {
  13908. struct cdp_delay_stats *dstats = NULL;
  13909. /*
  13910. * Delay ranges are different for different delay modes
  13911. * Get the correct index to update delay bucket
  13912. */
  13913. dstats = dp_fill_delay_buckets(tstats, rstats, delay, tid, mode,
  13914. ring_id, delay_in_us);
  13915. if (qdf_unlikely(!dstats))
  13916. return;
  13917. if (delay != 0) {
  13918. /*
  13919. * Compute minimum,average and maximum
  13920. * delay
  13921. */
  13922. if (delay < dstats->min_delay)
  13923. dstats->min_delay = delay;
  13924. if (delay > dstats->max_delay)
  13925. dstats->max_delay = delay;
  13926. /*
  13927. * Average over delay measured till now
  13928. */
  13929. if (!dstats->avg_delay)
  13930. dstats->avg_delay = delay;
  13931. else
  13932. dstats->avg_delay = ((delay + dstats->avg_delay) >> 1);
  13933. }
  13934. }
  13935. /**
  13936. * dp_get_peer_mac_list(): function to get peer mac list of vdev
  13937. * @soc: Datapath soc handle
  13938. * @vdev_id: vdev id
  13939. * @newmac: Table of the clients mac
  13940. * @mac_cnt: No. of MACs required
  13941. * @limit: Limit the number of clients
  13942. *
  13943. * return: no of clients
  13944. */
  13945. uint16_t dp_get_peer_mac_list(ol_txrx_soc_handle soc, uint8_t vdev_id,
  13946. u_int8_t newmac[][QDF_MAC_ADDR_SIZE],
  13947. u_int16_t mac_cnt, bool limit)
  13948. {
  13949. struct dp_soc *dp_soc = (struct dp_soc *)soc;
  13950. struct dp_vdev *vdev =
  13951. dp_vdev_get_ref_by_id(dp_soc, vdev_id, DP_MOD_ID_CDP);
  13952. struct dp_peer *peer;
  13953. uint16_t new_mac_cnt = 0;
  13954. if (!vdev)
  13955. return new_mac_cnt;
  13956. if (limit && (vdev->num_peers > mac_cnt))
  13957. return 0;
  13958. qdf_spin_lock_bh(&vdev->peer_list_lock);
  13959. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  13960. if (peer->bss_peer)
  13961. continue;
  13962. if (new_mac_cnt < mac_cnt) {
  13963. WLAN_ADDR_COPY(newmac[new_mac_cnt], peer->mac_addr.raw);
  13964. new_mac_cnt++;
  13965. }
  13966. }
  13967. qdf_spin_unlock_bh(&vdev->peer_list_lock);
  13968. dp_vdev_unref_delete(dp_soc, vdev, DP_MOD_ID_CDP);
  13969. return new_mac_cnt;
  13970. }
  13971. uint16_t dp_get_peer_id(ol_txrx_soc_handle soc, uint8_t vdev_id, uint8_t *mac)
  13972. {
  13973. struct dp_peer *peer = dp_peer_find_hash_find((struct dp_soc *)soc,
  13974. mac, 0, vdev_id,
  13975. DP_MOD_ID_CDP);
  13976. uint16_t peer_id = HTT_INVALID_PEER;
  13977. if (!peer) {
  13978. dp_cdp_debug("%pK: Peer is NULL!\n", (struct dp_soc *)soc);
  13979. return peer_id;
  13980. }
  13981. peer_id = peer->peer_id;
  13982. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  13983. return peer_id;
  13984. }
  13985. #ifdef QCA_SUPPORT_WDS_EXTENDED
  13986. QDF_STATUS dp_wds_ext_set_peer_rx(ol_txrx_soc_handle soc,
  13987. uint8_t vdev_id,
  13988. uint8_t *mac,
  13989. ol_txrx_rx_fp rx,
  13990. ol_osif_peer_handle osif_peer)
  13991. {
  13992. struct dp_txrx_peer *txrx_peer = NULL;
  13993. struct dp_peer *peer = dp_peer_find_hash_find((struct dp_soc *)soc,
  13994. mac, 0, vdev_id,
  13995. DP_MOD_ID_CDP);
  13996. QDF_STATUS status = QDF_STATUS_E_INVAL;
  13997. if (!peer) {
  13998. dp_cdp_debug("%pK: Peer is NULL!\n", (struct dp_soc *)soc);
  13999. return status;
  14000. }
  14001. txrx_peer = dp_get_txrx_peer(peer);
  14002. if (!txrx_peer) {
  14003. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  14004. return status;
  14005. }
  14006. if (rx) {
  14007. if (txrx_peer->osif_rx) {
  14008. status = QDF_STATUS_E_ALREADY;
  14009. } else {
  14010. txrx_peer->osif_rx = rx;
  14011. status = QDF_STATUS_SUCCESS;
  14012. }
  14013. } else {
  14014. if (txrx_peer->osif_rx) {
  14015. txrx_peer->osif_rx = NULL;
  14016. status = QDF_STATUS_SUCCESS;
  14017. } else {
  14018. status = QDF_STATUS_E_ALREADY;
  14019. }
  14020. }
  14021. txrx_peer->wds_ext.osif_peer = osif_peer;
  14022. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  14023. return status;
  14024. }
  14025. #endif /* QCA_SUPPORT_WDS_EXTENDED */
  14026. /**
  14027. * dp_pdev_srng_deinit() - de-initialize all pdev srng ring including
  14028. * monitor rings
  14029. * @pdev: Datapath pdev handle
  14030. *
  14031. */
  14032. static void dp_pdev_srng_deinit(struct dp_pdev *pdev)
  14033. {
  14034. struct dp_soc *soc = pdev->soc;
  14035. uint8_t i;
  14036. if (!soc->features.dmac_cmn_src_rxbuf_ring_enabled)
  14037. dp_srng_deinit(soc, &soc->rx_refill_buf_ring[pdev->lmac_id],
  14038. RXDMA_BUF,
  14039. pdev->lmac_id);
  14040. if (!soc->rxdma2sw_rings_not_supported) {
  14041. for (i = 0;
  14042. i < soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev; i++) {
  14043. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, i,
  14044. pdev->pdev_id);
  14045. wlan_minidump_remove(soc->rxdma_err_dst_ring[lmac_id].
  14046. base_vaddr_unaligned,
  14047. soc->rxdma_err_dst_ring[lmac_id].
  14048. alloc_size,
  14049. soc->ctrl_psoc,
  14050. WLAN_MD_DP_SRNG_RXDMA_ERR_DST,
  14051. "rxdma_err_dst");
  14052. dp_srng_deinit(soc, &soc->rxdma_err_dst_ring[lmac_id],
  14053. RXDMA_DST, lmac_id);
  14054. }
  14055. }
  14056. }
  14057. /**
  14058. * dp_pdev_srng_init() - initialize all pdev srng rings including
  14059. * monitor rings
  14060. * @pdev: Datapath pdev handle
  14061. *
  14062. * return: QDF_STATUS_SUCCESS on success
  14063. * QDF_STATUS_E_NOMEM on failure
  14064. */
  14065. static QDF_STATUS dp_pdev_srng_init(struct dp_pdev *pdev)
  14066. {
  14067. struct dp_soc *soc = pdev->soc;
  14068. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14069. uint32_t i;
  14070. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14071. if (!soc->features.dmac_cmn_src_rxbuf_ring_enabled) {
  14072. if (dp_srng_init(soc, &soc->rx_refill_buf_ring[pdev->lmac_id],
  14073. RXDMA_BUF, 0, pdev->lmac_id)) {
  14074. dp_init_err("%pK: dp_srng_init failed rx refill ring",
  14075. soc);
  14076. goto fail1;
  14077. }
  14078. }
  14079. /* LMAC RxDMA to SW Rings configuration */
  14080. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx))
  14081. /* Only valid for MCL */
  14082. pdev = soc->pdev_list[0];
  14083. if (!soc->rxdma2sw_rings_not_supported) {
  14084. for (i = 0;
  14085. i < soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev; i++) {
  14086. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, i,
  14087. pdev->pdev_id);
  14088. struct dp_srng *srng =
  14089. &soc->rxdma_err_dst_ring[lmac_id];
  14090. if (srng->hal_srng)
  14091. continue;
  14092. if (dp_srng_init(soc, srng, RXDMA_DST, 0, lmac_id)) {
  14093. dp_init_err("%pK:" RNG_ERR "rxdma_err_dst_ring",
  14094. soc);
  14095. goto fail1;
  14096. }
  14097. wlan_minidump_log(soc->rxdma_err_dst_ring[lmac_id].
  14098. base_vaddr_unaligned,
  14099. soc->rxdma_err_dst_ring[lmac_id].
  14100. alloc_size,
  14101. soc->ctrl_psoc,
  14102. WLAN_MD_DP_SRNG_RXDMA_ERR_DST,
  14103. "rxdma_err_dst");
  14104. }
  14105. }
  14106. return QDF_STATUS_SUCCESS;
  14107. fail1:
  14108. dp_pdev_srng_deinit(pdev);
  14109. return QDF_STATUS_E_NOMEM;
  14110. }
  14111. /**
  14112. * dp_pdev_srng_free() - free all pdev srng rings including monitor rings
  14113. * pdev: Datapath pdev handle
  14114. *
  14115. */
  14116. static void dp_pdev_srng_free(struct dp_pdev *pdev)
  14117. {
  14118. struct dp_soc *soc = pdev->soc;
  14119. uint8_t i;
  14120. if (!soc->features.dmac_cmn_src_rxbuf_ring_enabled)
  14121. dp_srng_free(soc, &soc->rx_refill_buf_ring[pdev->lmac_id]);
  14122. if (!soc->rxdma2sw_rings_not_supported) {
  14123. for (i = 0;
  14124. i < soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev; i++) {
  14125. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, i,
  14126. pdev->pdev_id);
  14127. dp_srng_free(soc, &soc->rxdma_err_dst_ring[lmac_id]);
  14128. }
  14129. }
  14130. }
  14131. /**
  14132. * dp_pdev_srng_alloc() - allocate memory for all pdev srng rings including
  14133. * monitor rings
  14134. * pdev: Datapath pdev handle
  14135. *
  14136. * return: QDF_STATUS_SUCCESS on success
  14137. * QDF_STATUS_E_NOMEM on failure
  14138. */
  14139. static QDF_STATUS dp_pdev_srng_alloc(struct dp_pdev *pdev)
  14140. {
  14141. struct dp_soc *soc = pdev->soc;
  14142. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14143. uint32_t ring_size;
  14144. uint32_t i;
  14145. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14146. ring_size = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  14147. if (!soc->features.dmac_cmn_src_rxbuf_ring_enabled) {
  14148. if (dp_srng_alloc(soc, &soc->rx_refill_buf_ring[pdev->lmac_id],
  14149. RXDMA_BUF, ring_size, 0)) {
  14150. dp_init_err("%pK: dp_srng_alloc failed rx refill ring",
  14151. soc);
  14152. goto fail1;
  14153. }
  14154. }
  14155. ring_size = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  14156. /* LMAC RxDMA to SW Rings configuration */
  14157. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx))
  14158. /* Only valid for MCL */
  14159. pdev = soc->pdev_list[0];
  14160. if (!soc->rxdma2sw_rings_not_supported) {
  14161. for (i = 0;
  14162. i < soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev; i++) {
  14163. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, i,
  14164. pdev->pdev_id);
  14165. struct dp_srng *srng =
  14166. &soc->rxdma_err_dst_ring[lmac_id];
  14167. if (srng->base_vaddr_unaligned)
  14168. continue;
  14169. if (dp_srng_alloc(soc, srng, RXDMA_DST, ring_size, 0)) {
  14170. dp_init_err("%pK:" RNG_ERR "rxdma_err_dst_ring",
  14171. soc);
  14172. goto fail1;
  14173. }
  14174. }
  14175. }
  14176. return QDF_STATUS_SUCCESS;
  14177. fail1:
  14178. dp_pdev_srng_free(pdev);
  14179. return QDF_STATUS_E_NOMEM;
  14180. }
  14181. #ifndef WLAN_DP_DISABLE_TCL_CMD_CRED_SRNG
  14182. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_init(struct dp_soc *soc)
  14183. {
  14184. QDF_STATUS status;
  14185. if (soc->init_tcl_cmd_cred_ring) {
  14186. status = dp_srng_init(soc, &soc->tcl_cmd_credit_ring,
  14187. TCL_CMD_CREDIT, 0, 0);
  14188. if (QDF_IS_STATUS_ERROR(status))
  14189. return status;
  14190. wlan_minidump_log(soc->tcl_cmd_credit_ring.base_vaddr_unaligned,
  14191. soc->tcl_cmd_credit_ring.alloc_size,
  14192. soc->ctrl_psoc,
  14193. WLAN_MD_DP_SRNG_TCL_CMD,
  14194. "wbm_desc_rel_ring");
  14195. }
  14196. return QDF_STATUS_SUCCESS;
  14197. }
  14198. static inline void dp_soc_tcl_cmd_cred_srng_deinit(struct dp_soc *soc)
  14199. {
  14200. if (soc->init_tcl_cmd_cred_ring) {
  14201. wlan_minidump_remove(soc->tcl_cmd_credit_ring.base_vaddr_unaligned,
  14202. soc->tcl_cmd_credit_ring.alloc_size,
  14203. soc->ctrl_psoc, WLAN_MD_DP_SRNG_TCL_CMD,
  14204. "wbm_desc_rel_ring");
  14205. dp_srng_deinit(soc, &soc->tcl_cmd_credit_ring,
  14206. TCL_CMD_CREDIT, 0);
  14207. }
  14208. }
  14209. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_alloc(struct dp_soc *soc)
  14210. {
  14211. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx = soc->wlan_cfg_ctx;
  14212. uint32_t entries;
  14213. QDF_STATUS status;
  14214. entries = wlan_cfg_get_dp_soc_tcl_cmd_credit_ring_size(soc_cfg_ctx);
  14215. if (soc->init_tcl_cmd_cred_ring) {
  14216. status = dp_srng_alloc(soc, &soc->tcl_cmd_credit_ring,
  14217. TCL_CMD_CREDIT, entries, 0);
  14218. if (QDF_IS_STATUS_ERROR(status))
  14219. return status;
  14220. }
  14221. return QDF_STATUS_SUCCESS;
  14222. }
  14223. static inline void dp_soc_tcl_cmd_cred_srng_free(struct dp_soc *soc)
  14224. {
  14225. if (soc->init_tcl_cmd_cred_ring)
  14226. dp_srng_free(soc, &soc->tcl_cmd_credit_ring);
  14227. }
  14228. static inline void dp_tx_init_cmd_credit_ring(struct dp_soc *soc)
  14229. {
  14230. if (soc->init_tcl_cmd_cred_ring)
  14231. hal_tx_init_cmd_credit_ring(soc->hal_soc,
  14232. soc->tcl_cmd_credit_ring.hal_srng);
  14233. }
  14234. #else
  14235. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_init(struct dp_soc *soc)
  14236. {
  14237. return QDF_STATUS_SUCCESS;
  14238. }
  14239. static inline void dp_soc_tcl_cmd_cred_srng_deinit(struct dp_soc *soc)
  14240. {
  14241. }
  14242. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_alloc(struct dp_soc *soc)
  14243. {
  14244. return QDF_STATUS_SUCCESS;
  14245. }
  14246. static inline void dp_soc_tcl_cmd_cred_srng_free(struct dp_soc *soc)
  14247. {
  14248. }
  14249. static inline void dp_tx_init_cmd_credit_ring(struct dp_soc *soc)
  14250. {
  14251. }
  14252. #endif
  14253. #ifndef WLAN_DP_DISABLE_TCL_STATUS_SRNG
  14254. static inline QDF_STATUS dp_soc_tcl_status_srng_init(struct dp_soc *soc)
  14255. {
  14256. QDF_STATUS status;
  14257. status = dp_srng_init(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0);
  14258. if (QDF_IS_STATUS_ERROR(status))
  14259. return status;
  14260. wlan_minidump_log(soc->tcl_status_ring.base_vaddr_unaligned,
  14261. soc->tcl_status_ring.alloc_size,
  14262. soc->ctrl_psoc,
  14263. WLAN_MD_DP_SRNG_TCL_STATUS,
  14264. "wbm_desc_rel_ring");
  14265. return QDF_STATUS_SUCCESS;
  14266. }
  14267. static inline void dp_soc_tcl_status_srng_deinit(struct dp_soc *soc)
  14268. {
  14269. wlan_minidump_remove(soc->tcl_status_ring.base_vaddr_unaligned,
  14270. soc->tcl_status_ring.alloc_size,
  14271. soc->ctrl_psoc, WLAN_MD_DP_SRNG_TCL_STATUS,
  14272. "wbm_desc_rel_ring");
  14273. dp_srng_deinit(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  14274. }
  14275. static inline QDF_STATUS dp_soc_tcl_status_srng_alloc(struct dp_soc *soc)
  14276. {
  14277. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx = soc->wlan_cfg_ctx;
  14278. uint32_t entries;
  14279. QDF_STATUS status = QDF_STATUS_SUCCESS;
  14280. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  14281. status = dp_srng_alloc(soc, &soc->tcl_status_ring,
  14282. TCL_STATUS, entries, 0);
  14283. return status;
  14284. }
  14285. static inline void dp_soc_tcl_status_srng_free(struct dp_soc *soc)
  14286. {
  14287. dp_srng_free(soc, &soc->tcl_status_ring);
  14288. }
  14289. #else
  14290. static inline QDF_STATUS dp_soc_tcl_status_srng_init(struct dp_soc *soc)
  14291. {
  14292. return QDF_STATUS_SUCCESS;
  14293. }
  14294. static inline void dp_soc_tcl_status_srng_deinit(struct dp_soc *soc)
  14295. {
  14296. }
  14297. static inline QDF_STATUS dp_soc_tcl_status_srng_alloc(struct dp_soc *soc)
  14298. {
  14299. return QDF_STATUS_SUCCESS;
  14300. }
  14301. static inline void dp_soc_tcl_status_srng_free(struct dp_soc *soc)
  14302. {
  14303. }
  14304. #endif
  14305. /**
  14306. * dp_soc_srng_deinit() - de-initialize soc srng rings
  14307. * @soc: Datapath soc handle
  14308. *
  14309. */
  14310. static void dp_soc_srng_deinit(struct dp_soc *soc)
  14311. {
  14312. uint32_t i;
  14313. if (soc->arch_ops.txrx_soc_srng_deinit)
  14314. soc->arch_ops.txrx_soc_srng_deinit(soc);
  14315. /* Free the ring memories */
  14316. /* Common rings */
  14317. wlan_minidump_remove(soc->wbm_desc_rel_ring.base_vaddr_unaligned,
  14318. soc->wbm_desc_rel_ring.alloc_size,
  14319. soc->ctrl_psoc, WLAN_MD_DP_SRNG_WBM_DESC_REL,
  14320. "wbm_desc_rel_ring");
  14321. dp_srng_deinit(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  14322. /* Tx data rings */
  14323. for (i = 0; i < soc->num_tcl_data_rings; i++)
  14324. dp_deinit_tx_pair_by_index(soc, i);
  14325. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14326. dp_deinit_tx_pair_by_index(soc, IPA_TCL_DATA_RING_IDX);
  14327. dp_ipa_deinit_alt_tx_ring(soc);
  14328. }
  14329. /* TCL command and status rings */
  14330. dp_soc_tcl_cmd_cred_srng_deinit(soc);
  14331. dp_soc_tcl_status_srng_deinit(soc);
  14332. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  14333. /* TODO: Get number of rings and ring sizes
  14334. * from wlan_cfg
  14335. */
  14336. wlan_minidump_remove(soc->reo_dest_ring[i].base_vaddr_unaligned,
  14337. soc->reo_dest_ring[i].alloc_size,
  14338. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_DEST,
  14339. "reo_dest_ring");
  14340. dp_srng_deinit(soc, &soc->reo_dest_ring[i], REO_DST, i);
  14341. }
  14342. /* REO reinjection ring */
  14343. wlan_minidump_remove(soc->reo_reinject_ring.base_vaddr_unaligned,
  14344. soc->reo_reinject_ring.alloc_size,
  14345. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_REINJECT,
  14346. "reo_reinject_ring");
  14347. dp_srng_deinit(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  14348. /* Rx release ring */
  14349. wlan_minidump_remove(soc->rx_rel_ring.base_vaddr_unaligned,
  14350. soc->rx_rel_ring.alloc_size,
  14351. soc->ctrl_psoc, WLAN_MD_DP_SRNG_RX_REL,
  14352. "reo_release_ring");
  14353. dp_srng_deinit(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  14354. /* Rx exception ring */
  14355. /* TODO: Better to store ring_type and ring_num in
  14356. * dp_srng during setup
  14357. */
  14358. wlan_minidump_remove(soc->reo_exception_ring.base_vaddr_unaligned,
  14359. soc->reo_exception_ring.alloc_size,
  14360. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_EXCEPTION,
  14361. "reo_exception_ring");
  14362. dp_srng_deinit(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  14363. /* REO command and status rings */
  14364. wlan_minidump_remove(soc->reo_cmd_ring.base_vaddr_unaligned,
  14365. soc->reo_cmd_ring.alloc_size,
  14366. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_CMD,
  14367. "reo_cmd_ring");
  14368. dp_srng_deinit(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  14369. wlan_minidump_remove(soc->reo_status_ring.base_vaddr_unaligned,
  14370. soc->reo_status_ring.alloc_size,
  14371. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_STATUS,
  14372. "reo_status_ring");
  14373. dp_srng_deinit(soc, &soc->reo_status_ring, REO_STATUS, 0);
  14374. }
  14375. /**
  14376. * dp_soc_srng_init() - Initialize soc level srng rings
  14377. * @soc: Datapath soc handle
  14378. *
  14379. * return: QDF_STATUS_SUCCESS on success
  14380. * QDF_STATUS_E_FAILURE on failure
  14381. */
  14382. static QDF_STATUS dp_soc_srng_init(struct dp_soc *soc)
  14383. {
  14384. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14385. uint8_t i;
  14386. uint8_t wbm2_sw_rx_rel_ring_id;
  14387. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14388. dp_enable_verbose_debug(soc);
  14389. /* WBM descriptor release ring */
  14390. if (dp_srng_init(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0)) {
  14391. dp_init_err("%pK: dp_srng_init failed for wbm_desc_rel_ring", soc);
  14392. goto fail1;
  14393. }
  14394. wlan_minidump_log(soc->wbm_desc_rel_ring.base_vaddr_unaligned,
  14395. soc->wbm_desc_rel_ring.alloc_size,
  14396. soc->ctrl_psoc,
  14397. WLAN_MD_DP_SRNG_WBM_DESC_REL,
  14398. "wbm_desc_rel_ring");
  14399. /* TCL command and status rings */
  14400. if (dp_soc_tcl_cmd_cred_srng_init(soc)) {
  14401. dp_init_err("%pK: dp_srng_init failed for tcl_cmd_ring", soc);
  14402. goto fail1;
  14403. }
  14404. if (dp_soc_tcl_status_srng_init(soc)) {
  14405. dp_init_err("%pK: dp_srng_init failed for tcl_status_ring", soc);
  14406. goto fail1;
  14407. }
  14408. /* REO reinjection ring */
  14409. if (dp_srng_init(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0)) {
  14410. dp_init_err("%pK: dp_srng_init failed for reo_reinject_ring", soc);
  14411. goto fail1;
  14412. }
  14413. wlan_minidump_log(soc->reo_reinject_ring.base_vaddr_unaligned,
  14414. soc->reo_reinject_ring.alloc_size,
  14415. soc->ctrl_psoc,
  14416. WLAN_MD_DP_SRNG_REO_REINJECT,
  14417. "reo_reinject_ring");
  14418. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(soc_cfg_ctx);
  14419. /* Rx release ring */
  14420. if (dp_srng_init(soc, &soc->rx_rel_ring, WBM2SW_RELEASE,
  14421. wbm2_sw_rx_rel_ring_id, 0)) {
  14422. dp_init_err("%pK: dp_srng_init failed for rx_rel_ring", soc);
  14423. goto fail1;
  14424. }
  14425. wlan_minidump_log(soc->rx_rel_ring.base_vaddr_unaligned,
  14426. soc->rx_rel_ring.alloc_size,
  14427. soc->ctrl_psoc,
  14428. WLAN_MD_DP_SRNG_RX_REL,
  14429. "reo_release_ring");
  14430. /* Rx exception ring */
  14431. if (dp_srng_init(soc, &soc->reo_exception_ring,
  14432. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS)) {
  14433. dp_init_err("%pK: dp_srng_init failed - reo_exception", soc);
  14434. goto fail1;
  14435. }
  14436. wlan_minidump_log(soc->reo_exception_ring.base_vaddr_unaligned,
  14437. soc->reo_exception_ring.alloc_size,
  14438. soc->ctrl_psoc,
  14439. WLAN_MD_DP_SRNG_REO_EXCEPTION,
  14440. "reo_exception_ring");
  14441. /* REO command and status rings */
  14442. if (dp_srng_init(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0)) {
  14443. dp_init_err("%pK: dp_srng_init failed for reo_cmd_ring", soc);
  14444. goto fail1;
  14445. }
  14446. wlan_minidump_log(soc->reo_cmd_ring.base_vaddr_unaligned,
  14447. soc->reo_cmd_ring.alloc_size,
  14448. soc->ctrl_psoc,
  14449. WLAN_MD_DP_SRNG_REO_CMD,
  14450. "reo_cmd_ring");
  14451. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  14452. TAILQ_INIT(&soc->rx.reo_cmd_list);
  14453. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  14454. if (dp_srng_init(soc, &soc->reo_status_ring, REO_STATUS, 0, 0)) {
  14455. dp_init_err("%pK: dp_srng_init failed for reo_status_ring", soc);
  14456. goto fail1;
  14457. }
  14458. wlan_minidump_log(soc->reo_status_ring.base_vaddr_unaligned,
  14459. soc->reo_status_ring.alloc_size,
  14460. soc->ctrl_psoc,
  14461. WLAN_MD_DP_SRNG_REO_STATUS,
  14462. "reo_status_ring");
  14463. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  14464. if (dp_init_tx_ring_pair_by_index(soc, i))
  14465. goto fail1;
  14466. }
  14467. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14468. if (dp_init_tx_ring_pair_by_index(soc, IPA_TCL_DATA_RING_IDX))
  14469. goto fail1;
  14470. if (dp_ipa_init_alt_tx_ring(soc))
  14471. goto fail1;
  14472. }
  14473. dp_create_ext_stats_event(soc);
  14474. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  14475. /* Initialize REO destination ring */
  14476. if (dp_srng_init(soc, &soc->reo_dest_ring[i], REO_DST, i, 0)) {
  14477. dp_init_err("%pK: dp_srng_init failed for reo_dest_ringn", soc);
  14478. goto fail1;
  14479. }
  14480. wlan_minidump_log(soc->reo_dest_ring[i].base_vaddr_unaligned,
  14481. soc->reo_dest_ring[i].alloc_size,
  14482. soc->ctrl_psoc,
  14483. WLAN_MD_DP_SRNG_REO_DEST,
  14484. "reo_dest_ring");
  14485. }
  14486. if (soc->arch_ops.txrx_soc_srng_init) {
  14487. if (soc->arch_ops.txrx_soc_srng_init(soc)) {
  14488. dp_init_err("%pK: dp_srng_init failed for arch rings",
  14489. soc);
  14490. goto fail1;
  14491. }
  14492. }
  14493. return QDF_STATUS_SUCCESS;
  14494. fail1:
  14495. /*
  14496. * Cleanup will be done as part of soc_detach, which will
  14497. * be called on pdev attach failure
  14498. */
  14499. dp_soc_srng_deinit(soc);
  14500. return QDF_STATUS_E_FAILURE;
  14501. }
  14502. /**
  14503. * dp_soc_srng_free() - free soc level srng rings
  14504. * @soc: Datapath soc handle
  14505. *
  14506. */
  14507. static void dp_soc_srng_free(struct dp_soc *soc)
  14508. {
  14509. uint32_t i;
  14510. if (soc->arch_ops.txrx_soc_srng_free)
  14511. soc->arch_ops.txrx_soc_srng_free(soc);
  14512. dp_srng_free(soc, &soc->wbm_desc_rel_ring);
  14513. for (i = 0; i < soc->num_tcl_data_rings; i++)
  14514. dp_free_tx_ring_pair_by_index(soc, i);
  14515. /* Free IPA rings for TCL_TX and TCL_COMPL ring */
  14516. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14517. dp_free_tx_ring_pair_by_index(soc, IPA_TCL_DATA_RING_IDX);
  14518. dp_ipa_free_alt_tx_ring(soc);
  14519. }
  14520. dp_soc_tcl_cmd_cred_srng_free(soc);
  14521. dp_soc_tcl_status_srng_free(soc);
  14522. for (i = 0; i < soc->num_reo_dest_rings; i++)
  14523. dp_srng_free(soc, &soc->reo_dest_ring[i]);
  14524. dp_srng_free(soc, &soc->reo_reinject_ring);
  14525. dp_srng_free(soc, &soc->rx_rel_ring);
  14526. dp_srng_free(soc, &soc->reo_exception_ring);
  14527. dp_srng_free(soc, &soc->reo_cmd_ring);
  14528. dp_srng_free(soc, &soc->reo_status_ring);
  14529. }
  14530. /**
  14531. * dp_soc_srng_alloc() - Allocate memory for soc level srng rings
  14532. * @soc: Datapath soc handle
  14533. *
  14534. * return: QDF_STATUS_SUCCESS on success
  14535. * QDF_STATUS_E_NOMEM on failure
  14536. */
  14537. static QDF_STATUS dp_soc_srng_alloc(struct dp_soc *soc)
  14538. {
  14539. uint32_t entries;
  14540. uint32_t i;
  14541. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14542. uint32_t cached = WLAN_CFG_DST_RING_CACHED_DESC;
  14543. uint32_t tx_comp_ring_size, tx_ring_size, reo_dst_ring_size;
  14544. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14545. /* sw2wbm link descriptor release ring */
  14546. entries = wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx);
  14547. if (dp_srng_alloc(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE,
  14548. entries, 0)) {
  14549. dp_init_err("%pK: dp_srng_alloc failed for wbm_desc_rel_ring", soc);
  14550. goto fail1;
  14551. }
  14552. /* TCL command and status rings */
  14553. if (dp_soc_tcl_cmd_cred_srng_alloc(soc)) {
  14554. dp_init_err("%pK: dp_srng_alloc failed for tcl_cmd_ring", soc);
  14555. goto fail1;
  14556. }
  14557. if (dp_soc_tcl_status_srng_alloc(soc)) {
  14558. dp_init_err("%pK: dp_srng_alloc failed for tcl_status_ring", soc);
  14559. goto fail1;
  14560. }
  14561. /* REO reinjection ring */
  14562. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  14563. if (dp_srng_alloc(soc, &soc->reo_reinject_ring, REO_REINJECT,
  14564. entries, 0)) {
  14565. dp_init_err("%pK: dp_srng_alloc failed for reo_reinject_ring", soc);
  14566. goto fail1;
  14567. }
  14568. /* Rx release ring */
  14569. entries = wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx);
  14570. if (dp_srng_alloc(soc, &soc->rx_rel_ring, WBM2SW_RELEASE,
  14571. entries, 0)) {
  14572. dp_init_err("%pK: dp_srng_alloc failed for rx_rel_ring", soc);
  14573. goto fail1;
  14574. }
  14575. /* Rx exception ring */
  14576. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  14577. if (dp_srng_alloc(soc, &soc->reo_exception_ring, REO_EXCEPTION,
  14578. entries, 0)) {
  14579. dp_init_err("%pK: dp_srng_alloc failed - reo_exception", soc);
  14580. goto fail1;
  14581. }
  14582. /* REO command and status rings */
  14583. entries = wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx);
  14584. if (dp_srng_alloc(soc, &soc->reo_cmd_ring, REO_CMD, entries, 0)) {
  14585. dp_init_err("%pK: dp_srng_alloc failed for reo_cmd_ring", soc);
  14586. goto fail1;
  14587. }
  14588. entries = wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx);
  14589. if (dp_srng_alloc(soc, &soc->reo_status_ring, REO_STATUS,
  14590. entries, 0)) {
  14591. dp_init_err("%pK: dp_srng_alloc failed for reo_status_ring", soc);
  14592. goto fail1;
  14593. }
  14594. tx_comp_ring_size = wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  14595. tx_ring_size = wlan_cfg_tx_ring_size(soc_cfg_ctx);
  14596. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc_cfg_ctx);
  14597. /* Disable cached desc if NSS offload is enabled */
  14598. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx))
  14599. cached = 0;
  14600. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  14601. if (dp_alloc_tx_ring_pair_by_index(soc, i))
  14602. goto fail1;
  14603. }
  14604. /* IPA rings for TCL_TX and TX_COMP will be allocated here */
  14605. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14606. if (dp_alloc_tx_ring_pair_by_index(soc, IPA_TCL_DATA_RING_IDX))
  14607. goto fail1;
  14608. if (dp_ipa_alloc_alt_tx_ring(soc))
  14609. goto fail1;
  14610. }
  14611. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  14612. /* Setup REO destination ring */
  14613. if (dp_srng_alloc(soc, &soc->reo_dest_ring[i], REO_DST,
  14614. reo_dst_ring_size, cached)) {
  14615. dp_init_err("%pK: dp_srng_alloc failed for reo_dest_ring", soc);
  14616. goto fail1;
  14617. }
  14618. }
  14619. if (soc->arch_ops.txrx_soc_srng_alloc) {
  14620. if (soc->arch_ops.txrx_soc_srng_alloc(soc)) {
  14621. dp_init_err("%pK: dp_srng_alloc failed for arch rings",
  14622. soc);
  14623. goto fail1;
  14624. }
  14625. }
  14626. return QDF_STATUS_SUCCESS;
  14627. fail1:
  14628. dp_soc_srng_free(soc);
  14629. return QDF_STATUS_E_NOMEM;
  14630. }
  14631. static void dp_soc_cfg_dump(struct dp_soc *soc, uint32_t target_type)
  14632. {
  14633. dp_init_info("DP soc Dump for Target = %d", target_type);
  14634. dp_init_info("ast_override_support = %d, da_war_enabled = %d,",
  14635. soc->ast_override_support, soc->da_war_enabled);
  14636. wlan_cfg_dp_soc_ctx_dump(soc->wlan_cfg_ctx);
  14637. }
  14638. /**
  14639. * dp_soc_cfg_init() - initialize target specific configuration
  14640. * during dp_soc_init
  14641. * @soc: dp soc handle
  14642. */
  14643. static void dp_soc_cfg_init(struct dp_soc *soc)
  14644. {
  14645. uint32_t target_type;
  14646. target_type = hal_get_target_type(soc->hal_soc);
  14647. switch (target_type) {
  14648. case TARGET_TYPE_QCA6290:
  14649. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  14650. REO_DST_RING_SIZE_QCA6290);
  14651. soc->ast_override_support = 1;
  14652. soc->da_war_enabled = false;
  14653. break;
  14654. case TARGET_TYPE_QCA6390:
  14655. case TARGET_TYPE_QCA6490:
  14656. case TARGET_TYPE_QCA6750:
  14657. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  14658. REO_DST_RING_SIZE_QCA6290);
  14659. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  14660. soc->ast_override_support = 1;
  14661. if (soc->cdp_soc.ol_ops->get_con_mode &&
  14662. soc->cdp_soc.ol_ops->get_con_mode() ==
  14663. QDF_GLOBAL_MONITOR_MODE) {
  14664. int int_ctx;
  14665. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  14666. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  14667. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  14668. }
  14669. }
  14670. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  14671. break;
  14672. case TARGET_TYPE_KIWI:
  14673. case TARGET_TYPE_MANGO:
  14674. soc->ast_override_support = 1;
  14675. soc->per_tid_basize_max_tid = 8;
  14676. if (soc->cdp_soc.ol_ops->get_con_mode &&
  14677. soc->cdp_soc.ol_ops->get_con_mode() ==
  14678. QDF_GLOBAL_MONITOR_MODE) {
  14679. int int_ctx;
  14680. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS;
  14681. int_ctx++) {
  14682. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  14683. if (dp_is_monitor_mode_using_poll(soc))
  14684. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  14685. }
  14686. }
  14687. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  14688. soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev = 1;
  14689. break;
  14690. case TARGET_TYPE_QCA8074:
  14691. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  14692. soc->da_war_enabled = true;
  14693. soc->is_rx_fse_full_cache_invalidate_war_enabled = true;
  14694. break;
  14695. case TARGET_TYPE_QCA8074V2:
  14696. case TARGET_TYPE_QCA6018:
  14697. case TARGET_TYPE_QCA9574:
  14698. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14699. soc->ast_override_support = 1;
  14700. soc->per_tid_basize_max_tid = 8;
  14701. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  14702. soc->da_war_enabled = false;
  14703. soc->is_rx_fse_full_cache_invalidate_war_enabled = true;
  14704. break;
  14705. case TARGET_TYPE_QCN9000:
  14706. soc->ast_override_support = 1;
  14707. soc->da_war_enabled = false;
  14708. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14709. soc->per_tid_basize_max_tid = 8;
  14710. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  14711. soc->lmac_polled_mode = 0;
  14712. soc->wbm_release_desc_rx_sg_support = 1;
  14713. soc->is_rx_fse_full_cache_invalidate_war_enabled = true;
  14714. break;
  14715. case TARGET_TYPE_QCA5018:
  14716. case TARGET_TYPE_QCN6122:
  14717. case TARGET_TYPE_QCN9160:
  14718. soc->ast_override_support = 1;
  14719. soc->da_war_enabled = false;
  14720. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14721. soc->per_tid_basize_max_tid = 8;
  14722. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS_11AX;
  14723. soc->disable_mac1_intr = 1;
  14724. soc->disable_mac2_intr = 1;
  14725. soc->wbm_release_desc_rx_sg_support = 1;
  14726. break;
  14727. case TARGET_TYPE_QCN9224:
  14728. soc->ast_override_support = 1;
  14729. soc->da_war_enabled = false;
  14730. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14731. soc->per_tid_basize_max_tid = 8;
  14732. soc->wbm_release_desc_rx_sg_support = 1;
  14733. soc->rxdma2sw_rings_not_supported = 1;
  14734. soc->wbm_sg_last_msdu_war = 1;
  14735. soc->ast_offload_support = AST_OFFLOAD_ENABLE_STATUS;
  14736. soc->mec_fw_offload = FW_MEC_FW_OFFLOAD_ENABLED;
  14737. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  14738. wlan_cfg_set_txmon_hw_support(soc->wlan_cfg_ctx, true);
  14739. soc->host_ast_db_enable = cfg_get(soc->ctrl_psoc,
  14740. CFG_DP_HOST_AST_DB_ENABLE);
  14741. break;
  14742. case TARGET_TYPE_QCA5332:
  14743. soc->ast_override_support = 1;
  14744. soc->da_war_enabled = false;
  14745. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14746. soc->per_tid_basize_max_tid = 8;
  14747. soc->wbm_release_desc_rx_sg_support = 1;
  14748. soc->rxdma2sw_rings_not_supported = 1;
  14749. soc->wbm_sg_last_msdu_war = 1;
  14750. soc->ast_offload_support = AST_OFFLOAD_ENABLE_STATUS;
  14751. soc->mec_fw_offload = FW_MEC_FW_OFFLOAD_ENABLED;
  14752. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS_5332;
  14753. wlan_cfg_set_txmon_hw_support(soc->wlan_cfg_ctx, true);
  14754. soc->host_ast_db_enable = cfg_get(soc->ctrl_psoc,
  14755. CFG_DP_HOST_AST_DB_ENABLE);
  14756. break;
  14757. default:
  14758. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  14759. qdf_assert_always(0);
  14760. break;
  14761. }
  14762. dp_soc_cfg_dump(soc, target_type);
  14763. }
  14764. /**
  14765. * dp_soc_cfg_attach() - set target specific configuration in
  14766. * dp soc cfg.
  14767. * @soc: dp soc handle
  14768. */
  14769. static void dp_soc_cfg_attach(struct dp_soc *soc)
  14770. {
  14771. int target_type;
  14772. int nss_cfg = 0;
  14773. target_type = hal_get_target_type(soc->hal_soc);
  14774. switch (target_type) {
  14775. case TARGET_TYPE_QCA6290:
  14776. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  14777. REO_DST_RING_SIZE_QCA6290);
  14778. break;
  14779. case TARGET_TYPE_QCA6390:
  14780. case TARGET_TYPE_QCA6490:
  14781. case TARGET_TYPE_QCA6750:
  14782. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  14783. REO_DST_RING_SIZE_QCA6290);
  14784. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  14785. break;
  14786. case TARGET_TYPE_KIWI:
  14787. case TARGET_TYPE_MANGO:
  14788. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  14789. break;
  14790. case TARGET_TYPE_QCA8074:
  14791. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  14792. break;
  14793. case TARGET_TYPE_QCA8074V2:
  14794. case TARGET_TYPE_QCA6018:
  14795. case TARGET_TYPE_QCA9574:
  14796. case TARGET_TYPE_QCN6122:
  14797. case TARGET_TYPE_QCN9160:
  14798. case TARGET_TYPE_QCA5018:
  14799. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  14800. wlan_cfg_set_rxdma1_enable(soc->wlan_cfg_ctx);
  14801. break;
  14802. case TARGET_TYPE_QCN9000:
  14803. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  14804. wlan_cfg_set_rxdma1_enable(soc->wlan_cfg_ctx);
  14805. break;
  14806. case TARGET_TYPE_QCN9224:
  14807. case TARGET_TYPE_QCA5332:
  14808. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  14809. wlan_cfg_set_rxdma1_enable(soc->wlan_cfg_ctx);
  14810. break;
  14811. default:
  14812. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  14813. qdf_assert_always(0);
  14814. break;
  14815. }
  14816. if (soc->cdp_soc.ol_ops->get_soc_nss_cfg)
  14817. nss_cfg = soc->cdp_soc.ol_ops->get_soc_nss_cfg(soc->ctrl_psoc);
  14818. wlan_cfg_set_dp_soc_nss_cfg(soc->wlan_cfg_ctx, nss_cfg);
  14819. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  14820. wlan_cfg_set_num_tx_desc_pool(soc->wlan_cfg_ctx, 0);
  14821. wlan_cfg_set_num_tx_ext_desc_pool(soc->wlan_cfg_ctx, 0);
  14822. wlan_cfg_set_num_tx_desc(soc->wlan_cfg_ctx, 0);
  14823. wlan_cfg_set_num_tx_ext_desc(soc->wlan_cfg_ctx, 0);
  14824. soc->init_tcl_cmd_cred_ring = false;
  14825. soc->num_tcl_data_rings =
  14826. wlan_cfg_num_nss_tcl_data_rings(soc->wlan_cfg_ctx);
  14827. soc->num_reo_dest_rings =
  14828. wlan_cfg_num_nss_reo_dest_rings(soc->wlan_cfg_ctx);
  14829. } else {
  14830. soc->init_tcl_cmd_cred_ring = true;
  14831. soc->num_tx_comp_rings =
  14832. wlan_cfg_num_tx_comp_rings(soc->wlan_cfg_ctx);
  14833. soc->num_tcl_data_rings =
  14834. wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  14835. soc->num_reo_dest_rings =
  14836. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  14837. }
  14838. soc->arch_ops.soc_cfg_attach(soc);
  14839. }
  14840. static inline void dp_pdev_set_default_reo(struct dp_pdev *pdev)
  14841. {
  14842. struct dp_soc *soc = pdev->soc;
  14843. switch (pdev->pdev_id) {
  14844. case 0:
  14845. pdev->reo_dest =
  14846. wlan_cfg_radio0_default_reo_get(soc->wlan_cfg_ctx);
  14847. break;
  14848. case 1:
  14849. pdev->reo_dest =
  14850. wlan_cfg_radio1_default_reo_get(soc->wlan_cfg_ctx);
  14851. break;
  14852. case 2:
  14853. pdev->reo_dest =
  14854. wlan_cfg_radio2_default_reo_get(soc->wlan_cfg_ctx);
  14855. break;
  14856. default:
  14857. dp_init_err("%pK: Invalid pdev_id %d for reo selection",
  14858. soc, pdev->pdev_id);
  14859. break;
  14860. }
  14861. }
  14862. static QDF_STATUS dp_pdev_init(struct cdp_soc_t *txrx_soc,
  14863. HTC_HANDLE htc_handle,
  14864. qdf_device_t qdf_osdev,
  14865. uint8_t pdev_id)
  14866. {
  14867. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14868. int nss_cfg;
  14869. void *sojourn_buf;
  14870. QDF_STATUS ret;
  14871. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  14872. struct dp_pdev *pdev = soc->pdev_list[pdev_id];
  14873. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14874. pdev->soc = soc;
  14875. pdev->pdev_id = pdev_id;
  14876. /*
  14877. * Variable to prevent double pdev deinitialization during
  14878. * radio detach execution .i.e. in the absence of any vdev.
  14879. */
  14880. pdev->pdev_deinit = 0;
  14881. if (dp_wdi_event_attach(pdev)) {
  14882. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  14883. "dp_wdi_evet_attach failed");
  14884. goto fail0;
  14885. }
  14886. if (dp_pdev_srng_init(pdev)) {
  14887. dp_init_err("%pK: Failed to initialize pdev srng rings", soc);
  14888. goto fail1;
  14889. }
  14890. /* Initialize descriptors in TCL Rings used by IPA */
  14891. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14892. hal_tx_init_data_ring(soc->hal_soc,
  14893. soc->tcl_data_ring[IPA_TCL_DATA_RING_IDX].hal_srng);
  14894. dp_ipa_hal_tx_init_alt_data_ring(soc);
  14895. }
  14896. /*
  14897. * Initialize command/credit ring descriptor
  14898. * Command/CREDIT ring also used for sending DATA cmds
  14899. */
  14900. dp_tx_init_cmd_credit_ring(soc);
  14901. dp_tx_pdev_init(pdev);
  14902. /*
  14903. * set nss pdev config based on soc config
  14904. */
  14905. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  14906. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  14907. (nss_cfg & (1 << pdev_id)));
  14908. pdev->target_pdev_id =
  14909. dp_calculate_target_pdev_id_from_host_pdev_id(soc, pdev_id);
  14910. if (soc->preferred_hw_mode == WMI_HOST_HW_MODE_2G_PHYB &&
  14911. pdev->lmac_id == PHYB_2G_LMAC_ID) {
  14912. pdev->target_pdev_id = PHYB_2G_TARGET_PDEV_ID;
  14913. }
  14914. /* Reset the cpu ring map if radio is NSS offloaded */
  14915. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  14916. dp_soc_reset_cpu_ring_map(soc);
  14917. dp_soc_reset_intr_mask(soc);
  14918. }
  14919. /* Reset the cpu ring map if radio is NSS offloaded */
  14920. dp_soc_reset_ipa_vlan_intr_mask(soc);
  14921. TAILQ_INIT(&pdev->vdev_list);
  14922. qdf_spinlock_create(&pdev->vdev_list_lock);
  14923. pdev->vdev_count = 0;
  14924. pdev->is_lro_hash_configured = 0;
  14925. qdf_spinlock_create(&pdev->tx_mutex);
  14926. pdev->ch_band_lmac_id_mapping[REG_BAND_2G] = DP_MON_INVALID_LMAC_ID;
  14927. pdev->ch_band_lmac_id_mapping[REG_BAND_5G] = DP_MON_INVALID_LMAC_ID;
  14928. pdev->ch_band_lmac_id_mapping[REG_BAND_6G] = DP_MON_INVALID_LMAC_ID;
  14929. DP_STATS_INIT(pdev);
  14930. dp_local_peer_id_pool_init(pdev);
  14931. dp_dscp_tid_map_setup(pdev);
  14932. dp_pcp_tid_map_setup(pdev);
  14933. /* set the reo destination during initialization */
  14934. dp_pdev_set_default_reo(pdev);
  14935. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  14936. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  14937. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  14938. TRUE);
  14939. if (!pdev->sojourn_buf) {
  14940. dp_init_err("%pK: Failed to allocate sojourn buf", soc);
  14941. goto fail2;
  14942. }
  14943. sojourn_buf = qdf_nbuf_data(pdev->sojourn_buf);
  14944. qdf_mem_zero(sojourn_buf, sizeof(struct cdp_tx_sojourn_stats));
  14945. qdf_event_create(&pdev->fw_peer_stats_event);
  14946. qdf_event_create(&pdev->fw_stats_event);
  14947. qdf_event_create(&pdev->fw_obss_stats_event);
  14948. pdev->num_tx_allowed = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  14949. if (dp_rxdma_ring_setup(soc, pdev)) {
  14950. dp_init_err("%pK: RXDMA ring config failed", soc);
  14951. goto fail3;
  14952. }
  14953. if (dp_init_ipa_rx_refill_buf_ring(soc, pdev))
  14954. goto fail3;
  14955. if (dp_ipa_ring_resource_setup(soc, pdev))
  14956. goto fail4;
  14957. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  14958. dp_init_err("%pK: dp_ipa_uc_attach failed", soc);
  14959. goto fail4;
  14960. }
  14961. ret = dp_rx_fst_attach(soc, pdev);
  14962. if ((ret != QDF_STATUS_SUCCESS) &&
  14963. (ret != QDF_STATUS_E_NOSUPPORT)) {
  14964. dp_init_err("%pK: RX Flow Search Table attach failed: pdev %d err %d",
  14965. soc, pdev_id, ret);
  14966. goto fail5;
  14967. }
  14968. if (dp_pdev_bkp_stats_attach(pdev) != QDF_STATUS_SUCCESS) {
  14969. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  14970. FL("dp_pdev_bkp_stats_attach failed"));
  14971. goto fail6;
  14972. }
  14973. if (dp_monitor_pdev_init(pdev)) {
  14974. dp_init_err("%pK: dp_monitor_pdev_init failed\n", soc);
  14975. goto fail7;
  14976. }
  14977. /* initialize sw rx descriptors */
  14978. dp_rx_pdev_desc_pool_init(pdev);
  14979. /* allocate buffers and replenish the RxDMA ring */
  14980. dp_rx_pdev_buffers_alloc(pdev);
  14981. dp_init_tso_stats(pdev);
  14982. pdev->rx_fast_flag = false;
  14983. dp_info("Mem stats: DMA = %u HEAP = %u SKB = %u",
  14984. qdf_dma_mem_stats_read(),
  14985. qdf_heap_mem_stats_read(),
  14986. qdf_skb_total_mem_stats_read());
  14987. return QDF_STATUS_SUCCESS;
  14988. fail7:
  14989. dp_pdev_bkp_stats_detach(pdev);
  14990. fail6:
  14991. dp_rx_fst_detach(soc, pdev);
  14992. fail5:
  14993. dp_ipa_uc_detach(soc, pdev);
  14994. fail4:
  14995. dp_deinit_ipa_rx_refill_buf_ring(soc, pdev);
  14996. fail3:
  14997. dp_rxdma_ring_cleanup(soc, pdev);
  14998. qdf_nbuf_free(pdev->sojourn_buf);
  14999. fail2:
  15000. qdf_spinlock_destroy(&pdev->tx_mutex);
  15001. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  15002. dp_pdev_srng_deinit(pdev);
  15003. fail1:
  15004. dp_wdi_event_detach(pdev);
  15005. fail0:
  15006. return QDF_STATUS_E_FAILURE;
  15007. }
  15008. /*
  15009. * dp_pdev_init_wifi3() - Init txrx pdev
  15010. * @htc_handle: HTC handle for host-target interface
  15011. * @qdf_osdev: QDF OS device
  15012. * @force: Force deinit
  15013. *
  15014. * Return: QDF_STATUS
  15015. */
  15016. static QDF_STATUS dp_pdev_init_wifi3(struct cdp_soc_t *txrx_soc,
  15017. HTC_HANDLE htc_handle,
  15018. qdf_device_t qdf_osdev,
  15019. uint8_t pdev_id)
  15020. {
  15021. return dp_pdev_init(txrx_soc, htc_handle, qdf_osdev, pdev_id);
  15022. }
  15023. #ifdef FEATURE_DIRECT_LINK
  15024. struct dp_srng *dp_setup_direct_link_refill_ring(struct cdp_soc_t *soc_hdl,
  15025. uint8_t pdev_id)
  15026. {
  15027. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  15028. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  15029. if (!pdev) {
  15030. dp_err("DP pdev is NULL");
  15031. return NULL;
  15032. }
  15033. if (dp_srng_alloc(soc, &pdev->rx_refill_buf_ring4,
  15034. RXDMA_BUF, DIRECT_LINK_REFILL_RING_ENTRIES, false)) {
  15035. dp_err("SRNG alloc failed for rx_refill_buf_ring4");
  15036. return NULL;
  15037. }
  15038. if (dp_srng_init(soc, &pdev->rx_refill_buf_ring4,
  15039. RXDMA_BUF, DIRECT_LINK_REFILL_RING_IDX, 0)) {
  15040. dp_err("SRNG init failed for rx_refill_buf_ring4");
  15041. dp_srng_free(soc, &pdev->rx_refill_buf_ring4);
  15042. return NULL;
  15043. }
  15044. if (htt_srng_setup(soc->htt_handle, pdev_id,
  15045. pdev->rx_refill_buf_ring4.hal_srng, RXDMA_BUF)) {
  15046. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring4, RXDMA_BUF,
  15047. DIRECT_LINK_REFILL_RING_IDX);
  15048. dp_srng_free(soc, &pdev->rx_refill_buf_ring4);
  15049. return NULL;
  15050. }
  15051. return &pdev->rx_refill_buf_ring4;
  15052. }
  15053. void dp_destroy_direct_link_refill_ring(struct cdp_soc_t *soc_hdl,
  15054. uint8_t pdev_id)
  15055. {
  15056. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  15057. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  15058. if (!pdev) {
  15059. dp_err("DP pdev is NULL");
  15060. return;
  15061. }
  15062. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring4, RXDMA_BUF, 0);
  15063. dp_srng_free(soc, &pdev->rx_refill_buf_ring4);
  15064. }
  15065. #endif