tcl_status_ring.h 5.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112
  1. /*
  2. * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #ifndef _TCL_STATUS_RING_H_
  19. #define _TCL_STATUS_RING_H_
  20. #if !defined(__ASSEMBLER__)
  21. #endif
  22. #define NUM_OF_DWORDS_TCL_STATUS_RING 8
  23. struct tcl_status_ring {
  24. uint32_t gse_ctrl : 4,
  25. ase_fse_sel : 1,
  26. cache_op_res : 2,
  27. index_search_en : 1,
  28. msdu_cnt_n : 24;
  29. uint32_t msdu_byte_cnt_n : 32;
  30. uint32_t msdu_timestmp_n : 32;
  31. uint32_t cmd_meta_data_31_0 : 32;
  32. uint32_t cmd_meta_data_63_32 : 32;
  33. uint32_t hash_indx_val : 20,
  34. cache_set_num : 4,
  35. reserved_5a : 8;
  36. uint32_t reserved_6a : 32;
  37. uint32_t reserved_7a : 20,
  38. ring_id : 8,
  39. looping_count : 4;
  40. };
  41. #define TCL_STATUS_RING_0_GSE_CTRL_OFFSET 0x00000000
  42. #define TCL_STATUS_RING_0_GSE_CTRL_LSB 0
  43. #define TCL_STATUS_RING_0_GSE_CTRL_MASK 0x0000000f
  44. #define TCL_STATUS_RING_0_ASE_FSE_SEL_OFFSET 0x00000000
  45. #define TCL_STATUS_RING_0_ASE_FSE_SEL_LSB 4
  46. #define TCL_STATUS_RING_0_ASE_FSE_SEL_MASK 0x00000010
  47. #define TCL_STATUS_RING_0_CACHE_OP_RES_OFFSET 0x00000000
  48. #define TCL_STATUS_RING_0_CACHE_OP_RES_LSB 5
  49. #define TCL_STATUS_RING_0_CACHE_OP_RES_MASK 0x00000060
  50. #define TCL_STATUS_RING_0_INDEX_SEARCH_EN_OFFSET 0x00000000
  51. #define TCL_STATUS_RING_0_INDEX_SEARCH_EN_LSB 7
  52. #define TCL_STATUS_RING_0_INDEX_SEARCH_EN_MASK 0x00000080
  53. #define TCL_STATUS_RING_0_MSDU_CNT_N_OFFSET 0x00000000
  54. #define TCL_STATUS_RING_0_MSDU_CNT_N_LSB 8
  55. #define TCL_STATUS_RING_0_MSDU_CNT_N_MASK 0xffffff00
  56. #define TCL_STATUS_RING_1_MSDU_BYTE_CNT_N_OFFSET 0x00000004
  57. #define TCL_STATUS_RING_1_MSDU_BYTE_CNT_N_LSB 0
  58. #define TCL_STATUS_RING_1_MSDU_BYTE_CNT_N_MASK 0xffffffff
  59. #define TCL_STATUS_RING_2_MSDU_TIMESTMP_N_OFFSET 0x00000008
  60. #define TCL_STATUS_RING_2_MSDU_TIMESTMP_N_LSB 0
  61. #define TCL_STATUS_RING_2_MSDU_TIMESTMP_N_MASK 0xffffffff
  62. #define TCL_STATUS_RING_3_CMD_META_DATA_31_0_OFFSET 0x0000000c
  63. #define TCL_STATUS_RING_3_CMD_META_DATA_31_0_LSB 0
  64. #define TCL_STATUS_RING_3_CMD_META_DATA_31_0_MASK 0xffffffff
  65. #define TCL_STATUS_RING_4_CMD_META_DATA_63_32_OFFSET 0x00000010
  66. #define TCL_STATUS_RING_4_CMD_META_DATA_63_32_LSB 0
  67. #define TCL_STATUS_RING_4_CMD_META_DATA_63_32_MASK 0xffffffff
  68. #define TCL_STATUS_RING_5_HASH_INDX_VAL_OFFSET 0x00000014
  69. #define TCL_STATUS_RING_5_HASH_INDX_VAL_LSB 0
  70. #define TCL_STATUS_RING_5_HASH_INDX_VAL_MASK 0x000fffff
  71. #define TCL_STATUS_RING_5_CACHE_SET_NUM_OFFSET 0x00000014
  72. #define TCL_STATUS_RING_5_CACHE_SET_NUM_LSB 20
  73. #define TCL_STATUS_RING_5_CACHE_SET_NUM_MASK 0x00f00000
  74. #define TCL_STATUS_RING_5_RESERVED_5A_OFFSET 0x00000014
  75. #define TCL_STATUS_RING_5_RESERVED_5A_LSB 24
  76. #define TCL_STATUS_RING_5_RESERVED_5A_MASK 0xff000000
  77. #define TCL_STATUS_RING_6_RESERVED_6A_OFFSET 0x00000018
  78. #define TCL_STATUS_RING_6_RESERVED_6A_LSB 0
  79. #define TCL_STATUS_RING_6_RESERVED_6A_MASK 0xffffffff
  80. #define TCL_STATUS_RING_7_RESERVED_7A_OFFSET 0x0000001c
  81. #define TCL_STATUS_RING_7_RESERVED_7A_LSB 0
  82. #define TCL_STATUS_RING_7_RESERVED_7A_MASK 0x000fffff
  83. #define TCL_STATUS_RING_7_RING_ID_OFFSET 0x0000001c
  84. #define TCL_STATUS_RING_7_RING_ID_LSB 20
  85. #define TCL_STATUS_RING_7_RING_ID_MASK 0x0ff00000
  86. #define TCL_STATUS_RING_7_LOOPING_COUNT_OFFSET 0x0000001c
  87. #define TCL_STATUS_RING_7_LOOPING_COUNT_LSB 28
  88. #define TCL_STATUS_RING_7_LOOPING_COUNT_MASK 0xf0000000
  89. #endif