123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107 |
- /*
- * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved.
- *
- * Permission to use, copy, modify, and/or distribute this software for
- * any purpose with or without fee is hereby granted, provided that the
- * above copyright notice and this permission notice appear in all
- * copies.
- *
- * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
- * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
- * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
- * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
- * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
- * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
- * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
- * PERFORMANCE OF THIS SOFTWARE.
- */
- #ifndef _RECEIVE_USER_INFO_H_
- #define _RECEIVE_USER_INFO_H_
- #if !defined(__ASSEMBLER__)
- #endif
- #define NUM_OF_DWORDS_RECEIVE_USER_INFO 3
- struct receive_user_info {
- uint32_t phy_ppdu_id : 16,
- user_rssi : 8,
- pkt_type : 4,
- stbc : 1,
- reception_type : 3;
- uint32_t rate_mcs : 4,
- sgi : 2,
- receive_bandwidth : 2,
- mimo_ss_bitmap : 8,
- ofdma_ru_allocation : 8,
- ofdma_user_index : 7,
- ofdma_content_channel : 1;
- uint32_t ldpc : 1,
- ru_width : 7,
- reserved_2a : 24;
- };
- #define RECEIVE_USER_INFO_0_PHY_PPDU_ID_OFFSET 0x00000000
- #define RECEIVE_USER_INFO_0_PHY_PPDU_ID_LSB 0
- #define RECEIVE_USER_INFO_0_PHY_PPDU_ID_MASK 0x0000ffff
- #define RECEIVE_USER_INFO_0_USER_RSSI_OFFSET 0x00000000
- #define RECEIVE_USER_INFO_0_USER_RSSI_LSB 16
- #define RECEIVE_USER_INFO_0_USER_RSSI_MASK 0x00ff0000
- #define RECEIVE_USER_INFO_0_PKT_TYPE_OFFSET 0x00000000
- #define RECEIVE_USER_INFO_0_PKT_TYPE_LSB 24
- #define RECEIVE_USER_INFO_0_PKT_TYPE_MASK 0x0f000000
- #define RECEIVE_USER_INFO_0_STBC_OFFSET 0x00000000
- #define RECEIVE_USER_INFO_0_STBC_LSB 28
- #define RECEIVE_USER_INFO_0_STBC_MASK 0x10000000
- #define RECEIVE_USER_INFO_0_RECEPTION_TYPE_OFFSET 0x00000000
- #define RECEIVE_USER_INFO_0_RECEPTION_TYPE_LSB 29
- #define RECEIVE_USER_INFO_0_RECEPTION_TYPE_MASK 0xe0000000
- #define RECEIVE_USER_INFO_1_RATE_MCS_OFFSET 0x00000004
- #define RECEIVE_USER_INFO_1_RATE_MCS_LSB 0
- #define RECEIVE_USER_INFO_1_RATE_MCS_MASK 0x0000000f
- #define RECEIVE_USER_INFO_1_SGI_OFFSET 0x00000004
- #define RECEIVE_USER_INFO_1_SGI_LSB 4
- #define RECEIVE_USER_INFO_1_SGI_MASK 0x00000030
- #define RECEIVE_USER_INFO_1_RECEIVE_BANDWIDTH_OFFSET 0x00000004
- #define RECEIVE_USER_INFO_1_RECEIVE_BANDWIDTH_LSB 6
- #define RECEIVE_USER_INFO_1_RECEIVE_BANDWIDTH_MASK 0x000000c0
- #define RECEIVE_USER_INFO_1_MIMO_SS_BITMAP_OFFSET 0x00000004
- #define RECEIVE_USER_INFO_1_MIMO_SS_BITMAP_LSB 8
- #define RECEIVE_USER_INFO_1_MIMO_SS_BITMAP_MASK 0x0000ff00
- #define RECEIVE_USER_INFO_1_OFDMA_RU_ALLOCATION_OFFSET 0x00000004
- #define RECEIVE_USER_INFO_1_OFDMA_RU_ALLOCATION_LSB 16
- #define RECEIVE_USER_INFO_1_OFDMA_RU_ALLOCATION_MASK 0x00ff0000
- #define RECEIVE_USER_INFO_1_OFDMA_USER_INDEX_OFFSET 0x00000004
- #define RECEIVE_USER_INFO_1_OFDMA_USER_INDEX_LSB 24
- #define RECEIVE_USER_INFO_1_OFDMA_USER_INDEX_MASK 0x7f000000
- #define RECEIVE_USER_INFO_1_OFDMA_CONTENT_CHANNEL_OFFSET 0x00000004
- #define RECEIVE_USER_INFO_1_OFDMA_CONTENT_CHANNEL_LSB 31
- #define RECEIVE_USER_INFO_1_OFDMA_CONTENT_CHANNEL_MASK 0x80000000
- #define RECEIVE_USER_INFO_2_LDPC_OFFSET 0x00000008
- #define RECEIVE_USER_INFO_2_LDPC_LSB 0
- #define RECEIVE_USER_INFO_2_LDPC_MASK 0x00000001
- #define RECEIVE_USER_INFO_2_RU_WIDTH_OFFSET 0x00000008
- #define RECEIVE_USER_INFO_2_RU_WIDTH_LSB 1
- #define RECEIVE_USER_INFO_2_RU_WIDTH_MASK 0x000000fe
- #define RECEIVE_USER_INFO_2_RESERVED_2A_OFFSET 0x00000008
- #define RECEIVE_USER_INFO_2_RESERVED_2A_LSB 8
- #define RECEIVE_USER_INFO_2_RESERVED_2A_MASK 0xffffff00
- #endif
|