rx_mpdu_desc_info.h 7.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162
  1. /* Copyright (c) 2022, Qualcomm Innovation Center, Inc. All rights reserved.
  2. *
  3. * Permission to use, copy, modify, and/or distribute this software for any
  4. * purpose with or without fee is hereby granted, provided that the above
  5. * copyright notice and this permission notice appear in all copies.
  6. *
  7. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  8. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  9. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  10. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  11. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  12. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  13. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  14. */
  15. #ifndef _RX_MPDU_DESC_INFO_H_
  16. #define _RX_MPDU_DESC_INFO_H_
  17. #if !defined(__ASSEMBLER__)
  18. #endif
  19. #define NUM_OF_DWORDS_RX_MPDU_DESC_INFO 2
  20. struct rx_mpdu_desc_info {
  21. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  22. uint32_t msdu_count : 8,
  23. fragment_flag : 1,
  24. mpdu_retry_bit : 1,
  25. ampdu_flag : 1,
  26. bar_frame : 1,
  27. pn_fields_contain_valid_info : 1,
  28. raw_mpdu : 1,
  29. more_fragment_flag : 1,
  30. src_info : 12,
  31. mpdu_qos_control_valid : 1,
  32. tid : 4;
  33. uint32_t peer_meta_data : 32;
  34. #else
  35. uint32_t tid : 4,
  36. mpdu_qos_control_valid : 1,
  37. src_info : 12,
  38. more_fragment_flag : 1,
  39. raw_mpdu : 1,
  40. pn_fields_contain_valid_info : 1,
  41. bar_frame : 1,
  42. ampdu_flag : 1,
  43. mpdu_retry_bit : 1,
  44. fragment_flag : 1,
  45. msdu_count : 8;
  46. uint32_t peer_meta_data : 32;
  47. #endif
  48. };
  49. #define RX_MPDU_DESC_INFO_MSDU_COUNT_OFFSET 0x00000000
  50. #define RX_MPDU_DESC_INFO_MSDU_COUNT_LSB 0
  51. #define RX_MPDU_DESC_INFO_MSDU_COUNT_MSB 7
  52. #define RX_MPDU_DESC_INFO_MSDU_COUNT_MASK 0x000000ff
  53. #define RX_MPDU_DESC_INFO_FRAGMENT_FLAG_OFFSET 0x00000000
  54. #define RX_MPDU_DESC_INFO_FRAGMENT_FLAG_LSB 8
  55. #define RX_MPDU_DESC_INFO_FRAGMENT_FLAG_MSB 8
  56. #define RX_MPDU_DESC_INFO_FRAGMENT_FLAG_MASK 0x00000100
  57. #define RX_MPDU_DESC_INFO_MPDU_RETRY_BIT_OFFSET 0x00000000
  58. #define RX_MPDU_DESC_INFO_MPDU_RETRY_BIT_LSB 9
  59. #define RX_MPDU_DESC_INFO_MPDU_RETRY_BIT_MSB 9
  60. #define RX_MPDU_DESC_INFO_MPDU_RETRY_BIT_MASK 0x00000200
  61. #define RX_MPDU_DESC_INFO_AMPDU_FLAG_OFFSET 0x00000000
  62. #define RX_MPDU_DESC_INFO_AMPDU_FLAG_LSB 10
  63. #define RX_MPDU_DESC_INFO_AMPDU_FLAG_MSB 10
  64. #define RX_MPDU_DESC_INFO_AMPDU_FLAG_MASK 0x00000400
  65. #define RX_MPDU_DESC_INFO_BAR_FRAME_OFFSET 0x00000000
  66. #define RX_MPDU_DESC_INFO_BAR_FRAME_LSB 11
  67. #define RX_MPDU_DESC_INFO_BAR_FRAME_MSB 11
  68. #define RX_MPDU_DESC_INFO_BAR_FRAME_MASK 0x00000800
  69. #define RX_MPDU_DESC_INFO_PN_FIELDS_CONTAIN_VALID_INFO_OFFSET 0x00000000
  70. #define RX_MPDU_DESC_INFO_PN_FIELDS_CONTAIN_VALID_INFO_LSB 12
  71. #define RX_MPDU_DESC_INFO_PN_FIELDS_CONTAIN_VALID_INFO_MSB 12
  72. #define RX_MPDU_DESC_INFO_PN_FIELDS_CONTAIN_VALID_INFO_MASK 0x00001000
  73. #define RX_MPDU_DESC_INFO_RAW_MPDU_OFFSET 0x00000000
  74. #define RX_MPDU_DESC_INFO_RAW_MPDU_LSB 13
  75. #define RX_MPDU_DESC_INFO_RAW_MPDU_MSB 13
  76. #define RX_MPDU_DESC_INFO_RAW_MPDU_MASK 0x00002000
  77. #define RX_MPDU_DESC_INFO_MORE_FRAGMENT_FLAG_OFFSET 0x00000000
  78. #define RX_MPDU_DESC_INFO_MORE_FRAGMENT_FLAG_LSB 14
  79. #define RX_MPDU_DESC_INFO_MORE_FRAGMENT_FLAG_MSB 14
  80. #define RX_MPDU_DESC_INFO_MORE_FRAGMENT_FLAG_MASK 0x00004000
  81. #define RX_MPDU_DESC_INFO_SRC_INFO_OFFSET 0x00000000
  82. #define RX_MPDU_DESC_INFO_SRC_INFO_LSB 15
  83. #define RX_MPDU_DESC_INFO_SRC_INFO_MSB 26
  84. #define RX_MPDU_DESC_INFO_SRC_INFO_MASK 0x07ff8000
  85. #define RX_MPDU_DESC_INFO_MPDU_QOS_CONTROL_VALID_OFFSET 0x00000000
  86. #define RX_MPDU_DESC_INFO_MPDU_QOS_CONTROL_VALID_LSB 27
  87. #define RX_MPDU_DESC_INFO_MPDU_QOS_CONTROL_VALID_MSB 27
  88. #define RX_MPDU_DESC_INFO_MPDU_QOS_CONTROL_VALID_MASK 0x08000000
  89. #define RX_MPDU_DESC_INFO_TID_OFFSET 0x00000000
  90. #define RX_MPDU_DESC_INFO_TID_LSB 28
  91. #define RX_MPDU_DESC_INFO_TID_MSB 31
  92. #define RX_MPDU_DESC_INFO_TID_MASK 0xf0000000
  93. #define RX_MPDU_DESC_INFO_PEER_META_DATA_OFFSET 0x00000004
  94. #define RX_MPDU_DESC_INFO_PEER_META_DATA_LSB 0
  95. #define RX_MPDU_DESC_INFO_PEER_META_DATA_MSB 31
  96. #define RX_MPDU_DESC_INFO_PEER_META_DATA_MASK 0xffffffff
  97. #endif