received_trigger_info_details.h 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212
  1. /* Copyright (c) 2022, Qualcomm Innovation Center, Inc. All rights reserved.
  2. *
  3. * Permission to use, copy, modify, and/or distribute this software for any
  4. * purpose with or without fee is hereby granted, provided that the above
  5. * copyright notice and this permission notice appear in all copies.
  6. *
  7. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  8. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  9. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  10. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  11. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  12. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  13. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  14. */
  15. #ifndef _RECEIVED_TRIGGER_INFO_DETAILS_H_
  16. #define _RECEIVED_TRIGGER_INFO_DETAILS_H_
  17. #if !defined(__ASSEMBLER__)
  18. #endif
  19. #define NUM_OF_DWORDS_RECEIVED_TRIGGER_INFO_DETAILS 5
  20. struct received_trigger_info_details {
  21. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  22. uint32_t trigger_type : 4,
  23. ax_trigger_source : 1,
  24. ax_trigger_type : 4,
  25. trigger_source_sta_full_aid : 13,
  26. frame_control_valid : 1,
  27. qos_control_valid : 1,
  28. he_control_info_valid : 1,
  29. ranging_trigger_subtype : 4,
  30. reserved_0b : 3;
  31. uint32_t phy_ppdu_id : 16,
  32. lsig_response_length : 12,
  33. reserved_1a : 4;
  34. uint32_t frame_control : 16,
  35. qos_control : 16;
  36. uint32_t sw_peer_id : 16,
  37. reserved_3a : 16;
  38. uint32_t he_control : 32;
  39. #else
  40. uint32_t reserved_0b : 3,
  41. ranging_trigger_subtype : 4,
  42. he_control_info_valid : 1,
  43. qos_control_valid : 1,
  44. frame_control_valid : 1,
  45. trigger_source_sta_full_aid : 13,
  46. ax_trigger_type : 4,
  47. ax_trigger_source : 1,
  48. trigger_type : 4;
  49. uint32_t reserved_1a : 4,
  50. lsig_response_length : 12,
  51. phy_ppdu_id : 16;
  52. uint32_t qos_control : 16,
  53. frame_control : 16;
  54. uint32_t reserved_3a : 16,
  55. sw_peer_id : 16;
  56. uint32_t he_control : 32;
  57. #endif
  58. };
  59. #define RECEIVED_TRIGGER_INFO_DETAILS_TRIGGER_TYPE_OFFSET 0x00000000
  60. #define RECEIVED_TRIGGER_INFO_DETAILS_TRIGGER_TYPE_LSB 0
  61. #define RECEIVED_TRIGGER_INFO_DETAILS_TRIGGER_TYPE_MSB 3
  62. #define RECEIVED_TRIGGER_INFO_DETAILS_TRIGGER_TYPE_MASK 0x0000000f
  63. #define RECEIVED_TRIGGER_INFO_DETAILS_AX_TRIGGER_SOURCE_OFFSET 0x00000000
  64. #define RECEIVED_TRIGGER_INFO_DETAILS_AX_TRIGGER_SOURCE_LSB 4
  65. #define RECEIVED_TRIGGER_INFO_DETAILS_AX_TRIGGER_SOURCE_MSB 4
  66. #define RECEIVED_TRIGGER_INFO_DETAILS_AX_TRIGGER_SOURCE_MASK 0x00000010
  67. #define RECEIVED_TRIGGER_INFO_DETAILS_AX_TRIGGER_TYPE_OFFSET 0x00000000
  68. #define RECEIVED_TRIGGER_INFO_DETAILS_AX_TRIGGER_TYPE_LSB 5
  69. #define RECEIVED_TRIGGER_INFO_DETAILS_AX_TRIGGER_TYPE_MSB 8
  70. #define RECEIVED_TRIGGER_INFO_DETAILS_AX_TRIGGER_TYPE_MASK 0x000001e0
  71. #define RECEIVED_TRIGGER_INFO_DETAILS_TRIGGER_SOURCE_STA_FULL_AID_OFFSET 0x00000000
  72. #define RECEIVED_TRIGGER_INFO_DETAILS_TRIGGER_SOURCE_STA_FULL_AID_LSB 9
  73. #define RECEIVED_TRIGGER_INFO_DETAILS_TRIGGER_SOURCE_STA_FULL_AID_MSB 21
  74. #define RECEIVED_TRIGGER_INFO_DETAILS_TRIGGER_SOURCE_STA_FULL_AID_MASK 0x003ffe00
  75. #define RECEIVED_TRIGGER_INFO_DETAILS_FRAME_CONTROL_VALID_OFFSET 0x00000000
  76. #define RECEIVED_TRIGGER_INFO_DETAILS_FRAME_CONTROL_VALID_LSB 22
  77. #define RECEIVED_TRIGGER_INFO_DETAILS_FRAME_CONTROL_VALID_MSB 22
  78. #define RECEIVED_TRIGGER_INFO_DETAILS_FRAME_CONTROL_VALID_MASK 0x00400000
  79. #define RECEIVED_TRIGGER_INFO_DETAILS_QOS_CONTROL_VALID_OFFSET 0x00000000
  80. #define RECEIVED_TRIGGER_INFO_DETAILS_QOS_CONTROL_VALID_LSB 23
  81. #define RECEIVED_TRIGGER_INFO_DETAILS_QOS_CONTROL_VALID_MSB 23
  82. #define RECEIVED_TRIGGER_INFO_DETAILS_QOS_CONTROL_VALID_MASK 0x00800000
  83. #define RECEIVED_TRIGGER_INFO_DETAILS_HE_CONTROL_INFO_VALID_OFFSET 0x00000000
  84. #define RECEIVED_TRIGGER_INFO_DETAILS_HE_CONTROL_INFO_VALID_LSB 24
  85. #define RECEIVED_TRIGGER_INFO_DETAILS_HE_CONTROL_INFO_VALID_MSB 24
  86. #define RECEIVED_TRIGGER_INFO_DETAILS_HE_CONTROL_INFO_VALID_MASK 0x01000000
  87. #define RECEIVED_TRIGGER_INFO_DETAILS_RANGING_TRIGGER_SUBTYPE_OFFSET 0x00000000
  88. #define RECEIVED_TRIGGER_INFO_DETAILS_RANGING_TRIGGER_SUBTYPE_LSB 25
  89. #define RECEIVED_TRIGGER_INFO_DETAILS_RANGING_TRIGGER_SUBTYPE_MSB 28
  90. #define RECEIVED_TRIGGER_INFO_DETAILS_RANGING_TRIGGER_SUBTYPE_MASK 0x1e000000
  91. #define RECEIVED_TRIGGER_INFO_DETAILS_RESERVED_0B_OFFSET 0x00000000
  92. #define RECEIVED_TRIGGER_INFO_DETAILS_RESERVED_0B_LSB 29
  93. #define RECEIVED_TRIGGER_INFO_DETAILS_RESERVED_0B_MSB 31
  94. #define RECEIVED_TRIGGER_INFO_DETAILS_RESERVED_0B_MASK 0xe0000000
  95. #define RECEIVED_TRIGGER_INFO_DETAILS_PHY_PPDU_ID_OFFSET 0x00000004
  96. #define RECEIVED_TRIGGER_INFO_DETAILS_PHY_PPDU_ID_LSB 0
  97. #define RECEIVED_TRIGGER_INFO_DETAILS_PHY_PPDU_ID_MSB 15
  98. #define RECEIVED_TRIGGER_INFO_DETAILS_PHY_PPDU_ID_MASK 0x0000ffff
  99. #define RECEIVED_TRIGGER_INFO_DETAILS_LSIG_RESPONSE_LENGTH_OFFSET 0x00000004
  100. #define RECEIVED_TRIGGER_INFO_DETAILS_LSIG_RESPONSE_LENGTH_LSB 16
  101. #define RECEIVED_TRIGGER_INFO_DETAILS_LSIG_RESPONSE_LENGTH_MSB 27
  102. #define RECEIVED_TRIGGER_INFO_DETAILS_LSIG_RESPONSE_LENGTH_MASK 0x0fff0000
  103. #define RECEIVED_TRIGGER_INFO_DETAILS_RESERVED_1A_OFFSET 0x00000004
  104. #define RECEIVED_TRIGGER_INFO_DETAILS_RESERVED_1A_LSB 28
  105. #define RECEIVED_TRIGGER_INFO_DETAILS_RESERVED_1A_MSB 31
  106. #define RECEIVED_TRIGGER_INFO_DETAILS_RESERVED_1A_MASK 0xf0000000
  107. #define RECEIVED_TRIGGER_INFO_DETAILS_FRAME_CONTROL_OFFSET 0x00000008
  108. #define RECEIVED_TRIGGER_INFO_DETAILS_FRAME_CONTROL_LSB 0
  109. #define RECEIVED_TRIGGER_INFO_DETAILS_FRAME_CONTROL_MSB 15
  110. #define RECEIVED_TRIGGER_INFO_DETAILS_FRAME_CONTROL_MASK 0x0000ffff
  111. #define RECEIVED_TRIGGER_INFO_DETAILS_QOS_CONTROL_OFFSET 0x00000008
  112. #define RECEIVED_TRIGGER_INFO_DETAILS_QOS_CONTROL_LSB 16
  113. #define RECEIVED_TRIGGER_INFO_DETAILS_QOS_CONTROL_MSB 31
  114. #define RECEIVED_TRIGGER_INFO_DETAILS_QOS_CONTROL_MASK 0xffff0000
  115. #define RECEIVED_TRIGGER_INFO_DETAILS_SW_PEER_ID_OFFSET 0x0000000c
  116. #define RECEIVED_TRIGGER_INFO_DETAILS_SW_PEER_ID_LSB 0
  117. #define RECEIVED_TRIGGER_INFO_DETAILS_SW_PEER_ID_MSB 15
  118. #define RECEIVED_TRIGGER_INFO_DETAILS_SW_PEER_ID_MASK 0x0000ffff
  119. #define RECEIVED_TRIGGER_INFO_DETAILS_RESERVED_3A_OFFSET 0x0000000c
  120. #define RECEIVED_TRIGGER_INFO_DETAILS_RESERVED_3A_LSB 16
  121. #define RECEIVED_TRIGGER_INFO_DETAILS_RESERVED_3A_MSB 31
  122. #define RECEIVED_TRIGGER_INFO_DETAILS_RESERVED_3A_MASK 0xffff0000
  123. #define RECEIVED_TRIGGER_INFO_DETAILS_HE_CONTROL_OFFSET 0x00000010
  124. #define RECEIVED_TRIGGER_INFO_DETAILS_HE_CONTROL_LSB 0
  125. #define RECEIVED_TRIGGER_INFO_DETAILS_HE_CONTROL_MSB 31
  126. #define RECEIVED_TRIGGER_INFO_DETAILS_HE_CONTROL_MASK 0xffffffff
  127. #endif