ce_src_desc.h 8.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192
  1. /* Copyright (c) 2022, Qualcomm Innovation Center, Inc. All rights reserved.
  2. *
  3. * Permission to use, copy, modify, and/or distribute this software for any
  4. * purpose with or without fee is hereby granted, provided that the above
  5. * copyright notice and this permission notice appear in all copies.
  6. *
  7. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  8. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  9. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  10. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  11. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  12. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  13. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  14. */
  15. #ifndef _CE_SRC_DESC_H_
  16. #define _CE_SRC_DESC_H_
  17. #if !defined(__ASSEMBLER__)
  18. #endif
  19. #define NUM_OF_DWORDS_CE_SRC_DESC 4
  20. struct ce_src_desc {
  21. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  22. uint32_t src_buffer_low : 32;
  23. uint32_t src_buffer_high : 8,
  24. toeplitz_en : 1,
  25. src_swap : 1,
  26. dest_swap : 1,
  27. gather : 1,
  28. ce_res_0 : 1,
  29. barrier_read : 1,
  30. ce_res_1 : 2,
  31. length : 16;
  32. uint32_t fw_metadata : 16,
  33. ce_res_2 : 16;
  34. uint32_t ce_res_3 : 20,
  35. ring_id : 8,
  36. looping_count : 4;
  37. #else
  38. uint32_t src_buffer_low : 32;
  39. uint32_t length : 16,
  40. ce_res_1 : 2,
  41. barrier_read : 1,
  42. ce_res_0 : 1,
  43. gather : 1,
  44. dest_swap : 1,
  45. src_swap : 1,
  46. toeplitz_en : 1,
  47. src_buffer_high : 8;
  48. uint32_t ce_res_2 : 16,
  49. fw_metadata : 16;
  50. uint32_t looping_count : 4,
  51. ring_id : 8,
  52. ce_res_3 : 20;
  53. #endif
  54. };
  55. #define CE_SRC_DESC_SRC_BUFFER_LOW_OFFSET 0x00000000
  56. #define CE_SRC_DESC_SRC_BUFFER_LOW_LSB 0
  57. #define CE_SRC_DESC_SRC_BUFFER_LOW_MSB 31
  58. #define CE_SRC_DESC_SRC_BUFFER_LOW_MASK 0xffffffff
  59. #define CE_SRC_DESC_SRC_BUFFER_HIGH_OFFSET 0x00000004
  60. #define CE_SRC_DESC_SRC_BUFFER_HIGH_LSB 0
  61. #define CE_SRC_DESC_SRC_BUFFER_HIGH_MSB 7
  62. #define CE_SRC_DESC_SRC_BUFFER_HIGH_MASK 0x000000ff
  63. #define CE_SRC_DESC_TOEPLITZ_EN_OFFSET 0x00000004
  64. #define CE_SRC_DESC_TOEPLITZ_EN_LSB 8
  65. #define CE_SRC_DESC_TOEPLITZ_EN_MSB 8
  66. #define CE_SRC_DESC_TOEPLITZ_EN_MASK 0x00000100
  67. #define CE_SRC_DESC_SRC_SWAP_OFFSET 0x00000004
  68. #define CE_SRC_DESC_SRC_SWAP_LSB 9
  69. #define CE_SRC_DESC_SRC_SWAP_MSB 9
  70. #define CE_SRC_DESC_SRC_SWAP_MASK 0x00000200
  71. #define CE_SRC_DESC_DEST_SWAP_OFFSET 0x00000004
  72. #define CE_SRC_DESC_DEST_SWAP_LSB 10
  73. #define CE_SRC_DESC_DEST_SWAP_MSB 10
  74. #define CE_SRC_DESC_DEST_SWAP_MASK 0x00000400
  75. #define CE_SRC_DESC_GATHER_OFFSET 0x00000004
  76. #define CE_SRC_DESC_GATHER_LSB 11
  77. #define CE_SRC_DESC_GATHER_MSB 11
  78. #define CE_SRC_DESC_GATHER_MASK 0x00000800
  79. #define CE_SRC_DESC_CE_RES_0_OFFSET 0x00000004
  80. #define CE_SRC_DESC_CE_RES_0_LSB 12
  81. #define CE_SRC_DESC_CE_RES_0_MSB 12
  82. #define CE_SRC_DESC_CE_RES_0_MASK 0x00001000
  83. #define CE_SRC_DESC_BARRIER_READ_OFFSET 0x00000004
  84. #define CE_SRC_DESC_BARRIER_READ_LSB 13
  85. #define CE_SRC_DESC_BARRIER_READ_MSB 13
  86. #define CE_SRC_DESC_BARRIER_READ_MASK 0x00002000
  87. #define CE_SRC_DESC_CE_RES_1_OFFSET 0x00000004
  88. #define CE_SRC_DESC_CE_RES_1_LSB 14
  89. #define CE_SRC_DESC_CE_RES_1_MSB 15
  90. #define CE_SRC_DESC_CE_RES_1_MASK 0x0000c000
  91. #define CE_SRC_DESC_LENGTH_OFFSET 0x00000004
  92. #define CE_SRC_DESC_LENGTH_LSB 16
  93. #define CE_SRC_DESC_LENGTH_MSB 31
  94. #define CE_SRC_DESC_LENGTH_MASK 0xffff0000
  95. #define CE_SRC_DESC_FW_METADATA_OFFSET 0x00000008
  96. #define CE_SRC_DESC_FW_METADATA_LSB 0
  97. #define CE_SRC_DESC_FW_METADATA_MSB 15
  98. #define CE_SRC_DESC_FW_METADATA_MASK 0x0000ffff
  99. #define CE_SRC_DESC_CE_RES_2_OFFSET 0x00000008
  100. #define CE_SRC_DESC_CE_RES_2_LSB 16
  101. #define CE_SRC_DESC_CE_RES_2_MSB 31
  102. #define CE_SRC_DESC_CE_RES_2_MASK 0xffff0000
  103. #define CE_SRC_DESC_CE_RES_3_OFFSET 0x0000000c
  104. #define CE_SRC_DESC_CE_RES_3_LSB 0
  105. #define CE_SRC_DESC_CE_RES_3_MSB 19
  106. #define CE_SRC_DESC_CE_RES_3_MASK 0x000fffff
  107. #define CE_SRC_DESC_RING_ID_OFFSET 0x0000000c
  108. #define CE_SRC_DESC_RING_ID_LSB 20
  109. #define CE_SRC_DESC_RING_ID_MSB 27
  110. #define CE_SRC_DESC_RING_ID_MASK 0x0ff00000
  111. #define CE_SRC_DESC_LOOPING_COUNT_OFFSET 0x0000000c
  112. #define CE_SRC_DESC_LOOPING_COUNT_LSB 28
  113. #define CE_SRC_DESC_LOOPING_COUNT_MSB 31
  114. #define CE_SRC_DESC_LOOPING_COUNT_MASK 0xf0000000
  115. #endif