txpcu_buffer_status.h 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104
  1. /* Copyright (c) 2022, Qualcomm Innovation Center, Inc. All rights reserved.
  2. *
  3. * Permission to use, copy, modify, and/or distribute this software for any
  4. * purpose with or without fee is hereby granted, provided that the above
  5. * copyright notice and this permission notice appear in all copies.
  6. *
  7. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  8. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  9. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  10. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  11. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  12. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  13. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  14. */
  15. #ifndef _TXPCU_BUFFER_STATUS_H_
  16. #define _TXPCU_BUFFER_STATUS_H_
  17. #if !defined(__ASSEMBLER__)
  18. #endif
  19. #include "txpcu_buffer_basics.h"
  20. #define NUM_OF_DWORDS_TXPCU_BUFFER_STATUS 2
  21. #define NUM_OF_QWORDS_TXPCU_BUFFER_STATUS 1
  22. struct txpcu_buffer_status {
  23. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  24. struct txpcu_buffer_basics txpcu_basix_buffer_info;
  25. uint32_t reserved : 15,
  26. msdu_end : 1,
  27. tx_data_sync_value : 16;
  28. #else
  29. struct txpcu_buffer_basics txpcu_basix_buffer_info;
  30. uint32_t tx_data_sync_value : 16,
  31. msdu_end : 1,
  32. reserved : 15;
  33. #endif
  34. };
  35. #define TXPCU_BUFFER_STATUS_TXPCU_BASIX_BUFFER_INFO_AVAILABLE_MEMORY_OFFSET 0x0000000000000000
  36. #define TXPCU_BUFFER_STATUS_TXPCU_BASIX_BUFFER_INFO_AVAILABLE_MEMORY_LSB 0
  37. #define TXPCU_BUFFER_STATUS_TXPCU_BASIX_BUFFER_INFO_AVAILABLE_MEMORY_MSB 7
  38. #define TXPCU_BUFFER_STATUS_TXPCU_BASIX_BUFFER_INFO_AVAILABLE_MEMORY_MASK 0x00000000000000ff
  39. #define TXPCU_BUFFER_STATUS_TXPCU_BASIX_BUFFER_INFO_PARTIAL_TX_DATA_TLV_COUNT_OFFSET 0x0000000000000000
  40. #define TXPCU_BUFFER_STATUS_TXPCU_BASIX_BUFFER_INFO_PARTIAL_TX_DATA_TLV_COUNT_LSB 8
  41. #define TXPCU_BUFFER_STATUS_TXPCU_BASIX_BUFFER_INFO_PARTIAL_TX_DATA_TLV_COUNT_MSB 15
  42. #define TXPCU_BUFFER_STATUS_TXPCU_BASIX_BUFFER_INFO_PARTIAL_TX_DATA_TLV_COUNT_MASK 0x000000000000ff00
  43. #define TXPCU_BUFFER_STATUS_TXPCU_BASIX_BUFFER_INFO_TX_DATA_TLV_COUNT_OFFSET 0x0000000000000000
  44. #define TXPCU_BUFFER_STATUS_TXPCU_BASIX_BUFFER_INFO_TX_DATA_TLV_COUNT_LSB 16
  45. #define TXPCU_BUFFER_STATUS_TXPCU_BASIX_BUFFER_INFO_TX_DATA_TLV_COUNT_MSB 31
  46. #define TXPCU_BUFFER_STATUS_TXPCU_BASIX_BUFFER_INFO_TX_DATA_TLV_COUNT_MASK 0x00000000ffff0000
  47. #define TXPCU_BUFFER_STATUS_RESERVED_OFFSET 0x0000000000000000
  48. #define TXPCU_BUFFER_STATUS_RESERVED_LSB 32
  49. #define TXPCU_BUFFER_STATUS_RESERVED_MSB 46
  50. #define TXPCU_BUFFER_STATUS_RESERVED_MASK 0x00007fff00000000
  51. #define TXPCU_BUFFER_STATUS_MSDU_END_OFFSET 0x0000000000000000
  52. #define TXPCU_BUFFER_STATUS_MSDU_END_LSB 47
  53. #define TXPCU_BUFFER_STATUS_MSDU_END_MSB 47
  54. #define TXPCU_BUFFER_STATUS_MSDU_END_MASK 0x0000800000000000
  55. #define TXPCU_BUFFER_STATUS_TX_DATA_SYNC_VALUE_OFFSET 0x0000000000000000
  56. #define TXPCU_BUFFER_STATUS_TX_DATA_SYNC_VALUE_LSB 48
  57. #define TXPCU_BUFFER_STATUS_TX_DATA_SYNC_VALUE_MSB 63
  58. #define TXPCU_BUFFER_STATUS_TX_DATA_SYNC_VALUE_MASK 0xffff000000000000
  59. #endif