he_sig_b1_mu_info.h 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081
  1. /*
  2. * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #ifndef _HE_SIG_B1_MU_INFO_H_
  17. #define _HE_SIG_B1_MU_INFO_H_
  18. #if !defined(__ASSEMBLER__)
  19. #endif
  20. #define NUM_OF_DWORDS_HE_SIG_B1_MU_INFO 1
  21. struct he_sig_b1_mu_info {
  22. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  23. uint32_t ru_allocation : 8, // [7:0]
  24. reserved_0 : 23, // [30:8]
  25. rx_integrity_check_passed : 1; // [31:31]
  26. #else
  27. uint32_t rx_integrity_check_passed : 1, // [31:31]
  28. reserved_0 : 23, // [30:8]
  29. ru_allocation : 8; // [7:0]
  30. #endif
  31. };
  32. /* Description RU_ALLOCATION
  33. RU allocation for the user(s) following this common portion
  34. of the SIG
  35. For details, refer to RU_TYPE description
  36. <legal all>
  37. */
  38. #define HE_SIG_B1_MU_INFO_RU_ALLOCATION_OFFSET 0x00000000
  39. #define HE_SIG_B1_MU_INFO_RU_ALLOCATION_LSB 0
  40. #define HE_SIG_B1_MU_INFO_RU_ALLOCATION_MSB 7
  41. #define HE_SIG_B1_MU_INFO_RU_ALLOCATION_MASK 0x000000ff
  42. /* Description RESERVED_0
  43. <legal 0>
  44. */
  45. #define HE_SIG_B1_MU_INFO_RESERVED_0_OFFSET 0x00000000
  46. #define HE_SIG_B1_MU_INFO_RESERVED_0_LSB 8
  47. #define HE_SIG_B1_MU_INFO_RESERVED_0_MSB 30
  48. #define HE_SIG_B1_MU_INFO_RESERVED_0_MASK 0x7fffff00
  49. /* Description RX_INTEGRITY_CHECK_PASSED
  50. TX side: Set to 0
  51. RX side: Set to 1 if PHY determines the CRC check of the
  52. codeblock containing the HE-SIG-B common info has passed,
  53. else set to 0
  54. <legal all>
  55. */
  56. #define HE_SIG_B1_MU_INFO_RX_INTEGRITY_CHECK_PASSED_OFFSET 0x00000000
  57. #define HE_SIG_B1_MU_INFO_RX_INTEGRITY_CHECK_PASSED_LSB 31
  58. #define HE_SIG_B1_MU_INFO_RX_INTEGRITY_CHECK_PASSED_MSB 31
  59. #define HE_SIG_B1_MU_INFO_RX_INTEGRITY_CHECK_PASSED_MASK 0x80000000
  60. #endif // HE_SIG_B1_MU_INFO