dp_main.c 209 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_api.h>
  24. #include <hif.h>
  25. #include <htt.h>
  26. #include <wdi_event.h>
  27. #include <queue.h>
  28. #include "dp_htt.h"
  29. #include "dp_types.h"
  30. #include "dp_internal.h"
  31. #include "dp_tx.h"
  32. #include "dp_tx_desc.h"
  33. #include "dp_rx.h"
  34. #include <cdp_txrx_handle.h>
  35. #include <wlan_cfg.h>
  36. #include "cdp_txrx_cmn_struct.h"
  37. #include "cdp_txrx_stats_struct.h"
  38. #include <qdf_util.h>
  39. #include "dp_peer.h"
  40. #include "dp_rx_mon.h"
  41. #include "htt_stats.h"
  42. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  43. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  44. #include "cdp_txrx_flow_ctrl_v2.h"
  45. #else
  46. static inline void
  47. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  48. {
  49. return;
  50. }
  51. #endif
  52. #include "dp_ipa.h"
  53. #ifdef CONFIG_MCL
  54. static void dp_service_mon_rings(void *arg);
  55. #ifndef REMOVE_PKT_LOG
  56. #include <pktlog_ac_api.h>
  57. #include <pktlog_ac.h>
  58. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn);
  59. #endif
  60. #endif
  61. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  62. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  63. uint8_t *peer_mac_addr);
  64. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  65. #define DP_INTR_POLL_TIMER_MS 10
  66. #define DP_WDS_AGING_TIMER_DEFAULT_MS 120000
  67. #define DP_MCS_LENGTH (6*MAX_MCS)
  68. #define DP_NSS_LENGTH (6*SS_COUNT)
  69. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  70. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  71. #define DP_MAX_MCS_STRING_LEN 30
  72. #define DP_CURR_FW_STATS_AVAIL 19
  73. #define DP_HTT_DBG_EXT_STATS_MAX 256
  74. #define DP_MAX_SLEEP_TIME 100
  75. #ifdef IPA_OFFLOAD
  76. /* Exclude IPA rings from the interrupt context */
  77. #define TX_RING_MASK_VAL 0xb
  78. #define RX_RING_MASK_VAL 0x7
  79. #else
  80. #define TX_RING_MASK_VAL 0xF
  81. #define RX_RING_MASK_VAL 0xF
  82. #endif
  83. bool rx_hash = 1;
  84. qdf_declare_param(rx_hash, bool);
  85. #define STR_MAXLEN 64
  86. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  87. /* PPDU stats mask sent to FW to enable enhanced stats */
  88. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  89. /* PPDU stats mask sent to FW to support debug sniffer feature */
  90. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  91. /**
  92. * default_dscp_tid_map - Default DSCP-TID mapping
  93. *
  94. * DSCP TID
  95. * 000000 0
  96. * 001000 1
  97. * 010000 2
  98. * 011000 3
  99. * 100000 4
  100. * 101000 5
  101. * 110000 6
  102. * 111000 7
  103. */
  104. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  105. 0, 0, 0, 0, 0, 0, 0, 0,
  106. 1, 1, 1, 1, 1, 1, 1, 1,
  107. 2, 2, 2, 2, 2, 2, 2, 2,
  108. 3, 3, 3, 3, 3, 3, 3, 3,
  109. 4, 4, 4, 4, 4, 4, 4, 4,
  110. 5, 5, 5, 5, 5, 5, 5, 5,
  111. 6, 6, 6, 6, 6, 6, 6, 6,
  112. 7, 7, 7, 7, 7, 7, 7, 7,
  113. };
  114. /*
  115. * struct dp_rate_debug
  116. *
  117. * @mcs_type: print string for a given mcs
  118. * @valid: valid mcs rate?
  119. */
  120. struct dp_rate_debug {
  121. char mcs_type[DP_MAX_MCS_STRING_LEN];
  122. uint8_t valid;
  123. };
  124. #define MCS_VALID 1
  125. #define MCS_INVALID 0
  126. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  127. {
  128. {"OFDM 48 Mbps", MCS_VALID},
  129. {"OFDM 24 Mbps", MCS_VALID},
  130. {"OFDM 12 Mbps", MCS_VALID},
  131. {"OFDM 6 Mbps ", MCS_VALID},
  132. {"OFDM 54 Mbps", MCS_VALID},
  133. {"OFDM 36 Mbps", MCS_VALID},
  134. {"OFDM 18 Mbps", MCS_VALID},
  135. {"OFDM 9 Mbps ", MCS_VALID},
  136. {"INVALID ", MCS_INVALID},
  137. {"INVALID ", MCS_INVALID},
  138. {"INVALID ", MCS_INVALID},
  139. {"INVALID ", MCS_INVALID},
  140. {"INVALID ", MCS_VALID},
  141. },
  142. {
  143. {"CCK 11 Mbps Long ", MCS_VALID},
  144. {"CCK 5.5 Mbps Long ", MCS_VALID},
  145. {"CCK 2 Mbps Long ", MCS_VALID},
  146. {"CCK 1 Mbps Long ", MCS_VALID},
  147. {"CCK 11 Mbps Short ", MCS_VALID},
  148. {"CCK 5.5 Mbps Short", MCS_VALID},
  149. {"CCK 2 Mbps Short ", MCS_VALID},
  150. {"INVALID ", MCS_INVALID},
  151. {"INVALID ", MCS_INVALID},
  152. {"INVALID ", MCS_INVALID},
  153. {"INVALID ", MCS_INVALID},
  154. {"INVALID ", MCS_INVALID},
  155. {"INVALID ", MCS_VALID},
  156. },
  157. {
  158. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  159. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  160. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  161. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  162. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  163. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  164. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  165. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  166. {"INVALID ", MCS_INVALID},
  167. {"INVALID ", MCS_INVALID},
  168. {"INVALID ", MCS_INVALID},
  169. {"INVALID ", MCS_INVALID},
  170. {"INVALID ", MCS_VALID},
  171. },
  172. {
  173. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  174. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  175. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  176. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  177. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  178. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  179. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  180. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  181. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  182. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  183. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  184. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  185. {"INVALID ", MCS_VALID},
  186. },
  187. {
  188. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  189. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  190. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  191. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  192. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  193. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  194. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  195. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  196. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  197. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  198. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  199. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  200. {"INVALID ", MCS_VALID},
  201. }
  202. };
  203. /**
  204. * @brief Cpu ring map types
  205. */
  206. enum dp_cpu_ring_map_types {
  207. DP_DEFAULT_MAP,
  208. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  209. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  210. DP_NSS_ALL_RADIO_OFFLOADED_MAP,
  211. DP_CPU_RING_MAP_MAX
  212. };
  213. /**
  214. * @brief Cpu to tx ring map
  215. */
  216. static uint8_t dp_cpu_ring_map[DP_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  217. {0x0, 0x1, 0x2, 0x0},
  218. {0x1, 0x2, 0x1, 0x2},
  219. {0x0, 0x2, 0x0, 0x2},
  220. {0x2, 0x2, 0x2, 0x2}
  221. };
  222. /**
  223. * @brief Select the type of statistics
  224. */
  225. enum dp_stats_type {
  226. STATS_FW = 0,
  227. STATS_HOST = 1,
  228. STATS_TYPE_MAX = 2,
  229. };
  230. /**
  231. * @brief General Firmware statistics options
  232. *
  233. */
  234. enum dp_fw_stats {
  235. TXRX_FW_STATS_INVALID = -1,
  236. };
  237. /**
  238. * dp_stats_mapping_table - Firmware and Host statistics
  239. * currently supported
  240. */
  241. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  242. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  243. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  244. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  245. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  246. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  247. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  248. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  249. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  250. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  251. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  252. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  253. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  254. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  255. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  256. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  257. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  258. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  259. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  260. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  261. /* Last ENUM for HTT FW STATS */
  262. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  263. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  264. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  265. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  266. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  267. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  268. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  269. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  270. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  271. };
  272. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  273. struct cdp_peer *peer_hdl,
  274. uint8_t *mac_addr,
  275. enum cdp_txrx_ast_entry_type type,
  276. uint32_t flags)
  277. {
  278. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  279. (struct dp_peer *)peer_hdl,
  280. mac_addr,
  281. type,
  282. flags);
  283. }
  284. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  285. void *ast_entry_hdl)
  286. {
  287. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  288. qdf_spin_lock_bh(&soc->ast_lock);
  289. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  290. (struct dp_ast_entry *)ast_entry_hdl);
  291. qdf_spin_unlock_bh(&soc->ast_lock);
  292. }
  293. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  294. struct cdp_peer *peer_hdl,
  295. uint8_t *wds_macaddr,
  296. uint32_t flags)
  297. {
  298. int status;
  299. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  300. struct dp_ast_entry *ast_entry = NULL;
  301. qdf_spin_lock_bh(&soc->ast_lock);
  302. ast_entry = dp_peer_ast_hash_find(soc, wds_macaddr);
  303. status = dp_peer_update_ast(soc,
  304. (struct dp_peer *)peer_hdl,
  305. ast_entry,
  306. flags);
  307. qdf_spin_unlock_bh(&soc->ast_lock);
  308. return status;
  309. }
  310. /*
  311. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  312. * @soc_handle: Datapath SOC handle
  313. * @ast_entry_hdl: AST Entry handle
  314. * Return: None
  315. */
  316. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  317. uint8_t *wds_macaddr)
  318. {
  319. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  320. struct dp_ast_entry *ast_entry = NULL;
  321. qdf_spin_lock_bh(&soc->ast_lock);
  322. ast_entry = dp_peer_ast_hash_find(soc, wds_macaddr);
  323. if (ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) {
  324. ast_entry->is_active = TRUE;
  325. }
  326. qdf_spin_unlock_bh(&soc->ast_lock);
  327. }
  328. /*
  329. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  330. * @soc: Datapath SOC handle
  331. *
  332. * Return: None
  333. */
  334. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  335. {
  336. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  337. struct dp_pdev *pdev;
  338. struct dp_vdev *vdev;
  339. struct dp_peer *peer;
  340. struct dp_ast_entry *ase, *temp_ase;
  341. int i;
  342. qdf_spin_lock_bh(&soc->ast_lock);
  343. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  344. pdev = soc->pdev_list[i];
  345. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  346. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  347. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  348. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  349. if (ase->type ==
  350. CDP_TXRX_AST_TYPE_STATIC)
  351. continue;
  352. ase->is_active = TRUE;
  353. }
  354. }
  355. }
  356. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  357. }
  358. qdf_spin_unlock_bh(&soc->ast_lock);
  359. }
  360. /*
  361. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  362. * @soc: Datapath SOC handle
  363. *
  364. * Return: None
  365. */
  366. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  367. {
  368. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  369. struct dp_pdev *pdev;
  370. struct dp_vdev *vdev;
  371. struct dp_peer *peer;
  372. struct dp_ast_entry *ase, *temp_ase;
  373. int i;
  374. qdf_spin_lock_bh(&soc->ast_lock);
  375. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  376. pdev = soc->pdev_list[i];
  377. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  378. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  379. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  380. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  381. if (ase->type ==
  382. CDP_TXRX_AST_TYPE_STATIC)
  383. continue;
  384. dp_peer_del_ast(soc, ase);
  385. }
  386. }
  387. }
  388. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  389. }
  390. qdf_spin_unlock_bh(&soc->ast_lock);
  391. }
  392. static void *dp_peer_ast_hash_find_wifi3(struct cdp_soc_t *soc_hdl,
  393. uint8_t *ast_mac_addr)
  394. {
  395. struct dp_ast_entry *ast_entry;
  396. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  397. qdf_spin_lock_bh(&soc->ast_lock);
  398. ast_entry = dp_peer_ast_hash_find(soc, ast_mac_addr);
  399. qdf_spin_unlock_bh(&soc->ast_lock);
  400. return (void *)ast_entry;
  401. }
  402. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  403. void *ast_entry_hdl)
  404. {
  405. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  406. (struct dp_ast_entry *)ast_entry_hdl);
  407. }
  408. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  409. void *ast_entry_hdl)
  410. {
  411. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  412. (struct dp_ast_entry *)ast_entry_hdl);
  413. }
  414. static void dp_peer_ast_set_type_wifi3(
  415. struct cdp_soc_t *soc_hdl,
  416. void *ast_entry_hdl,
  417. enum cdp_txrx_ast_entry_type type)
  418. {
  419. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  420. (struct dp_ast_entry *)ast_entry_hdl,
  421. type);
  422. }
  423. /**
  424. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  425. * @ring_num: ring num of the ring being queried
  426. * @grp_mask: the grp_mask array for the ring type in question.
  427. *
  428. * The grp_mask array is indexed by group number and the bit fields correspond
  429. * to ring numbers. We are finding which interrupt group a ring belongs to.
  430. *
  431. * Return: the index in the grp_mask array with the ring number.
  432. * -QDF_STATUS_E_NOENT if no entry is found
  433. */
  434. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  435. {
  436. int ext_group_num;
  437. int mask = 1 << ring_num;
  438. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  439. ext_group_num++) {
  440. if (mask & grp_mask[ext_group_num])
  441. return ext_group_num;
  442. }
  443. return -QDF_STATUS_E_NOENT;
  444. }
  445. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  446. enum hal_ring_type ring_type,
  447. int ring_num)
  448. {
  449. int *grp_mask;
  450. switch (ring_type) {
  451. case WBM2SW_RELEASE:
  452. /* dp_tx_comp_handler - soc->tx_comp_ring */
  453. if (ring_num < 3)
  454. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  455. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  456. else if (ring_num == 3) {
  457. /* sw treats this as a separate ring type */
  458. grp_mask = &soc->wlan_cfg_ctx->
  459. int_rx_wbm_rel_ring_mask[0];
  460. ring_num = 0;
  461. } else {
  462. qdf_assert(0);
  463. return -QDF_STATUS_E_NOENT;
  464. }
  465. break;
  466. case REO_EXCEPTION:
  467. /* dp_rx_err_process - &soc->reo_exception_ring */
  468. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  469. break;
  470. case REO_DST:
  471. /* dp_rx_process - soc->reo_dest_ring */
  472. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  473. break;
  474. case REO_STATUS:
  475. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  476. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  477. break;
  478. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  479. case RXDMA_MONITOR_STATUS:
  480. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  481. case RXDMA_MONITOR_DST:
  482. /* dp_mon_process */
  483. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  484. break;
  485. case RXDMA_DST:
  486. /* dp_rxdma_err_process */
  487. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  488. break;
  489. case RXDMA_BUF:
  490. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  491. break;
  492. case RXDMA_MONITOR_BUF:
  493. /* TODO: support low_thresh interrupt */
  494. return -QDF_STATUS_E_NOENT;
  495. break;
  496. case TCL_DATA:
  497. case TCL_CMD:
  498. case REO_CMD:
  499. case SW2WBM_RELEASE:
  500. case WBM_IDLE_LINK:
  501. /* normally empty SW_TO_HW rings */
  502. return -QDF_STATUS_E_NOENT;
  503. break;
  504. case TCL_STATUS:
  505. case REO_REINJECT:
  506. /* misc unused rings */
  507. return -QDF_STATUS_E_NOENT;
  508. break;
  509. case CE_SRC:
  510. case CE_DST:
  511. case CE_DST_STATUS:
  512. /* CE_rings - currently handled by hif */
  513. default:
  514. return -QDF_STATUS_E_NOENT;
  515. break;
  516. }
  517. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  518. }
  519. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  520. *ring_params, int ring_type, int ring_num)
  521. {
  522. int msi_group_number;
  523. int msi_data_count;
  524. int ret;
  525. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  526. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  527. &msi_data_count, &msi_data_start,
  528. &msi_irq_start);
  529. if (ret)
  530. return;
  531. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  532. ring_num);
  533. if (msi_group_number < 0) {
  534. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  535. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  536. ring_type, ring_num);
  537. ring_params->msi_addr = 0;
  538. ring_params->msi_data = 0;
  539. return;
  540. }
  541. if (msi_group_number > msi_data_count) {
  542. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  543. FL("2 msi_groups will share an msi; msi_group_num %d"),
  544. msi_group_number);
  545. QDF_ASSERT(0);
  546. }
  547. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  548. ring_params->msi_addr = addr_low;
  549. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  550. ring_params->msi_data = (msi_group_number % msi_data_count)
  551. + msi_data_start;
  552. ring_params->flags |= HAL_SRNG_MSI_INTR;
  553. }
  554. /**
  555. * dp_print_ast_stats() - Dump AST table contents
  556. * @soc: Datapath soc handle
  557. *
  558. * return void
  559. */
  560. #ifdef FEATURE_AST
  561. static void dp_print_ast_stats(struct dp_soc *soc)
  562. {
  563. uint8_t i;
  564. uint8_t num_entries = 0;
  565. struct dp_vdev *vdev;
  566. struct dp_pdev *pdev;
  567. struct dp_peer *peer;
  568. struct dp_ast_entry *ase, *tmp_ase;
  569. char type[5][10] = {"NONE", "STATIC", "WDS", "MEC", "HMWDS"};
  570. DP_PRINT_STATS("AST Stats:");
  571. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  572. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  573. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  574. DP_PRINT_STATS("AST Table:");
  575. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  576. pdev = soc->pdev_list[i];
  577. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  578. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  579. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  580. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  581. DP_PRINT_STATS("%6d mac_addr = %pM"
  582. " peer_mac_addr = %pM"
  583. " type = %s"
  584. " next_hop = %d"
  585. " is_active = %d"
  586. " is_bss = %d"
  587. " ast_idx = %d"
  588. " pdev_id = %d"
  589. " vdev_id = %d",
  590. ++num_entries,
  591. ase->mac_addr.raw,
  592. ase->peer->mac_addr.raw,
  593. type[ase->type],
  594. ase->next_hop,
  595. ase->is_active,
  596. ase->is_bss,
  597. ase->ast_idx,
  598. ase->pdev_id,
  599. ase->vdev_id);
  600. }
  601. }
  602. }
  603. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  604. }
  605. }
  606. #else
  607. static void dp_print_ast_stats(struct dp_soc *soc)
  608. {
  609. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  610. return;
  611. }
  612. #endif
  613. static void dp_print_peer_table(struct dp_vdev *vdev)
  614. {
  615. struct dp_peer *peer = NULL;
  616. DP_PRINT_STATS("Dumping Peer Table Stats:");
  617. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  618. if (!peer) {
  619. DP_PRINT_STATS("Invalid Peer");
  620. return;
  621. }
  622. DP_PRINT_STATS(" peer_mac_addr = %pM"
  623. " nawds_enabled = %d"
  624. " bss_peer = %d"
  625. " wapi = %d"
  626. " wds_enabled = %d"
  627. " delete in progress = %d",
  628. peer->mac_addr.raw,
  629. peer->nawds_enabled,
  630. peer->bss_peer,
  631. peer->wapi,
  632. peer->wds_enabled,
  633. peer->delete_in_progress);
  634. }
  635. }
  636. /*
  637. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  638. */
  639. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  640. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  641. {
  642. void *hal_soc = soc->hal_soc;
  643. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  644. /* TODO: See if we should get align size from hal */
  645. uint32_t ring_base_align = 8;
  646. struct hal_srng_params ring_params;
  647. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  648. /* TODO: Currently hal layer takes care of endianness related settings.
  649. * See if these settings need to passed from DP layer
  650. */
  651. ring_params.flags = 0;
  652. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  653. FL("Ring type: %d, num:%d"), ring_type, ring_num);
  654. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  655. srng->hal_srng = NULL;
  656. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  657. srng->num_entries = num_entries;
  658. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  659. soc->osdev, soc->osdev->dev, srng->alloc_size,
  660. &(srng->base_paddr_unaligned));
  661. if (!srng->base_vaddr_unaligned) {
  662. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  663. FL("alloc failed - ring_type: %d, ring_num %d"),
  664. ring_type, ring_num);
  665. return QDF_STATUS_E_NOMEM;
  666. }
  667. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  668. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  669. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  670. ((unsigned long)(ring_params.ring_base_vaddr) -
  671. (unsigned long)srng->base_vaddr_unaligned);
  672. ring_params.num_entries = num_entries;
  673. if (soc->intr_mode == DP_INTR_MSI) {
  674. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  675. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  676. FL("Using MSI for ring_type: %d, ring_num %d"),
  677. ring_type, ring_num);
  678. } else {
  679. ring_params.msi_data = 0;
  680. ring_params.msi_addr = 0;
  681. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  682. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  683. ring_type, ring_num);
  684. }
  685. /*
  686. * Setup interrupt timer and batch counter thresholds for
  687. * interrupt mitigation based on ring type
  688. */
  689. if (ring_type == REO_DST) {
  690. ring_params.intr_timer_thres_us =
  691. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  692. ring_params.intr_batch_cntr_thres_entries =
  693. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  694. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  695. ring_params.intr_timer_thres_us =
  696. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  697. ring_params.intr_batch_cntr_thres_entries =
  698. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  699. } else {
  700. ring_params.intr_timer_thres_us =
  701. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  702. ring_params.intr_batch_cntr_thres_entries =
  703. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  704. }
  705. /* Enable low threshold interrupts for rx buffer rings (regular and
  706. * monitor buffer rings.
  707. * TODO: See if this is required for any other ring
  708. */
  709. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  710. (ring_type == RXDMA_MONITOR_STATUS)) {
  711. /* TODO: Setting low threshold to 1/8th of ring size
  712. * see if this needs to be configurable
  713. */
  714. ring_params.low_threshold = num_entries >> 3;
  715. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  716. ring_params.intr_timer_thres_us =
  717. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  718. ring_params.intr_batch_cntr_thres_entries = 0;
  719. }
  720. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  721. mac_id, &ring_params);
  722. if (!srng->hal_srng) {
  723. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  724. srng->alloc_size,
  725. srng->base_vaddr_unaligned,
  726. srng->base_paddr_unaligned, 0);
  727. }
  728. return 0;
  729. }
  730. /**
  731. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  732. * Any buffers allocated and attached to ring entries are expected to be freed
  733. * before calling this function.
  734. */
  735. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  736. int ring_type, int ring_num)
  737. {
  738. if (!srng->hal_srng) {
  739. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  740. FL("Ring type: %d, num:%d not setup"),
  741. ring_type, ring_num);
  742. return;
  743. }
  744. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  745. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  746. srng->alloc_size,
  747. srng->base_vaddr_unaligned,
  748. srng->base_paddr_unaligned, 0);
  749. srng->hal_srng = NULL;
  750. }
  751. /* TODO: Need this interface from HIF */
  752. void *hif_get_hal_handle(void *hif_handle);
  753. /*
  754. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  755. * @dp_ctx: DP SOC handle
  756. * @budget: Number of frames/descriptors that can be processed in one shot
  757. *
  758. * Return: remaining budget/quota for the soc device
  759. */
  760. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  761. {
  762. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  763. struct dp_soc *soc = int_ctx->soc;
  764. int ring = 0;
  765. uint32_t work_done = 0;
  766. int budget = dp_budget;
  767. uint8_t tx_mask = int_ctx->tx_ring_mask;
  768. uint8_t rx_mask = int_ctx->rx_ring_mask;
  769. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  770. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  771. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  772. uint32_t remaining_quota = dp_budget;
  773. struct dp_pdev *pdev = NULL;
  774. int mac_id;
  775. /* Process Tx completion interrupts first to return back buffers */
  776. while (tx_mask) {
  777. if (tx_mask & 0x1) {
  778. work_done = dp_tx_comp_handler(soc,
  779. soc->tx_comp_ring[ring].hal_srng,
  780. remaining_quota);
  781. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  782. "tx mask 0x%x ring %d, budget %d, work_done %d",
  783. tx_mask, ring, budget, work_done);
  784. budget -= work_done;
  785. if (budget <= 0)
  786. goto budget_done;
  787. remaining_quota = budget;
  788. }
  789. tx_mask = tx_mask >> 1;
  790. ring++;
  791. }
  792. /* Process REO Exception ring interrupt */
  793. if (rx_err_mask) {
  794. work_done = dp_rx_err_process(soc,
  795. soc->reo_exception_ring.hal_srng,
  796. remaining_quota);
  797. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  798. "REO Exception Ring: work_done %d budget %d",
  799. work_done, budget);
  800. budget -= work_done;
  801. if (budget <= 0) {
  802. goto budget_done;
  803. }
  804. remaining_quota = budget;
  805. }
  806. /* Process Rx WBM release ring interrupt */
  807. if (rx_wbm_rel_mask) {
  808. work_done = dp_rx_wbm_err_process(soc,
  809. soc->rx_rel_ring.hal_srng, remaining_quota);
  810. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  811. "WBM Release Ring: work_done %d budget %d",
  812. work_done, budget);
  813. budget -= work_done;
  814. if (budget <= 0) {
  815. goto budget_done;
  816. }
  817. remaining_quota = budget;
  818. }
  819. /* Process Rx interrupts */
  820. if (rx_mask) {
  821. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  822. if (rx_mask & (1 << ring)) {
  823. work_done = dp_rx_process(int_ctx,
  824. soc->reo_dest_ring[ring].hal_srng,
  825. remaining_quota);
  826. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  827. "rx mask 0x%x ring %d, work_done %d budget %d",
  828. rx_mask, ring, work_done, budget);
  829. budget -= work_done;
  830. if (budget <= 0)
  831. goto budget_done;
  832. remaining_quota = budget;
  833. }
  834. }
  835. for (ring = 0; ring < MAX_RX_MAC_RINGS; ring++) {
  836. work_done = dp_rxdma_err_process(soc, ring,
  837. remaining_quota);
  838. budget -= work_done;
  839. }
  840. }
  841. if (reo_status_mask)
  842. dp_reo_status_ring_handler(soc);
  843. /* Process LMAC interrupts */
  844. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  845. pdev = soc->pdev_list[ring];
  846. if (pdev == NULL)
  847. continue;
  848. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  849. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  850. pdev->pdev_id);
  851. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  852. work_done = dp_mon_process(soc, mac_for_pdev,
  853. remaining_quota);
  854. budget -= work_done;
  855. if (budget <= 0)
  856. goto budget_done;
  857. remaining_quota = budget;
  858. }
  859. if (int_ctx->rxdma2host_ring_mask &
  860. (1 << mac_for_pdev)) {
  861. work_done = dp_rxdma_err_process(soc,
  862. mac_for_pdev,
  863. remaining_quota);
  864. budget -= work_done;
  865. if (budget <= 0)
  866. goto budget_done;
  867. remaining_quota = budget;
  868. }
  869. if (int_ctx->host2rxdma_ring_mask &
  870. (1 << mac_for_pdev)) {
  871. union dp_rx_desc_list_elem_t *desc_list = NULL;
  872. union dp_rx_desc_list_elem_t *tail = NULL;
  873. struct dp_srng *rx_refill_buf_ring =
  874. &pdev->rx_refill_buf_ring;
  875. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  876. 1);
  877. dp_rx_buffers_replenish(soc, mac_for_pdev,
  878. rx_refill_buf_ring,
  879. &soc->rx_desc_buf[mac_for_pdev], 0,
  880. &desc_list, &tail);
  881. }
  882. }
  883. }
  884. qdf_lro_flush(int_ctx->lro_ctx);
  885. budget_done:
  886. return dp_budget - budget;
  887. }
  888. #ifdef DP_INTR_POLL_BASED
  889. /* dp_interrupt_timer()- timer poll for interrupts
  890. *
  891. * @arg: SoC Handle
  892. *
  893. * Return:
  894. *
  895. */
  896. static void dp_interrupt_timer(void *arg)
  897. {
  898. struct dp_soc *soc = (struct dp_soc *) arg;
  899. int i;
  900. if (qdf_atomic_read(&soc->cmn_init_done)) {
  901. for (i = 0;
  902. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  903. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  904. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  905. }
  906. }
  907. /*
  908. * dp_soc_interrupt_attach_poll() - Register handlers for DP interrupts
  909. * @txrx_soc: DP SOC handle
  910. *
  911. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  912. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  913. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  914. *
  915. * Return: 0 for success. nonzero for failure.
  916. */
  917. static QDF_STATUS dp_soc_interrupt_attach_poll(void *txrx_soc)
  918. {
  919. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  920. int i;
  921. soc->intr_mode = DP_INTR_POLL;
  922. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  923. soc->intr_ctx[i].dp_intr_id = i;
  924. soc->intr_ctx[i].tx_ring_mask =
  925. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  926. soc->intr_ctx[i].rx_ring_mask =
  927. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  928. soc->intr_ctx[i].rx_mon_ring_mask =
  929. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  930. soc->intr_ctx[i].rx_err_ring_mask =
  931. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  932. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  933. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  934. soc->intr_ctx[i].reo_status_ring_mask =
  935. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  936. soc->intr_ctx[i].rxdma2host_ring_mask =
  937. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  938. soc->intr_ctx[i].soc = soc;
  939. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  940. }
  941. qdf_timer_init(soc->osdev, &soc->int_timer,
  942. dp_interrupt_timer, (void *)soc,
  943. QDF_TIMER_TYPE_WAKE_APPS);
  944. return QDF_STATUS_SUCCESS;
  945. }
  946. #if defined(CONFIG_MCL)
  947. extern int con_mode_monitor;
  948. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  949. /*
  950. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  951. * @txrx_soc: DP SOC handle
  952. *
  953. * Call the appropriate attach function based on the mode of operation.
  954. * This is a WAR for enabling monitor mode.
  955. *
  956. * Return: 0 for success. nonzero for failure.
  957. */
  958. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  959. {
  960. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  961. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  962. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  963. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  964. "%s: Poll mode", __func__);
  965. return dp_soc_interrupt_attach_poll(txrx_soc);
  966. } else {
  967. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  968. "%s: Interrupt mode", __func__);
  969. return dp_soc_interrupt_attach(txrx_soc);
  970. }
  971. }
  972. #else
  973. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  974. {
  975. return dp_soc_interrupt_attach_poll(txrx_soc);
  976. }
  977. #endif
  978. #endif
  979. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  980. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  981. {
  982. int j;
  983. int num_irq = 0;
  984. int tx_mask =
  985. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  986. int rx_mask =
  987. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  988. int rx_mon_mask =
  989. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  990. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  991. soc->wlan_cfg_ctx, intr_ctx_num);
  992. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  993. soc->wlan_cfg_ctx, intr_ctx_num);
  994. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  995. soc->wlan_cfg_ctx, intr_ctx_num);
  996. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  997. soc->wlan_cfg_ctx, intr_ctx_num);
  998. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  999. soc->wlan_cfg_ctx, intr_ctx_num);
  1000. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1001. if (tx_mask & (1 << j)) {
  1002. irq_id_map[num_irq++] =
  1003. (wbm2host_tx_completions_ring1 - j);
  1004. }
  1005. if (rx_mask & (1 << j)) {
  1006. irq_id_map[num_irq++] =
  1007. (reo2host_destination_ring1 - j);
  1008. }
  1009. if (rxdma2host_ring_mask & (1 << j)) {
  1010. irq_id_map[num_irq++] =
  1011. rxdma2host_destination_ring_mac1 -
  1012. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1013. }
  1014. if (host2rxdma_ring_mask & (1 << j)) {
  1015. irq_id_map[num_irq++] =
  1016. host2rxdma_host_buf_ring_mac1 -
  1017. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1018. }
  1019. if (rx_mon_mask & (1 << j)) {
  1020. irq_id_map[num_irq++] =
  1021. ppdu_end_interrupts_mac1 -
  1022. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1023. irq_id_map[num_irq++] =
  1024. rxdma2host_monitor_status_ring_mac1 -
  1025. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1026. }
  1027. if (rx_wbm_rel_ring_mask & (1 << j))
  1028. irq_id_map[num_irq++] = wbm2host_rx_release;
  1029. if (rx_err_ring_mask & (1 << j))
  1030. irq_id_map[num_irq++] = reo2host_exception;
  1031. if (reo_status_ring_mask & (1 << j))
  1032. irq_id_map[num_irq++] = reo2host_status;
  1033. }
  1034. *num_irq_r = num_irq;
  1035. }
  1036. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1037. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1038. int msi_vector_count, int msi_vector_start)
  1039. {
  1040. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1041. soc->wlan_cfg_ctx, intr_ctx_num);
  1042. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1043. soc->wlan_cfg_ctx, intr_ctx_num);
  1044. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1045. soc->wlan_cfg_ctx, intr_ctx_num);
  1046. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1047. soc->wlan_cfg_ctx, intr_ctx_num);
  1048. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1049. soc->wlan_cfg_ctx, intr_ctx_num);
  1050. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1051. soc->wlan_cfg_ctx, intr_ctx_num);
  1052. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1053. soc->wlan_cfg_ctx, intr_ctx_num);
  1054. unsigned int vector =
  1055. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1056. int num_irq = 0;
  1057. soc->intr_mode = DP_INTR_MSI;
  1058. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1059. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1060. irq_id_map[num_irq++] =
  1061. pld_get_msi_irq(soc->osdev->dev, vector);
  1062. *num_irq_r = num_irq;
  1063. }
  1064. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1065. int *irq_id_map, int *num_irq)
  1066. {
  1067. int msi_vector_count, ret;
  1068. uint32_t msi_base_data, msi_vector_start;
  1069. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1070. &msi_vector_count,
  1071. &msi_base_data,
  1072. &msi_vector_start);
  1073. if (ret)
  1074. return dp_soc_interrupt_map_calculate_integrated(soc,
  1075. intr_ctx_num, irq_id_map, num_irq);
  1076. else
  1077. dp_soc_interrupt_map_calculate_msi(soc,
  1078. intr_ctx_num, irq_id_map, num_irq,
  1079. msi_vector_count, msi_vector_start);
  1080. }
  1081. /*
  1082. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1083. * @txrx_soc: DP SOC handle
  1084. *
  1085. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1086. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1087. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1088. *
  1089. * Return: 0 for success. nonzero for failure.
  1090. */
  1091. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1092. {
  1093. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1094. int i = 0;
  1095. int num_irq = 0;
  1096. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1097. int ret = 0;
  1098. /* Map of IRQ ids registered with one interrupt context */
  1099. int irq_id_map[HIF_MAX_GRP_IRQ];
  1100. int tx_mask =
  1101. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1102. int rx_mask =
  1103. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1104. int rx_mon_mask =
  1105. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1106. int rx_err_ring_mask =
  1107. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1108. int rx_wbm_rel_ring_mask =
  1109. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1110. int reo_status_ring_mask =
  1111. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1112. int rxdma2host_ring_mask =
  1113. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1114. int host2rxdma_ring_mask =
  1115. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1116. soc->intr_ctx[i].dp_intr_id = i;
  1117. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1118. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1119. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1120. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1121. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1122. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1123. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1124. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1125. soc->intr_ctx[i].soc = soc;
  1126. num_irq = 0;
  1127. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1128. &num_irq);
  1129. ret = hif_register_ext_group(soc->hif_handle,
  1130. num_irq, irq_id_map, dp_service_srngs,
  1131. &soc->intr_ctx[i], "dp_intr",
  1132. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1133. if (ret) {
  1134. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1135. FL("failed, ret = %d"), ret);
  1136. return QDF_STATUS_E_FAILURE;
  1137. }
  1138. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1139. }
  1140. hif_configure_ext_group_interrupts(soc->hif_handle);
  1141. return QDF_STATUS_SUCCESS;
  1142. }
  1143. /*
  1144. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1145. * @txrx_soc: DP SOC handle
  1146. *
  1147. * Return: void
  1148. */
  1149. static void dp_soc_interrupt_detach(void *txrx_soc)
  1150. {
  1151. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1152. int i;
  1153. if (soc->intr_mode == DP_INTR_POLL) {
  1154. qdf_timer_stop(&soc->int_timer);
  1155. qdf_timer_free(&soc->int_timer);
  1156. } else {
  1157. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1158. }
  1159. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1160. soc->intr_ctx[i].tx_ring_mask = 0;
  1161. soc->intr_ctx[i].rx_ring_mask = 0;
  1162. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1163. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1164. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1165. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1166. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1167. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1168. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1169. }
  1170. }
  1171. #define AVG_MAX_MPDUS_PER_TID 128
  1172. #define AVG_TIDS_PER_CLIENT 2
  1173. #define AVG_FLOWS_PER_TID 2
  1174. #define AVG_MSDUS_PER_FLOW 128
  1175. #define AVG_MSDUS_PER_MPDU 4
  1176. /*
  1177. * Allocate and setup link descriptor pool that will be used by HW for
  1178. * various link and queue descriptors and managed by WBM
  1179. */
  1180. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1181. {
  1182. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1183. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1184. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1185. uint32_t num_mpdus_per_link_desc =
  1186. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1187. uint32_t num_msdus_per_link_desc =
  1188. hal_num_msdus_per_link_desc(soc->hal_soc);
  1189. uint32_t num_mpdu_links_per_queue_desc =
  1190. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1191. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1192. uint32_t total_link_descs, total_mem_size;
  1193. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1194. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1195. uint32_t num_link_desc_banks;
  1196. uint32_t last_bank_size = 0;
  1197. uint32_t entry_size, num_entries;
  1198. int i;
  1199. uint32_t desc_id = 0;
  1200. /* Only Tx queue descriptors are allocated from common link descriptor
  1201. * pool Rx queue descriptors are not included in this because (REO queue
  1202. * extension descriptors) they are expected to be allocated contiguously
  1203. * with REO queue descriptors
  1204. */
  1205. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1206. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1207. num_mpdu_queue_descs = num_mpdu_link_descs /
  1208. num_mpdu_links_per_queue_desc;
  1209. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1210. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1211. num_msdus_per_link_desc;
  1212. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1213. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1214. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1215. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1216. /* Round up to power of 2 */
  1217. total_link_descs = 1;
  1218. while (total_link_descs < num_entries)
  1219. total_link_descs <<= 1;
  1220. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1221. FL("total_link_descs: %u, link_desc_size: %d"),
  1222. total_link_descs, link_desc_size);
  1223. total_mem_size = total_link_descs * link_desc_size;
  1224. total_mem_size += link_desc_align;
  1225. if (total_mem_size <= max_alloc_size) {
  1226. num_link_desc_banks = 0;
  1227. last_bank_size = total_mem_size;
  1228. } else {
  1229. num_link_desc_banks = (total_mem_size) /
  1230. (max_alloc_size - link_desc_align);
  1231. last_bank_size = total_mem_size %
  1232. (max_alloc_size - link_desc_align);
  1233. }
  1234. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1235. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1236. total_mem_size, num_link_desc_banks);
  1237. for (i = 0; i < num_link_desc_banks; i++) {
  1238. soc->link_desc_banks[i].base_vaddr_unaligned =
  1239. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1240. max_alloc_size,
  1241. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1242. soc->link_desc_banks[i].size = max_alloc_size;
  1243. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1244. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1245. ((unsigned long)(
  1246. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1247. link_desc_align));
  1248. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1249. soc->link_desc_banks[i].base_paddr_unaligned) +
  1250. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1251. (unsigned long)(
  1252. soc->link_desc_banks[i].base_vaddr_unaligned));
  1253. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1254. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1255. FL("Link descriptor memory alloc failed"));
  1256. goto fail;
  1257. }
  1258. }
  1259. if (last_bank_size) {
  1260. /* Allocate last bank in case total memory required is not exact
  1261. * multiple of max_alloc_size
  1262. */
  1263. soc->link_desc_banks[i].base_vaddr_unaligned =
  1264. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1265. last_bank_size,
  1266. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1267. soc->link_desc_banks[i].size = last_bank_size;
  1268. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1269. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1270. ((unsigned long)(
  1271. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1272. link_desc_align));
  1273. soc->link_desc_banks[i].base_paddr =
  1274. (unsigned long)(
  1275. soc->link_desc_banks[i].base_paddr_unaligned) +
  1276. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1277. (unsigned long)(
  1278. soc->link_desc_banks[i].base_vaddr_unaligned));
  1279. }
  1280. /* Allocate and setup link descriptor idle list for HW internal use */
  1281. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1282. total_mem_size = entry_size * total_link_descs;
  1283. if (total_mem_size <= max_alloc_size) {
  1284. void *desc;
  1285. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1286. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1287. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1288. FL("Link desc idle ring setup failed"));
  1289. goto fail;
  1290. }
  1291. hal_srng_access_start_unlocked(soc->hal_soc,
  1292. soc->wbm_idle_link_ring.hal_srng);
  1293. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1294. soc->link_desc_banks[i].base_paddr; i++) {
  1295. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1296. ((unsigned long)(
  1297. soc->link_desc_banks[i].base_vaddr) -
  1298. (unsigned long)(
  1299. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1300. / link_desc_size;
  1301. unsigned long paddr = (unsigned long)(
  1302. soc->link_desc_banks[i].base_paddr);
  1303. while (num_entries && (desc = hal_srng_src_get_next(
  1304. soc->hal_soc,
  1305. soc->wbm_idle_link_ring.hal_srng))) {
  1306. hal_set_link_desc_addr(desc,
  1307. LINK_DESC_COOKIE(desc_id, i), paddr);
  1308. num_entries--;
  1309. desc_id++;
  1310. paddr += link_desc_size;
  1311. }
  1312. }
  1313. hal_srng_access_end_unlocked(soc->hal_soc,
  1314. soc->wbm_idle_link_ring.hal_srng);
  1315. } else {
  1316. uint32_t num_scatter_bufs;
  1317. uint32_t num_entries_per_buf;
  1318. uint32_t rem_entries;
  1319. uint8_t *scatter_buf_ptr;
  1320. uint16_t scatter_buf_num;
  1321. soc->wbm_idle_scatter_buf_size =
  1322. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1323. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1324. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1325. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1326. soc->hal_soc, total_mem_size,
  1327. soc->wbm_idle_scatter_buf_size);
  1328. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1329. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1330. FL("scatter bufs size out of bounds"));
  1331. goto fail;
  1332. }
  1333. for (i = 0; i < num_scatter_bufs; i++) {
  1334. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1335. qdf_mem_alloc_consistent(soc->osdev,
  1336. soc->osdev->dev,
  1337. soc->wbm_idle_scatter_buf_size,
  1338. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1339. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1340. QDF_TRACE(QDF_MODULE_ID_DP,
  1341. QDF_TRACE_LEVEL_ERROR,
  1342. FL("Scatter list memory alloc failed"));
  1343. goto fail;
  1344. }
  1345. }
  1346. /* Populate idle list scatter buffers with link descriptor
  1347. * pointers
  1348. */
  1349. scatter_buf_num = 0;
  1350. scatter_buf_ptr = (uint8_t *)(
  1351. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1352. rem_entries = num_entries_per_buf;
  1353. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1354. soc->link_desc_banks[i].base_paddr; i++) {
  1355. uint32_t num_link_descs =
  1356. (soc->link_desc_banks[i].size -
  1357. ((unsigned long)(
  1358. soc->link_desc_banks[i].base_vaddr) -
  1359. (unsigned long)(
  1360. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1361. / link_desc_size;
  1362. unsigned long paddr = (unsigned long)(
  1363. soc->link_desc_banks[i].base_paddr);
  1364. while (num_link_descs) {
  1365. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1366. LINK_DESC_COOKIE(desc_id, i), paddr);
  1367. num_link_descs--;
  1368. desc_id++;
  1369. paddr += link_desc_size;
  1370. rem_entries--;
  1371. if (rem_entries) {
  1372. scatter_buf_ptr += entry_size;
  1373. } else {
  1374. rem_entries = num_entries_per_buf;
  1375. scatter_buf_num++;
  1376. if (scatter_buf_num >= num_scatter_bufs)
  1377. break;
  1378. scatter_buf_ptr = (uint8_t *)(
  1379. soc->wbm_idle_scatter_buf_base_vaddr[
  1380. scatter_buf_num]);
  1381. }
  1382. }
  1383. }
  1384. /* Setup link descriptor idle list in HW */
  1385. hal_setup_link_idle_list(soc->hal_soc,
  1386. soc->wbm_idle_scatter_buf_base_paddr,
  1387. soc->wbm_idle_scatter_buf_base_vaddr,
  1388. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1389. (uint32_t)(scatter_buf_ptr -
  1390. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1391. scatter_buf_num-1])), total_link_descs);
  1392. }
  1393. return 0;
  1394. fail:
  1395. if (soc->wbm_idle_link_ring.hal_srng) {
  1396. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  1397. WBM_IDLE_LINK, 0);
  1398. }
  1399. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1400. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1401. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1402. soc->wbm_idle_scatter_buf_size,
  1403. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1404. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1405. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1406. }
  1407. }
  1408. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1409. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1410. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1411. soc->link_desc_banks[i].size,
  1412. soc->link_desc_banks[i].base_vaddr_unaligned,
  1413. soc->link_desc_banks[i].base_paddr_unaligned,
  1414. 0);
  1415. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1416. }
  1417. }
  1418. return QDF_STATUS_E_FAILURE;
  1419. }
  1420. /*
  1421. * Free link descriptor pool that was setup HW
  1422. */
  1423. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1424. {
  1425. int i;
  1426. if (soc->wbm_idle_link_ring.hal_srng) {
  1427. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1428. WBM_IDLE_LINK, 0);
  1429. }
  1430. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1431. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1432. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1433. soc->wbm_idle_scatter_buf_size,
  1434. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1435. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1436. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1437. }
  1438. }
  1439. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1440. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1441. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1442. soc->link_desc_banks[i].size,
  1443. soc->link_desc_banks[i].base_vaddr_unaligned,
  1444. soc->link_desc_banks[i].base_paddr_unaligned,
  1445. 0);
  1446. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1447. }
  1448. }
  1449. }
  1450. /* TODO: Following should be configurable */
  1451. #define WBM_RELEASE_RING_SIZE 64
  1452. #define TCL_CMD_RING_SIZE 32
  1453. #define TCL_STATUS_RING_SIZE 32
  1454. #if defined(QCA_WIFI_QCA6290)
  1455. #define REO_DST_RING_SIZE 1024
  1456. #else
  1457. #define REO_DST_RING_SIZE 2048
  1458. #endif
  1459. #define REO_REINJECT_RING_SIZE 32
  1460. #define RX_RELEASE_RING_SIZE 1024
  1461. #define REO_EXCEPTION_RING_SIZE 128
  1462. #define REO_CMD_RING_SIZE 64
  1463. #define REO_STATUS_RING_SIZE 128
  1464. #define RXDMA_BUF_RING_SIZE 1024
  1465. #define RXDMA_REFILL_RING_SIZE 4096
  1466. #define RXDMA_MONITOR_BUF_RING_SIZE 4096
  1467. #define RXDMA_MONITOR_DST_RING_SIZE 2048
  1468. #define RXDMA_MONITOR_STATUS_RING_SIZE 1024
  1469. #define RXDMA_MONITOR_DESC_RING_SIZE 4096
  1470. #define RXDMA_ERR_DST_RING_SIZE 1024
  1471. /*
  1472. * dp_wds_aging_timer_fn() - Timer callback function for WDS aging
  1473. * @soc: Datapath SOC handle
  1474. *
  1475. * This is a timer function used to age out stale AST nodes from
  1476. * AST table
  1477. */
  1478. #ifdef FEATURE_WDS
  1479. static void dp_wds_aging_timer_fn(void *soc_hdl)
  1480. {
  1481. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1482. struct dp_pdev *pdev;
  1483. struct dp_vdev *vdev;
  1484. struct dp_peer *peer;
  1485. struct dp_ast_entry *ase, *temp_ase;
  1486. int i;
  1487. qdf_spin_lock_bh(&soc->ast_lock);
  1488. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1489. pdev = soc->pdev_list[i];
  1490. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1491. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1492. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1493. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1494. /*
  1495. * Do not expire static ast entries
  1496. * and HM WDS entries
  1497. */
  1498. if (ase->type != CDP_TXRX_AST_TYPE_WDS)
  1499. continue;
  1500. if (ase->is_active) {
  1501. ase->is_active = FALSE;
  1502. continue;
  1503. }
  1504. DP_STATS_INC(soc, ast.aged_out, 1);
  1505. dp_peer_del_ast(soc, ase);
  1506. }
  1507. }
  1508. }
  1509. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1510. }
  1511. qdf_spin_unlock_bh(&soc->ast_lock);
  1512. if (qdf_atomic_read(&soc->cmn_init_done))
  1513. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1514. }
  1515. /*
  1516. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1517. * @soc: Datapath SOC handle
  1518. *
  1519. * Return: None
  1520. */
  1521. static void dp_soc_wds_attach(struct dp_soc *soc)
  1522. {
  1523. qdf_timer_init(soc->osdev, &soc->wds_aging_timer,
  1524. dp_wds_aging_timer_fn, (void *)soc,
  1525. QDF_TIMER_TYPE_WAKE_APPS);
  1526. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1527. }
  1528. /*
  1529. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1530. * @txrx_soc: DP SOC handle
  1531. *
  1532. * Return: None
  1533. */
  1534. static void dp_soc_wds_detach(struct dp_soc *soc)
  1535. {
  1536. qdf_timer_stop(&soc->wds_aging_timer);
  1537. qdf_timer_free(&soc->wds_aging_timer);
  1538. }
  1539. #else
  1540. static void dp_soc_wds_attach(struct dp_soc *soc)
  1541. {
  1542. }
  1543. static void dp_soc_wds_detach(struct dp_soc *soc)
  1544. {
  1545. }
  1546. #endif
  1547. /*
  1548. * dp_soc_reset_ring_map() - Reset cpu ring map
  1549. * @soc: Datapath soc handler
  1550. *
  1551. * This api resets the default cpu ring map
  1552. */
  1553. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1554. {
  1555. uint8_t i;
  1556. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1557. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1558. if (nss_config == 1) {
  1559. /*
  1560. * Setting Tx ring map for one nss offloaded radio
  1561. */
  1562. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1563. } else if (nss_config == 2) {
  1564. /*
  1565. * Setting Tx ring for two nss offloaded radios
  1566. */
  1567. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1568. } else {
  1569. /*
  1570. * Setting Tx ring map for all nss offloaded radios
  1571. */
  1572. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_ALL_RADIO_OFFLOADED_MAP][i];
  1573. }
  1574. }
  1575. }
  1576. /*
  1577. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1578. * @dp_soc - DP soc handle
  1579. * @ring_type - ring type
  1580. * @ring_num - ring_num
  1581. *
  1582. * return 0 or 1
  1583. */
  1584. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1585. {
  1586. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1587. uint8_t status = 0;
  1588. switch (ring_type) {
  1589. case WBM2SW_RELEASE:
  1590. case REO_DST:
  1591. case RXDMA_BUF:
  1592. status = ((nss_config) & (1 << ring_num));
  1593. break;
  1594. default:
  1595. break;
  1596. }
  1597. return status;
  1598. }
  1599. /*
  1600. * dp_soc_reset_intr_mask() - reset interrupt mask
  1601. * @dp_soc - DP Soc handle
  1602. *
  1603. * Return: Return void
  1604. */
  1605. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1606. {
  1607. uint8_t j;
  1608. int *grp_mask = NULL;
  1609. int group_number, mask, num_ring;
  1610. /* number of tx ring */
  1611. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1612. /*
  1613. * group mask for tx completion ring.
  1614. */
  1615. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1616. /* loop and reset the mask for only offloaded ring */
  1617. for (j = 0; j < num_ring; j++) {
  1618. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1619. continue;
  1620. }
  1621. /*
  1622. * Group number corresponding to tx offloaded ring.
  1623. */
  1624. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1625. if (group_number < 0) {
  1626. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1627. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1628. WBM2SW_RELEASE, j);
  1629. return;
  1630. }
  1631. /* reset the tx mask for offloaded ring */
  1632. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1633. mask &= (~(1 << j));
  1634. /*
  1635. * reset the interrupt mask for offloaded ring.
  1636. */
  1637. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1638. }
  1639. /* number of rx rings */
  1640. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1641. /*
  1642. * group mask for reo destination ring.
  1643. */
  1644. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1645. /* loop and reset the mask for only offloaded ring */
  1646. for (j = 0; j < num_ring; j++) {
  1647. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  1648. continue;
  1649. }
  1650. /*
  1651. * Group number corresponding to rx offloaded ring.
  1652. */
  1653. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1654. if (group_number < 0) {
  1655. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1656. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1657. REO_DST, j);
  1658. return;
  1659. }
  1660. /* set the interrupt mask for offloaded ring */
  1661. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1662. mask &= (~(1 << j));
  1663. /*
  1664. * set the interrupt mask to zero for rx offloaded radio.
  1665. */
  1666. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1667. }
  1668. /*
  1669. * group mask for Rx buffer refill ring
  1670. */
  1671. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1672. /* loop and reset the mask for only offloaded ring */
  1673. for (j = 0; j < MAX_PDEV_CNT; j++) {
  1674. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  1675. continue;
  1676. }
  1677. /*
  1678. * Group number corresponding to rx offloaded ring.
  1679. */
  1680. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1681. if (group_number < 0) {
  1682. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1683. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1684. REO_DST, j);
  1685. return;
  1686. }
  1687. /* set the interrupt mask for offloaded ring */
  1688. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1689. group_number);
  1690. mask &= (~(1 << j));
  1691. /*
  1692. * set the interrupt mask to zero for rx offloaded radio.
  1693. */
  1694. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1695. group_number, mask);
  1696. }
  1697. }
  1698. #ifdef IPA_OFFLOAD
  1699. /**
  1700. * dp_reo_remap_config() - configure reo remap register value based
  1701. * nss configuration.
  1702. * based on offload_radio value below remap configuration
  1703. * get applied.
  1704. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  1705. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  1706. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  1707. * 3 - both Radios handled by NSS (remap not required)
  1708. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  1709. *
  1710. * @remap1: output parameter indicates reo remap 1 register value
  1711. * @remap2: output parameter indicates reo remap 2 register value
  1712. * Return: bool type, true if remap is configured else false.
  1713. */
  1714. static bool dp_reo_remap_config(struct dp_soc *soc,
  1715. uint32_t *remap1,
  1716. uint32_t *remap2)
  1717. {
  1718. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  1719. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  1720. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  1721. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  1722. return true;
  1723. }
  1724. #else
  1725. static bool dp_reo_remap_config(struct dp_soc *soc,
  1726. uint32_t *remap1,
  1727. uint32_t *remap2)
  1728. {
  1729. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1730. switch (offload_radio) {
  1731. case 0:
  1732. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1733. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1734. (0x3 << 18) | (0x4 << 21)) << 8;
  1735. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1736. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1737. (0x3 << 18) | (0x4 << 21)) << 8;
  1738. break;
  1739. case 1:
  1740. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  1741. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  1742. (0x2 << 18) | (0x3 << 21)) << 8;
  1743. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  1744. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  1745. (0x4 << 18) | (0x2 << 21)) << 8;
  1746. break;
  1747. case 2:
  1748. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  1749. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  1750. (0x1 << 18) | (0x3 << 21)) << 8;
  1751. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  1752. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  1753. (0x4 << 18) | (0x1 << 21)) << 8;
  1754. break;
  1755. case 3:
  1756. /* return false if both radios are offloaded to NSS */
  1757. return false;
  1758. }
  1759. return true;
  1760. }
  1761. #endif
  1762. /*
  1763. * dp_reo_frag_dst_set() - configure reo register to set the
  1764. * fragment destination ring
  1765. * @soc : Datapath soc
  1766. * @frag_dst_ring : output parameter to set fragment destination ring
  1767. *
  1768. * Based on offload_radio below fragment destination rings is selected
  1769. * 0 - TCL
  1770. * 1 - SW1
  1771. * 2 - SW2
  1772. * 3 - SW3
  1773. * 4 - SW4
  1774. * 5 - Release
  1775. * 6 - FW
  1776. * 7 - alternate select
  1777. *
  1778. * return: void
  1779. */
  1780. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  1781. {
  1782. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1783. switch (offload_radio) {
  1784. case 0:
  1785. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  1786. break;
  1787. case 3:
  1788. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  1789. break;
  1790. default:
  1791. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1792. FL("dp_reo_frag_dst_set invalid offload radio config"));
  1793. break;
  1794. }
  1795. }
  1796. /*
  1797. * dp_soc_cmn_setup() - Common SoC level initializion
  1798. * @soc: Datapath SOC handle
  1799. *
  1800. * This is an internal function used to setup common SOC data structures,
  1801. * to be called from PDEV attach after receiving HW mode capabilities from FW
  1802. */
  1803. static int dp_soc_cmn_setup(struct dp_soc *soc)
  1804. {
  1805. int i;
  1806. struct hal_reo_params reo_params;
  1807. int tx_ring_size;
  1808. int tx_comp_ring_size;
  1809. if (qdf_atomic_read(&soc->cmn_init_done))
  1810. return 0;
  1811. if (dp_hw_link_desc_pool_setup(soc))
  1812. goto fail1;
  1813. /* Setup SRNG rings */
  1814. /* Common rings */
  1815. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  1816. WBM_RELEASE_RING_SIZE)) {
  1817. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1818. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  1819. goto fail1;
  1820. }
  1821. soc->num_tcl_data_rings = 0;
  1822. /* Tx data rings */
  1823. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1824. soc->num_tcl_data_rings =
  1825. wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1826. tx_comp_ring_size =
  1827. wlan_cfg_tx_comp_ring_size(soc->wlan_cfg_ctx);
  1828. tx_ring_size =
  1829. wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  1830. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  1831. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  1832. TCL_DATA, i, 0, tx_ring_size)) {
  1833. QDF_TRACE(QDF_MODULE_ID_DP,
  1834. QDF_TRACE_LEVEL_ERROR,
  1835. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  1836. goto fail1;
  1837. }
  1838. /*
  1839. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  1840. * count
  1841. */
  1842. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  1843. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  1844. QDF_TRACE(QDF_MODULE_ID_DP,
  1845. QDF_TRACE_LEVEL_ERROR,
  1846. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  1847. goto fail1;
  1848. }
  1849. }
  1850. } else {
  1851. /* This will be incremented during per pdev ring setup */
  1852. soc->num_tcl_data_rings = 0;
  1853. }
  1854. if (dp_tx_soc_attach(soc)) {
  1855. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1856. FL("dp_tx_soc_attach failed"));
  1857. goto fail1;
  1858. }
  1859. /* TCL command and status rings */
  1860. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  1861. TCL_CMD_RING_SIZE)) {
  1862. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1863. FL("dp_srng_setup failed for tcl_cmd_ring"));
  1864. goto fail1;
  1865. }
  1866. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  1867. TCL_STATUS_RING_SIZE)) {
  1868. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1869. FL("dp_srng_setup failed for tcl_status_ring"));
  1870. goto fail1;
  1871. }
  1872. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  1873. * descriptors
  1874. */
  1875. /* Rx data rings */
  1876. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1877. soc->num_reo_dest_rings =
  1878. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1879. QDF_TRACE(QDF_MODULE_ID_DP,
  1880. QDF_TRACE_LEVEL_ERROR,
  1881. FL("num_reo_dest_rings %d\n"), soc->num_reo_dest_rings);
  1882. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  1883. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  1884. i, 0, REO_DST_RING_SIZE)) {
  1885. QDF_TRACE(QDF_MODULE_ID_DP,
  1886. QDF_TRACE_LEVEL_ERROR,
  1887. FL("dp_srng_setup failed for reo_dest_ring[%d]"), i);
  1888. goto fail1;
  1889. }
  1890. }
  1891. } else {
  1892. /* This will be incremented during per pdev ring setup */
  1893. soc->num_reo_dest_rings = 0;
  1894. }
  1895. /* LMAC RxDMA to SW Rings configuration */
  1896. if (!wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  1897. /* Only valid for MCL */
  1898. struct dp_pdev *pdev = soc->pdev_list[0];
  1899. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  1900. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  1901. RXDMA_DST, 0, i, RXDMA_ERR_DST_RING_SIZE)) {
  1902. QDF_TRACE(QDF_MODULE_ID_DP,
  1903. QDF_TRACE_LEVEL_ERROR,
  1904. FL("dp_srng_setup failed for rxdma_err_dst_ring"));
  1905. goto fail1;
  1906. }
  1907. }
  1908. }
  1909. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  1910. /* REO reinjection ring */
  1911. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  1912. REO_REINJECT_RING_SIZE)) {
  1913. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1914. FL("dp_srng_setup failed for reo_reinject_ring"));
  1915. goto fail1;
  1916. }
  1917. /* Rx release ring */
  1918. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  1919. RX_RELEASE_RING_SIZE)) {
  1920. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1921. FL("dp_srng_setup failed for rx_rel_ring"));
  1922. goto fail1;
  1923. }
  1924. /* Rx exception ring */
  1925. if (dp_srng_setup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0,
  1926. MAX_REO_DEST_RINGS, REO_EXCEPTION_RING_SIZE)) {
  1927. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1928. FL("dp_srng_setup failed for reo_exception_ring"));
  1929. goto fail1;
  1930. }
  1931. /* REO command and status rings */
  1932. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  1933. REO_CMD_RING_SIZE)) {
  1934. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1935. FL("dp_srng_setup failed for reo_cmd_ring"));
  1936. goto fail1;
  1937. }
  1938. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  1939. TAILQ_INIT(&soc->rx.reo_cmd_list);
  1940. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  1941. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  1942. REO_STATUS_RING_SIZE)) {
  1943. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1944. FL("dp_srng_setup failed for reo_status_ring"));
  1945. goto fail1;
  1946. }
  1947. qdf_spinlock_create(&soc->ast_lock);
  1948. dp_soc_wds_attach(soc);
  1949. /* Reset the cpu ring map if radio is NSS offloaded */
  1950. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  1951. dp_soc_reset_cpu_ring_map(soc);
  1952. dp_soc_reset_intr_mask(soc);
  1953. }
  1954. /* Setup HW REO */
  1955. qdf_mem_zero(&reo_params, sizeof(reo_params));
  1956. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  1957. /*
  1958. * Reo ring remap is not required if both radios
  1959. * are offloaded to NSS
  1960. */
  1961. if (!dp_reo_remap_config(soc,
  1962. &reo_params.remap1,
  1963. &reo_params.remap2))
  1964. goto out;
  1965. reo_params.rx_hash_enabled = true;
  1966. }
  1967. /* setup the global rx defrag waitlist */
  1968. TAILQ_INIT(&soc->rx.defrag.waitlist);
  1969. soc->rx.defrag.timeout_ms =
  1970. wlan_cfg_get_rx_defrag_min_timeout(soc->wlan_cfg_ctx);
  1971. soc->rx.flags.defrag_timeout_check =
  1972. wlan_cfg_get_defrag_timeout_check(soc->wlan_cfg_ctx);
  1973. out:
  1974. /*
  1975. * set the fragment destination ring
  1976. */
  1977. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  1978. hal_reo_setup(soc->hal_soc, &reo_params);
  1979. qdf_atomic_set(&soc->cmn_init_done, 1);
  1980. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  1981. return 0;
  1982. fail1:
  1983. /*
  1984. * Cleanup will be done as part of soc_detach, which will
  1985. * be called on pdev attach failure
  1986. */
  1987. return QDF_STATUS_E_FAILURE;
  1988. }
  1989. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  1990. static void dp_lro_hash_setup(struct dp_soc *soc)
  1991. {
  1992. struct cdp_lro_hash_config lro_hash;
  1993. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  1994. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  1995. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1996. FL("LRO disabled RX hash disabled"));
  1997. return;
  1998. }
  1999. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2000. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  2001. lro_hash.lro_enable = 1;
  2002. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2003. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2004. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2005. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2006. }
  2007. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  2008. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2009. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2010. LRO_IPV4_SEED_ARR_SZ));
  2011. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2012. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2013. LRO_IPV6_SEED_ARR_SZ));
  2014. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2015. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2016. lro_hash.lro_enable, lro_hash.tcp_flag,
  2017. lro_hash.tcp_flag_mask);
  2018. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2019. QDF_TRACE_LEVEL_ERROR,
  2020. (void *)lro_hash.toeplitz_hash_ipv4,
  2021. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2022. LRO_IPV4_SEED_ARR_SZ));
  2023. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2024. QDF_TRACE_LEVEL_ERROR,
  2025. (void *)lro_hash.toeplitz_hash_ipv6,
  2026. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2027. LRO_IPV6_SEED_ARR_SZ));
  2028. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2029. if (soc->cdp_soc.ol_ops->lro_hash_config)
  2030. (void)soc->cdp_soc.ol_ops->lro_hash_config
  2031. (soc->ctrl_psoc, &lro_hash);
  2032. }
  2033. /*
  2034. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2035. * @soc: data path SoC handle
  2036. * @pdev: Physical device handle
  2037. *
  2038. * Return: 0 - success, > 0 - failure
  2039. */
  2040. #ifdef QCA_HOST2FW_RXBUF_RING
  2041. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2042. struct dp_pdev *pdev)
  2043. {
  2044. int max_mac_rings =
  2045. wlan_cfg_get_num_mac_rings
  2046. (pdev->wlan_cfg_ctx);
  2047. int i;
  2048. for (i = 0; i < max_mac_rings; i++) {
  2049. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2050. "%s: pdev_id %d mac_id %d\n",
  2051. __func__, pdev->pdev_id, i);
  2052. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2053. RXDMA_BUF, 1, i, RXDMA_BUF_RING_SIZE)) {
  2054. QDF_TRACE(QDF_MODULE_ID_DP,
  2055. QDF_TRACE_LEVEL_ERROR,
  2056. FL("failed rx mac ring setup"));
  2057. return QDF_STATUS_E_FAILURE;
  2058. }
  2059. }
  2060. return QDF_STATUS_SUCCESS;
  2061. }
  2062. #else
  2063. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2064. struct dp_pdev *pdev)
  2065. {
  2066. return QDF_STATUS_SUCCESS;
  2067. }
  2068. #endif
  2069. /**
  2070. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2071. * @pdev - DP_PDEV handle
  2072. *
  2073. * Return: void
  2074. */
  2075. static inline void
  2076. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2077. {
  2078. uint8_t map_id;
  2079. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2080. qdf_mem_copy(pdev->dscp_tid_map[map_id], default_dscp_tid_map,
  2081. sizeof(default_dscp_tid_map));
  2082. }
  2083. for (map_id = 0; map_id < HAL_MAX_HW_DSCP_TID_MAPS; map_id++) {
  2084. hal_tx_set_dscp_tid_map(pdev->soc->hal_soc,
  2085. pdev->dscp_tid_map[map_id],
  2086. map_id);
  2087. }
  2088. }
  2089. #ifdef QCA_SUPPORT_SON
  2090. /**
  2091. * dp_mark_peer_inact(): Update peer inactivity status
  2092. * @peer_handle - datapath peer handle
  2093. *
  2094. * Return: void
  2095. */
  2096. void dp_mark_peer_inact(void *peer_handle, bool inactive)
  2097. {
  2098. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  2099. struct dp_pdev *pdev;
  2100. struct dp_soc *soc;
  2101. bool inactive_old;
  2102. if (!peer)
  2103. return;
  2104. pdev = peer->vdev->pdev;
  2105. soc = pdev->soc;
  2106. inactive_old = peer->peer_bs_inact_flag == 1;
  2107. if (!inactive)
  2108. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2109. peer->peer_bs_inact_flag = inactive ? 1 : 0;
  2110. if (inactive_old != inactive) {
  2111. /**
  2112. * Note: a node lookup can happen in RX datapath context
  2113. * when a node changes from inactive to active (at most once
  2114. * per inactivity timeout threshold)
  2115. */
  2116. if (soc->cdp_soc.ol_ops->record_act_change) {
  2117. soc->cdp_soc.ol_ops->record_act_change(pdev->osif_pdev,
  2118. peer->mac_addr.raw, !inactive);
  2119. }
  2120. }
  2121. }
  2122. /**
  2123. * dp_txrx_peer_find_inact_timeout_handler(): Inactivity timeout function
  2124. *
  2125. * Periodically checks the inactivity status
  2126. */
  2127. static os_timer_func(dp_txrx_peer_find_inact_timeout_handler)
  2128. {
  2129. struct dp_pdev *pdev;
  2130. struct dp_vdev *vdev;
  2131. struct dp_peer *peer;
  2132. struct dp_soc *soc;
  2133. int i;
  2134. OS_GET_TIMER_ARG(soc, struct dp_soc *);
  2135. qdf_spin_lock(&soc->peer_ref_mutex);
  2136. for (i = 0; i < soc->pdev_count; i++) {
  2137. pdev = soc->pdev_list[i];
  2138. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2139. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  2140. if (vdev->opmode != wlan_op_mode_ap)
  2141. continue;
  2142. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2143. if (!peer->authorize) {
  2144. /**
  2145. * Inactivity check only interested in
  2146. * connected node
  2147. */
  2148. continue;
  2149. }
  2150. if (peer->peer_bs_inact > soc->pdev_bs_inact_reload) {
  2151. /**
  2152. * This check ensures we do not wait extra long
  2153. * due to the potential race condition
  2154. */
  2155. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2156. }
  2157. if (peer->peer_bs_inact > 0) {
  2158. /* Do not let it wrap around */
  2159. peer->peer_bs_inact--;
  2160. }
  2161. if (peer->peer_bs_inact == 0)
  2162. dp_mark_peer_inact(peer, true);
  2163. }
  2164. }
  2165. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2166. }
  2167. qdf_spin_unlock(&soc->peer_ref_mutex);
  2168. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  2169. soc->pdev_bs_inact_interval * 1000);
  2170. }
  2171. /**
  2172. * dp_free_inact_timer(): free inact timer
  2173. * @timer - inact timer handle
  2174. *
  2175. * Return: bool
  2176. */
  2177. void dp_free_inact_timer(struct dp_soc *soc)
  2178. {
  2179. qdf_timer_free(&soc->pdev_bs_inact_timer);
  2180. }
  2181. #else
  2182. void dp_mark_peer_inact(void *peer, bool inactive)
  2183. {
  2184. return;
  2185. }
  2186. void dp_free_inact_timer(struct dp_soc *soc)
  2187. {
  2188. return;
  2189. }
  2190. #endif
  2191. #ifdef IPA_OFFLOAD
  2192. /**
  2193. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2194. * @soc: data path instance
  2195. * @pdev: core txrx pdev context
  2196. *
  2197. * Return: QDF_STATUS_SUCCESS: success
  2198. * QDF_STATUS_E_RESOURCES: Error return
  2199. */
  2200. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2201. struct dp_pdev *pdev)
  2202. {
  2203. /* Setup second Rx refill buffer ring */
  2204. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2205. IPA_RX_REFILL_BUF_RING_IDX,
  2206. pdev->pdev_id, RXDMA_REFILL_RING_SIZE)) {
  2207. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2208. FL("dp_srng_setup failed second rx refill ring"));
  2209. return QDF_STATUS_E_FAILURE;
  2210. }
  2211. return QDF_STATUS_SUCCESS;
  2212. }
  2213. /**
  2214. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2215. * @soc: data path instance
  2216. * @pdev: core txrx pdev context
  2217. *
  2218. * Return: void
  2219. */
  2220. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2221. struct dp_pdev *pdev)
  2222. {
  2223. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2224. IPA_RX_REFILL_BUF_RING_IDX);
  2225. }
  2226. #else
  2227. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2228. struct dp_pdev *pdev)
  2229. {
  2230. return QDF_STATUS_SUCCESS;
  2231. }
  2232. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2233. struct dp_pdev *pdev)
  2234. {
  2235. }
  2236. #endif
  2237. /*
  2238. * dp_pdev_attach_wifi3() - attach txrx pdev
  2239. * @ctrl_pdev: Opaque PDEV object
  2240. * @txrx_soc: Datapath SOC handle
  2241. * @htc_handle: HTC handle for host-target interface
  2242. * @qdf_osdev: QDF OS device
  2243. * @pdev_id: PDEV ID
  2244. *
  2245. * Return: DP PDEV handle on success, NULL on failure
  2246. */
  2247. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2248. struct cdp_cfg *ctrl_pdev,
  2249. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2250. {
  2251. int tx_ring_size;
  2252. int tx_comp_ring_size;
  2253. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2254. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  2255. int mac_id;
  2256. if (!pdev) {
  2257. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2258. FL("DP PDEV memory allocation failed"));
  2259. goto fail0;
  2260. }
  2261. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach();
  2262. if (!pdev->wlan_cfg_ctx) {
  2263. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2264. FL("pdev cfg_attach failed"));
  2265. qdf_mem_free(pdev);
  2266. goto fail0;
  2267. }
  2268. /*
  2269. * set nss pdev config based on soc config
  2270. */
  2271. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2272. (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx) & (1 << pdev_id)));
  2273. pdev->soc = soc;
  2274. pdev->osif_pdev = ctrl_pdev;
  2275. pdev->pdev_id = pdev_id;
  2276. soc->pdev_list[pdev_id] = pdev;
  2277. soc->pdev_count++;
  2278. TAILQ_INIT(&pdev->vdev_list);
  2279. qdf_spinlock_create(&pdev->vdev_list_lock);
  2280. pdev->vdev_count = 0;
  2281. qdf_spinlock_create(&pdev->tx_mutex);
  2282. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2283. TAILQ_INIT(&pdev->neighbour_peers_list);
  2284. if (dp_soc_cmn_setup(soc)) {
  2285. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2286. FL("dp_soc_cmn_setup failed"));
  2287. goto fail1;
  2288. }
  2289. /* Setup per PDEV TCL rings if configured */
  2290. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2291. tx_ring_size =
  2292. wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  2293. tx_comp_ring_size =
  2294. wlan_cfg_tx_comp_ring_size(soc->wlan_cfg_ctx);
  2295. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2296. pdev_id, pdev_id, tx_ring_size)) {
  2297. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2298. FL("dp_srng_setup failed for tcl_data_ring"));
  2299. goto fail1;
  2300. }
  2301. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2302. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2303. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2304. FL("dp_srng_setup failed for tx_comp_ring"));
  2305. goto fail1;
  2306. }
  2307. soc->num_tcl_data_rings++;
  2308. }
  2309. /* Tx specific init */
  2310. if (dp_tx_pdev_attach(pdev)) {
  2311. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2312. FL("dp_tx_pdev_attach failed"));
  2313. goto fail1;
  2314. }
  2315. /* Setup per PDEV REO rings if configured */
  2316. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2317. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2318. pdev_id, pdev_id, REO_DST_RING_SIZE)) {
  2319. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2320. FL("dp_srng_setup failed for reo_dest_ringn"));
  2321. goto fail1;
  2322. }
  2323. soc->num_reo_dest_rings++;
  2324. }
  2325. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2326. RXDMA_REFILL_RING_SIZE)) {
  2327. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2328. FL("dp_srng_setup failed rx refill ring"));
  2329. goto fail1;
  2330. }
  2331. if (dp_rxdma_ring_setup(soc, pdev)) {
  2332. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2333. FL("RXDMA ring config failed"));
  2334. goto fail1;
  2335. }
  2336. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2337. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2338. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring[mac_id],
  2339. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2340. RXDMA_MONITOR_BUF_RING_SIZE)) {
  2341. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2342. FL("dp_srng_setup failed for rxdma_mon_buf_ring"));
  2343. goto fail1;
  2344. }
  2345. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring[mac_id],
  2346. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2347. RXDMA_MONITOR_DST_RING_SIZE)) {
  2348. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2349. FL("dp_srng_setup failed for rxdma_mon_dst_ring"));
  2350. goto fail1;
  2351. }
  2352. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring[mac_id],
  2353. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2354. RXDMA_MONITOR_STATUS_RING_SIZE)) {
  2355. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2356. FL("dp_srng_setup failed for rxdma_mon_status_ring"));
  2357. goto fail1;
  2358. }
  2359. if (dp_srng_setup(soc, &pdev->rxdma_mon_desc_ring[mac_id],
  2360. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2361. RXDMA_MONITOR_DESC_RING_SIZE)) {
  2362. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2363. "dp_srng_setup failed for rxdma_mon_desc_ring\n");
  2364. goto fail1;
  2365. }
  2366. }
  2367. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2368. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2369. 0, pdev_id, RXDMA_ERR_DST_RING_SIZE)) {
  2370. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2371. FL("dp_srng_setup failed for rxdma_err_dst_ring"));
  2372. goto fail1;
  2373. }
  2374. }
  2375. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2376. goto fail1;
  2377. if (dp_ipa_ring_resource_setup(soc, pdev))
  2378. goto fail1;
  2379. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2380. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2381. FL("dp_ipa_uc_attach failed"));
  2382. goto fail1;
  2383. }
  2384. /* Rx specific init */
  2385. if (dp_rx_pdev_attach(pdev)) {
  2386. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2387. FL("dp_rx_pdev_attach failed"));
  2388. goto fail0;
  2389. }
  2390. DP_STATS_INIT(pdev);
  2391. /* Monitor filter init */
  2392. pdev->mon_filter_mode = MON_FILTER_ALL;
  2393. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2394. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2395. pdev->fp_data_filter = FILTER_DATA_ALL;
  2396. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2397. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2398. pdev->mo_data_filter = FILTER_DATA_ALL;
  2399. #ifndef CONFIG_WIN
  2400. /* MCL */
  2401. dp_local_peer_id_pool_init(pdev);
  2402. #endif
  2403. dp_dscp_tid_map_setup(pdev);
  2404. /* Rx monitor mode specific init */
  2405. if (dp_rx_pdev_mon_attach(pdev)) {
  2406. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2407. "dp_rx_pdev_attach failed\n");
  2408. goto fail1;
  2409. }
  2410. if (dp_wdi_event_attach(pdev)) {
  2411. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2412. "dp_wdi_evet_attach failed\n");
  2413. goto fail1;
  2414. }
  2415. /* set the reo destination during initialization */
  2416. pdev->reo_dest = pdev->pdev_id + 1;
  2417. /*
  2418. * initialize ppdu tlv list
  2419. */
  2420. TAILQ_INIT(&pdev->ppdu_info_list);
  2421. pdev->tlv_count = 0;
  2422. pdev->list_depth = 0;
  2423. return (struct cdp_pdev *)pdev;
  2424. fail1:
  2425. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  2426. fail0:
  2427. return NULL;
  2428. }
  2429. /*
  2430. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2431. * @soc: data path SoC handle
  2432. * @pdev: Physical device handle
  2433. *
  2434. * Return: void
  2435. */
  2436. #ifdef QCA_HOST2FW_RXBUF_RING
  2437. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2438. struct dp_pdev *pdev)
  2439. {
  2440. int max_mac_rings =
  2441. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2442. int i;
  2443. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2444. max_mac_rings : MAX_RX_MAC_RINGS;
  2445. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2446. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2447. RXDMA_BUF, 1);
  2448. qdf_timer_free(&soc->mon_reap_timer);
  2449. }
  2450. #else
  2451. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2452. struct dp_pdev *pdev)
  2453. {
  2454. }
  2455. #endif
  2456. /*
  2457. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2458. * @pdev: device object
  2459. *
  2460. * Return: void
  2461. */
  2462. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2463. {
  2464. struct dp_neighbour_peer *peer = NULL;
  2465. struct dp_neighbour_peer *temp_peer = NULL;
  2466. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2467. neighbour_peer_list_elem, temp_peer) {
  2468. /* delete this peer from the list */
  2469. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2470. peer, neighbour_peer_list_elem);
  2471. qdf_mem_free(peer);
  2472. }
  2473. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2474. }
  2475. /**
  2476. * dp_htt_ppdu_stats_detach() - detach stats resources
  2477. * @pdev: Datapath PDEV handle
  2478. *
  2479. * Return: void
  2480. */
  2481. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  2482. {
  2483. struct ppdu_info *ppdu_info, *ppdu_info_next;
  2484. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  2485. ppdu_info_list_elem, ppdu_info_next) {
  2486. if (!ppdu_info)
  2487. break;
  2488. qdf_assert_always(ppdu_info->nbuf);
  2489. qdf_nbuf_free(ppdu_info->nbuf);
  2490. qdf_mem_free(ppdu_info);
  2491. }
  2492. }
  2493. /*
  2494. * dp_pdev_detach_wifi3() - detach txrx pdev
  2495. * @txrx_pdev: Datapath PDEV handle
  2496. * @force: Force detach
  2497. *
  2498. */
  2499. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  2500. {
  2501. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2502. struct dp_soc *soc = pdev->soc;
  2503. qdf_nbuf_t curr_nbuf, next_nbuf;
  2504. int mac_id;
  2505. dp_wdi_event_detach(pdev);
  2506. dp_tx_pdev_detach(pdev);
  2507. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2508. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2509. TCL_DATA, pdev->pdev_id);
  2510. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2511. WBM2SW_RELEASE, pdev->pdev_id);
  2512. }
  2513. dp_pktlogmod_exit(pdev);
  2514. dp_rx_pdev_detach(pdev);
  2515. dp_rx_pdev_mon_detach(pdev);
  2516. dp_neighbour_peers_detach(pdev);
  2517. qdf_spinlock_destroy(&pdev->tx_mutex);
  2518. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  2519. dp_ipa_uc_detach(soc, pdev);
  2520. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  2521. /* Cleanup per PDEV REO rings if configured */
  2522. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2523. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2524. REO_DST, pdev->pdev_id);
  2525. }
  2526. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2527. dp_rxdma_ring_cleanup(soc, pdev);
  2528. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2529. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring[mac_id],
  2530. RXDMA_MONITOR_BUF, 0);
  2531. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring[mac_id],
  2532. RXDMA_MONITOR_DST, 0);
  2533. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring[mac_id],
  2534. RXDMA_MONITOR_STATUS, 0);
  2535. dp_srng_cleanup(soc, &pdev->rxdma_mon_desc_ring[mac_id],
  2536. RXDMA_MONITOR_DESC, 0);
  2537. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2538. RXDMA_DST, 0);
  2539. }
  2540. curr_nbuf = pdev->invalid_peer_head_msdu;
  2541. while (curr_nbuf) {
  2542. next_nbuf = qdf_nbuf_next(curr_nbuf);
  2543. qdf_nbuf_free(curr_nbuf);
  2544. curr_nbuf = next_nbuf;
  2545. }
  2546. dp_htt_ppdu_stats_detach(pdev);
  2547. soc->pdev_list[pdev->pdev_id] = NULL;
  2548. soc->pdev_count--;
  2549. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2550. qdf_mem_free(pdev->dp_txrx_handle);
  2551. qdf_mem_free(pdev);
  2552. }
  2553. /*
  2554. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2555. * @soc: DP SOC handle
  2556. */
  2557. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2558. {
  2559. struct reo_desc_list_node *desc;
  2560. struct dp_rx_tid *rx_tid;
  2561. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2562. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2563. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2564. rx_tid = &desc->rx_tid;
  2565. qdf_mem_unmap_nbytes_single(soc->osdev,
  2566. rx_tid->hw_qdesc_paddr,
  2567. QDF_DMA_BIDIRECTIONAL,
  2568. rx_tid->hw_qdesc_alloc_size);
  2569. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2570. qdf_mem_free(desc);
  2571. }
  2572. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2573. qdf_list_destroy(&soc->reo_desc_freelist);
  2574. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2575. }
  2576. /*
  2577. * dp_soc_detach_wifi3() - Detach txrx SOC
  2578. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2579. */
  2580. static void dp_soc_detach_wifi3(void *txrx_soc)
  2581. {
  2582. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2583. int i;
  2584. qdf_atomic_set(&soc->cmn_init_done, 0);
  2585. qdf_flush_work(&soc->htt_stats.work);
  2586. qdf_disable_work(&soc->htt_stats.work);
  2587. /* Free pending htt stats messages */
  2588. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  2589. dp_free_inact_timer(soc);
  2590. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2591. if (soc->pdev_list[i])
  2592. dp_pdev_detach_wifi3(
  2593. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2594. }
  2595. dp_peer_find_detach(soc);
  2596. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2597. * SW descriptors
  2598. */
  2599. /* Free the ring memories */
  2600. /* Common rings */
  2601. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2602. dp_tx_soc_detach(soc);
  2603. /* Tx data rings */
  2604. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2605. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2606. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  2607. TCL_DATA, i);
  2608. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  2609. WBM2SW_RELEASE, i);
  2610. }
  2611. }
  2612. /* TCL command and status rings */
  2613. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  2614. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  2615. /* Rx data rings */
  2616. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2617. soc->num_reo_dest_rings =
  2618. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2619. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2620. /* TODO: Get number of rings and ring sizes
  2621. * from wlan_cfg
  2622. */
  2623. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  2624. REO_DST, i);
  2625. }
  2626. }
  2627. /* REO reinjection ring */
  2628. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  2629. /* Rx release ring */
  2630. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  2631. /* Rx exception ring */
  2632. /* TODO: Better to store ring_type and ring_num in
  2633. * dp_srng during setup
  2634. */
  2635. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  2636. /* REO command and status rings */
  2637. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  2638. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  2639. dp_hw_link_desc_pool_cleanup(soc);
  2640. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  2641. qdf_spinlock_destroy(&soc->htt_stats.lock);
  2642. htt_soc_detach(soc->htt_handle);
  2643. dp_reo_cmdlist_destroy(soc);
  2644. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2645. dp_reo_desc_freelist_destroy(soc);
  2646. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  2647. dp_soc_wds_detach(soc);
  2648. qdf_spinlock_destroy(&soc->ast_lock);
  2649. qdf_mem_free(soc);
  2650. }
  2651. /*
  2652. * dp_rxdma_ring_config() - configure the RX DMA rings
  2653. *
  2654. * This function is used to configure the MAC rings.
  2655. * On MCL host provides buffers in Host2FW ring
  2656. * FW refills (copies) buffers to the ring and updates
  2657. * ring_idx in register
  2658. *
  2659. * @soc: data path SoC handle
  2660. *
  2661. * Return: void
  2662. */
  2663. #ifdef QCA_HOST2FW_RXBUF_RING
  2664. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2665. {
  2666. int i;
  2667. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2668. struct dp_pdev *pdev = soc->pdev_list[i];
  2669. if (pdev) {
  2670. int mac_id;
  2671. bool dbs_enable = 0;
  2672. int max_mac_rings =
  2673. wlan_cfg_get_num_mac_rings
  2674. (pdev->wlan_cfg_ctx);
  2675. htt_srng_setup(soc->htt_handle, 0,
  2676. pdev->rx_refill_buf_ring.hal_srng,
  2677. RXDMA_BUF);
  2678. if (pdev->rx_refill_buf_ring2.hal_srng)
  2679. htt_srng_setup(soc->htt_handle, 0,
  2680. pdev->rx_refill_buf_ring2.hal_srng,
  2681. RXDMA_BUF);
  2682. if (soc->cdp_soc.ol_ops->
  2683. is_hw_dbs_2x2_capable) {
  2684. dbs_enable = soc->cdp_soc.ol_ops->
  2685. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  2686. }
  2687. if (dbs_enable) {
  2688. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2689. QDF_TRACE_LEVEL_ERROR,
  2690. FL("DBS enabled max_mac_rings %d\n"),
  2691. max_mac_rings);
  2692. } else {
  2693. max_mac_rings = 1;
  2694. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2695. QDF_TRACE_LEVEL_ERROR,
  2696. FL("DBS disabled, max_mac_rings %d\n"),
  2697. max_mac_rings);
  2698. }
  2699. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2700. FL("pdev_id %d max_mac_rings %d\n"),
  2701. pdev->pdev_id, max_mac_rings);
  2702. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  2703. int mac_for_pdev = dp_get_mac_id_for_pdev(
  2704. mac_id, pdev->pdev_id);
  2705. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2706. QDF_TRACE_LEVEL_ERROR,
  2707. FL("mac_id %d\n"), mac_for_pdev);
  2708. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2709. pdev->rx_mac_buf_ring[mac_id]
  2710. .hal_srng,
  2711. RXDMA_BUF);
  2712. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2713. pdev->rxdma_err_dst_ring[mac_id]
  2714. .hal_srng,
  2715. RXDMA_DST);
  2716. /* Configure monitor mode rings */
  2717. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2718. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  2719. RXDMA_MONITOR_BUF);
  2720. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2721. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  2722. RXDMA_MONITOR_DST);
  2723. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2724. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  2725. RXDMA_MONITOR_STATUS);
  2726. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2727. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  2728. RXDMA_MONITOR_DESC);
  2729. }
  2730. }
  2731. }
  2732. /*
  2733. * Timer to reap rxdma status rings.
  2734. * Needed until we enable ppdu end interrupts
  2735. */
  2736. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  2737. dp_service_mon_rings, (void *)soc,
  2738. QDF_TIMER_TYPE_WAKE_APPS);
  2739. soc->reap_timer_init = 1;
  2740. }
  2741. #else
  2742. /* This is only for WIN */
  2743. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2744. {
  2745. int i;
  2746. int mac_id;
  2747. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2748. struct dp_pdev *pdev = soc->pdev_list[i];
  2749. if (pdev == NULL)
  2750. continue;
  2751. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2752. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  2753. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2754. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  2755. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2756. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  2757. RXDMA_MONITOR_BUF);
  2758. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2759. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  2760. RXDMA_MONITOR_DST);
  2761. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2762. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  2763. RXDMA_MONITOR_STATUS);
  2764. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2765. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  2766. RXDMA_MONITOR_DESC);
  2767. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2768. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  2769. RXDMA_DST);
  2770. }
  2771. }
  2772. }
  2773. #endif
  2774. /*
  2775. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  2776. * @txrx_soc: Datapath SOC handle
  2777. */
  2778. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  2779. {
  2780. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  2781. htt_soc_attach_target(soc->htt_handle);
  2782. dp_rxdma_ring_config(soc);
  2783. DP_STATS_INIT(soc);
  2784. /* initialize work queue for stats processing */
  2785. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  2786. return 0;
  2787. }
  2788. /*
  2789. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  2790. * @txrx_soc: Datapath SOC handle
  2791. */
  2792. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  2793. {
  2794. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  2795. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  2796. }
  2797. /*
  2798. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  2799. * @txrx_soc: Datapath SOC handle
  2800. * @nss_cfg: nss config
  2801. */
  2802. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  2803. {
  2804. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  2805. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  2806. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  2807. /*
  2808. * TODO: masked out based on the per offloaded radio
  2809. */
  2810. if (config == dp_nss_cfg_dbdc) {
  2811. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  2812. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  2813. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  2814. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  2815. }
  2816. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2817. FL("nss-wifi<0> nss config is enabled"));
  2818. }
  2819. /*
  2820. * dp_vdev_attach_wifi3() - attach txrx vdev
  2821. * @txrx_pdev: Datapath PDEV handle
  2822. * @vdev_mac_addr: MAC address of the virtual interface
  2823. * @vdev_id: VDEV Id
  2824. * @wlan_op_mode: VDEV operating mode
  2825. *
  2826. * Return: DP VDEV handle on success, NULL on failure
  2827. */
  2828. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  2829. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  2830. {
  2831. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2832. struct dp_soc *soc = pdev->soc;
  2833. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  2834. if (!vdev) {
  2835. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2836. FL("DP VDEV memory allocation failed"));
  2837. goto fail0;
  2838. }
  2839. vdev->pdev = pdev;
  2840. vdev->vdev_id = vdev_id;
  2841. vdev->opmode = op_mode;
  2842. vdev->osdev = soc->osdev;
  2843. vdev->osif_rx = NULL;
  2844. vdev->osif_rsim_rx_decap = NULL;
  2845. vdev->osif_get_key = NULL;
  2846. vdev->osif_rx_mon = NULL;
  2847. vdev->osif_tx_free_ext = NULL;
  2848. vdev->osif_vdev = NULL;
  2849. vdev->delete.pending = 0;
  2850. vdev->safemode = 0;
  2851. vdev->drop_unenc = 1;
  2852. vdev->sec_type = cdp_sec_type_none;
  2853. #ifdef notyet
  2854. vdev->filters_num = 0;
  2855. #endif
  2856. qdf_mem_copy(
  2857. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  2858. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  2859. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  2860. vdev->dscp_tid_map_id = 0;
  2861. vdev->mcast_enhancement_en = 0;
  2862. /* TODO: Initialize default HTT meta data that will be used in
  2863. * TCL descriptors for packets transmitted from this VDEV
  2864. */
  2865. TAILQ_INIT(&vdev->peer_list);
  2866. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2867. /* add this vdev into the pdev's list */
  2868. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  2869. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2870. pdev->vdev_count++;
  2871. dp_tx_vdev_attach(vdev);
  2872. if ((soc->intr_mode == DP_INTR_POLL) &&
  2873. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  2874. if (pdev->vdev_count == 1)
  2875. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  2876. }
  2877. dp_lro_hash_setup(soc);
  2878. /* LRO */
  2879. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2880. wlan_op_mode_sta == vdev->opmode)
  2881. vdev->lro_enable = true;
  2882. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2883. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  2884. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2885. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  2886. DP_STATS_INIT(vdev);
  2887. if (wlan_op_mode_sta == vdev->opmode)
  2888. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  2889. vdev->mac_addr.raw);
  2890. return (struct cdp_vdev *)vdev;
  2891. fail0:
  2892. return NULL;
  2893. }
  2894. /**
  2895. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  2896. * @vdev: Datapath VDEV handle
  2897. * @osif_vdev: OSIF vdev handle
  2898. * @txrx_ops: Tx and Rx operations
  2899. *
  2900. * Return: DP VDEV handle on success, NULL on failure
  2901. */
  2902. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  2903. void *osif_vdev,
  2904. struct ol_txrx_ops *txrx_ops)
  2905. {
  2906. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2907. vdev->osif_vdev = osif_vdev;
  2908. vdev->osif_rx = txrx_ops->rx.rx;
  2909. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  2910. vdev->osif_get_key = txrx_ops->get_key;
  2911. vdev->osif_rx_mon = txrx_ops->rx.mon;
  2912. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  2913. #ifdef notyet
  2914. #if ATH_SUPPORT_WAPI
  2915. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  2916. #endif
  2917. #endif
  2918. #ifdef UMAC_SUPPORT_PROXY_ARP
  2919. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  2920. #endif
  2921. vdev->me_convert = txrx_ops->me_convert;
  2922. /* TODO: Enable the following once Tx code is integrated */
  2923. if (vdev->mesh_vdev)
  2924. txrx_ops->tx.tx = dp_tx_send_mesh;
  2925. else
  2926. txrx_ops->tx.tx = dp_tx_send;
  2927. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  2928. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2929. "DP Vdev Register success");
  2930. }
  2931. /**
  2932. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  2933. * @vdev: Datapath VDEV handle
  2934. *
  2935. * Return: void
  2936. */
  2937. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  2938. {
  2939. struct dp_pdev *pdev = vdev->pdev;
  2940. struct dp_soc *soc = pdev->soc;
  2941. struct dp_peer *peer;
  2942. uint16_t *peer_ids;
  2943. uint8_t i = 0, j = 0;
  2944. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  2945. if (!peer_ids) {
  2946. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2947. "DP alloc failure - unable to flush peers");
  2948. return;
  2949. }
  2950. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2951. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2952. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  2953. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  2954. if (j < soc->max_peers)
  2955. peer_ids[j++] = peer->peer_ids[i];
  2956. }
  2957. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2958. for (i = 0; i < j ; i++)
  2959. dp_rx_peer_unmap_handler(soc, peer_ids[i]);
  2960. qdf_mem_free(peer_ids);
  2961. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2962. FL("Flushed peers for vdev object %pK "), vdev);
  2963. }
  2964. /*
  2965. * dp_vdev_detach_wifi3() - Detach txrx vdev
  2966. * @txrx_vdev: Datapath VDEV handle
  2967. * @callback: Callback OL_IF on completion of detach
  2968. * @cb_context: Callback context
  2969. *
  2970. */
  2971. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  2972. ol_txrx_vdev_delete_cb callback, void *cb_context)
  2973. {
  2974. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2975. struct dp_pdev *pdev = vdev->pdev;
  2976. struct dp_soc *soc = pdev->soc;
  2977. /* preconditions */
  2978. qdf_assert(vdev);
  2979. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2980. /* remove the vdev from its parent pdev's list */
  2981. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  2982. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2983. if (wlan_op_mode_sta == vdev->opmode)
  2984. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  2985. /*
  2986. * If Target is hung, flush all peers before detaching vdev
  2987. * this will free all references held due to missing
  2988. * unmap commands from Target
  2989. */
  2990. if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  2991. dp_vdev_flush_peers(vdev);
  2992. /*
  2993. * Use peer_ref_mutex while accessing peer_list, in case
  2994. * a peer is in the process of being removed from the list.
  2995. */
  2996. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2997. /* check that the vdev has no peers allocated */
  2998. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  2999. /* debug print - will be removed later */
  3000. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3001. FL("not deleting vdev object %pK (%pM)"
  3002. "until deletion finishes for all its peers"),
  3003. vdev, vdev->mac_addr.raw);
  3004. /* indicate that the vdev needs to be deleted */
  3005. vdev->delete.pending = 1;
  3006. vdev->delete.callback = callback;
  3007. vdev->delete.context = cb_context;
  3008. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3009. return;
  3010. }
  3011. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3012. dp_tx_vdev_detach(vdev);
  3013. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3014. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3015. qdf_mem_free(vdev);
  3016. if (callback)
  3017. callback(cb_context);
  3018. }
  3019. /*
  3020. * dp_peer_create_wifi3() - attach txrx peer
  3021. * @txrx_vdev: Datapath VDEV handle
  3022. * @peer_mac_addr: Peer MAC address
  3023. *
  3024. * Return: DP peeer handle on success, NULL on failure
  3025. */
  3026. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  3027. uint8_t *peer_mac_addr)
  3028. {
  3029. struct dp_peer *peer;
  3030. int i;
  3031. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3032. struct dp_pdev *pdev;
  3033. struct dp_soc *soc;
  3034. /* preconditions */
  3035. qdf_assert(vdev);
  3036. qdf_assert(peer_mac_addr);
  3037. pdev = vdev->pdev;
  3038. soc = pdev->soc;
  3039. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr,
  3040. 0, vdev->vdev_id);
  3041. if (peer) {
  3042. peer->delete_in_progress = false;
  3043. qdf_spin_lock_bh(&soc->ast_lock);
  3044. TAILQ_INIT(&peer->ast_entry_list);
  3045. qdf_spin_unlock_bh(&soc->ast_lock);
  3046. /*
  3047. * on peer create, peer ref count decrements, sice new peer is not
  3048. * getting created earlier reference is reused, peer_unref_delete will
  3049. * take care of incrementing count
  3050. * */
  3051. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3052. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->osif_pdev,
  3053. vdev->vdev_id, peer->mac_addr.raw);
  3054. }
  3055. DP_STATS_INIT(peer);
  3056. return (void *)peer;
  3057. }
  3058. #ifdef notyet
  3059. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  3060. soc->mempool_ol_ath_peer);
  3061. #else
  3062. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  3063. #endif
  3064. if (!peer)
  3065. return NULL; /* failure */
  3066. qdf_mem_zero(peer, sizeof(struct dp_peer));
  3067. TAILQ_INIT(&peer->ast_entry_list);
  3068. /* store provided params */
  3069. peer->vdev = vdev;
  3070. dp_peer_add_ast(soc, peer, peer_mac_addr, CDP_TXRX_AST_TYPE_STATIC, 0);
  3071. qdf_spinlock_create(&peer->peer_info_lock);
  3072. qdf_mem_copy(
  3073. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3074. /* TODO: See of rx_opt_proc is really required */
  3075. peer->rx_opt_proc = soc->rx_opt_proc;
  3076. /* initialize the peer_id */
  3077. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3078. peer->peer_ids[i] = HTT_INVALID_PEER;
  3079. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3080. qdf_atomic_init(&peer->ref_cnt);
  3081. /* keep one reference for attach */
  3082. qdf_atomic_inc(&peer->ref_cnt);
  3083. /* add this peer into the vdev's list */
  3084. if (wlan_op_mode_sta == vdev->opmode)
  3085. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  3086. else
  3087. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  3088. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3089. /* TODO: See if hash based search is required */
  3090. dp_peer_find_hash_add(soc, peer);
  3091. /* Initialize the peer state */
  3092. peer->state = OL_TXRX_PEER_STATE_DISC;
  3093. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3094. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  3095. vdev, peer, peer->mac_addr.raw,
  3096. qdf_atomic_read(&peer->ref_cnt));
  3097. /*
  3098. * For every peer MAp message search and set if bss_peer
  3099. */
  3100. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  3101. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3102. "vdev bss_peer!!!!");
  3103. peer->bss_peer = 1;
  3104. vdev->vap_bss_peer = peer;
  3105. }
  3106. #ifndef CONFIG_WIN
  3107. dp_local_peer_id_alloc(pdev, peer);
  3108. #endif
  3109. DP_STATS_INIT(peer);
  3110. return (void *)peer;
  3111. }
  3112. /*
  3113. * dp_peer_setup_wifi3() - initialize the peer
  3114. * @vdev_hdl: virtual device object
  3115. * @peer: Peer object
  3116. *
  3117. * Return: void
  3118. */
  3119. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  3120. {
  3121. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  3122. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3123. struct dp_pdev *pdev;
  3124. struct dp_soc *soc;
  3125. bool hash_based = 0;
  3126. enum cdp_host_reo_dest_ring reo_dest;
  3127. /* preconditions */
  3128. qdf_assert(vdev);
  3129. qdf_assert(peer);
  3130. pdev = vdev->pdev;
  3131. soc = pdev->soc;
  3132. peer->last_assoc_rcvd = 0;
  3133. peer->last_disassoc_rcvd = 0;
  3134. peer->last_deauth_rcvd = 0;
  3135. /*
  3136. * hash based steering is disabled for Radios which are offloaded
  3137. * to NSS
  3138. */
  3139. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  3140. hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  3141. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3142. FL("hash based steering for pdev: %d is %d\n"),
  3143. pdev->pdev_id, hash_based);
  3144. /*
  3145. * Below line of code will ensure the proper reo_dest ring is chosen
  3146. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  3147. */
  3148. reo_dest = pdev->reo_dest;
  3149. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  3150. /* TODO: Check the destination ring number to be passed to FW */
  3151. soc->cdp_soc.ol_ops->peer_set_default_routing(
  3152. pdev->osif_pdev, peer->mac_addr.raw,
  3153. peer->vdev->vdev_id, hash_based, reo_dest);
  3154. }
  3155. dp_peer_rx_init(pdev, peer);
  3156. return;
  3157. }
  3158. /*
  3159. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  3160. * @vdev_handle: virtual device object
  3161. * @htt_pkt_type: type of pkt
  3162. *
  3163. * Return: void
  3164. */
  3165. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  3166. enum htt_cmn_pkt_type val)
  3167. {
  3168. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3169. vdev->tx_encap_type = val;
  3170. }
  3171. /*
  3172. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  3173. * @vdev_handle: virtual device object
  3174. * @htt_pkt_type: type of pkt
  3175. *
  3176. * Return: void
  3177. */
  3178. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  3179. enum htt_cmn_pkt_type val)
  3180. {
  3181. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3182. vdev->rx_decap_type = val;
  3183. }
  3184. /*
  3185. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  3186. * @pdev_handle: physical device object
  3187. * @val: reo destination ring index (1 - 4)
  3188. *
  3189. * Return: void
  3190. */
  3191. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  3192. enum cdp_host_reo_dest_ring val)
  3193. {
  3194. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3195. if (pdev)
  3196. pdev->reo_dest = val;
  3197. }
  3198. /*
  3199. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  3200. * @pdev_handle: physical device object
  3201. *
  3202. * Return: reo destination ring index
  3203. */
  3204. static enum cdp_host_reo_dest_ring
  3205. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  3206. {
  3207. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3208. if (pdev)
  3209. return pdev->reo_dest;
  3210. else
  3211. return cdp_host_reo_dest_ring_unknown;
  3212. }
  3213. #ifdef QCA_SUPPORT_SON
  3214. static void dp_son_peer_authorize(struct dp_peer *peer)
  3215. {
  3216. struct dp_soc *soc;
  3217. soc = peer->vdev->pdev->soc;
  3218. peer->peer_bs_inact_flag = 0;
  3219. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3220. return;
  3221. }
  3222. #else
  3223. static void dp_son_peer_authorize(struct dp_peer *peer)
  3224. {
  3225. return;
  3226. }
  3227. #endif
  3228. /*
  3229. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  3230. * @pdev_handle: device object
  3231. * @val: value to be set
  3232. *
  3233. * Return: void
  3234. */
  3235. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3236. uint32_t val)
  3237. {
  3238. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3239. /* Enable/Disable smart mesh filtering. This flag will be checked
  3240. * during rx processing to check if packets are from NAC clients.
  3241. */
  3242. pdev->filter_neighbour_peers = val;
  3243. return 0;
  3244. }
  3245. /*
  3246. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  3247. * address for smart mesh filtering
  3248. * @pdev_handle: device object
  3249. * @cmd: Add/Del command
  3250. * @macaddr: nac client mac address
  3251. *
  3252. * Return: void
  3253. */
  3254. static int dp_update_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3255. uint32_t cmd, uint8_t *macaddr)
  3256. {
  3257. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3258. struct dp_neighbour_peer *peer = NULL;
  3259. if (!macaddr)
  3260. goto fail0;
  3261. /* Store address of NAC (neighbour peer) which will be checked
  3262. * against TA of received packets.
  3263. */
  3264. if (cmd == DP_NAC_PARAM_ADD) {
  3265. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  3266. sizeof(*peer));
  3267. if (!peer) {
  3268. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3269. FL("DP neighbour peer node memory allocation failed"));
  3270. goto fail0;
  3271. }
  3272. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  3273. macaddr, DP_MAC_ADDR_LEN);
  3274. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3275. /* add this neighbour peer into the list */
  3276. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  3277. neighbour_peer_list_elem);
  3278. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3279. return 1;
  3280. } else if (cmd == DP_NAC_PARAM_DEL) {
  3281. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3282. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3283. neighbour_peer_list_elem) {
  3284. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  3285. macaddr, DP_MAC_ADDR_LEN)) {
  3286. /* delete this peer from the list */
  3287. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3288. peer, neighbour_peer_list_elem);
  3289. qdf_mem_free(peer);
  3290. break;
  3291. }
  3292. }
  3293. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3294. return 1;
  3295. }
  3296. fail0:
  3297. return 0;
  3298. }
  3299. /*
  3300. * dp_get_sec_type() - Get the security type
  3301. * @peer: Datapath peer handle
  3302. * @sec_idx: Security id (mcast, ucast)
  3303. *
  3304. * return sec_type: Security type
  3305. */
  3306. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  3307. {
  3308. struct dp_peer *dpeer = (struct dp_peer *)peer;
  3309. return dpeer->security[sec_idx].sec_type;
  3310. }
  3311. /*
  3312. * dp_peer_authorize() - authorize txrx peer
  3313. * @peer_handle: Datapath peer handle
  3314. * @authorize
  3315. *
  3316. */
  3317. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  3318. {
  3319. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3320. struct dp_soc *soc;
  3321. if (peer != NULL) {
  3322. soc = peer->vdev->pdev->soc;
  3323. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3324. dp_son_peer_authorize(peer);
  3325. peer->authorize = authorize ? 1 : 0;
  3326. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3327. }
  3328. }
  3329. #ifdef QCA_SUPPORT_SON
  3330. /*
  3331. * dp_txrx_update_inact_threshold() - Update inact timer threshold
  3332. * @pdev_handle: Device handle
  3333. * @new_threshold : updated threshold value
  3334. *
  3335. */
  3336. static void
  3337. dp_txrx_update_inact_threshold(struct cdp_pdev *pdev_handle,
  3338. u_int16_t new_threshold)
  3339. {
  3340. struct dp_vdev *vdev;
  3341. struct dp_peer *peer;
  3342. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3343. struct dp_soc *soc = pdev->soc;
  3344. u_int16_t old_threshold = soc->pdev_bs_inact_reload;
  3345. if (old_threshold == new_threshold)
  3346. return;
  3347. soc->pdev_bs_inact_reload = new_threshold;
  3348. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3349. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3350. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3351. if (vdev->opmode != wlan_op_mode_ap)
  3352. continue;
  3353. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3354. if (!peer->authorize)
  3355. continue;
  3356. if (old_threshold - peer->peer_bs_inact >=
  3357. new_threshold) {
  3358. dp_mark_peer_inact((void *)peer, true);
  3359. peer->peer_bs_inact = 0;
  3360. } else {
  3361. peer->peer_bs_inact = new_threshold -
  3362. (old_threshold - peer->peer_bs_inact);
  3363. }
  3364. }
  3365. }
  3366. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3367. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3368. }
  3369. /**
  3370. * dp_txrx_reset_inact_count(): Reset inact count
  3371. * @pdev_handle - device handle
  3372. *
  3373. * Return: void
  3374. */
  3375. static void
  3376. dp_txrx_reset_inact_count(struct cdp_pdev *pdev_handle)
  3377. {
  3378. struct dp_vdev *vdev = NULL;
  3379. struct dp_peer *peer = NULL;
  3380. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3381. struct dp_soc *soc = pdev->soc;
  3382. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3383. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3384. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3385. if (vdev->opmode != wlan_op_mode_ap)
  3386. continue;
  3387. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3388. if (!peer->authorize)
  3389. continue;
  3390. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3391. }
  3392. }
  3393. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3394. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3395. }
  3396. /**
  3397. * dp_set_inact_params(): set inactivity params
  3398. * @pdev_handle - device handle
  3399. * @inact_check_interval - inactivity interval
  3400. * @inact_normal - Inactivity normal
  3401. * @inact_overload - Inactivity overload
  3402. *
  3403. * Return: bool
  3404. */
  3405. bool dp_set_inact_params(struct cdp_pdev *pdev_handle,
  3406. u_int16_t inact_check_interval,
  3407. u_int16_t inact_normal, u_int16_t inact_overload)
  3408. {
  3409. struct dp_soc *soc;
  3410. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3411. if (!pdev)
  3412. return false;
  3413. soc = pdev->soc;
  3414. if (!soc)
  3415. return false;
  3416. soc->pdev_bs_inact_interval = inact_check_interval;
  3417. soc->pdev_bs_inact_normal = inact_normal;
  3418. soc->pdev_bs_inact_overload = inact_overload;
  3419. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3420. soc->pdev_bs_inact_normal);
  3421. return true;
  3422. }
  3423. /**
  3424. * dp_start_inact_timer(): Inactivity timer start
  3425. * @pdev_handle - device handle
  3426. * @enable - Inactivity timer start/stop
  3427. *
  3428. * Return: bool
  3429. */
  3430. bool dp_start_inact_timer(struct cdp_pdev *pdev_handle, bool enable)
  3431. {
  3432. struct dp_soc *soc;
  3433. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3434. if (!pdev)
  3435. return false;
  3436. soc = pdev->soc;
  3437. if (!soc)
  3438. return false;
  3439. if (enable) {
  3440. dp_txrx_reset_inact_count((struct cdp_pdev *)pdev);
  3441. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  3442. soc->pdev_bs_inact_interval * 1000);
  3443. } else {
  3444. qdf_timer_stop(&soc->pdev_bs_inact_timer);
  3445. }
  3446. return true;
  3447. }
  3448. /**
  3449. * dp_set_overload(): Set inactivity overload
  3450. * @pdev_handle - device handle
  3451. * @overload - overload status
  3452. *
  3453. * Return: void
  3454. */
  3455. void dp_set_overload(struct cdp_pdev *pdev_handle, bool overload)
  3456. {
  3457. struct dp_soc *soc;
  3458. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3459. if (!pdev)
  3460. return;
  3461. soc = pdev->soc;
  3462. if (!soc)
  3463. return;
  3464. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3465. overload ? soc->pdev_bs_inact_overload :
  3466. soc->pdev_bs_inact_normal);
  3467. }
  3468. /**
  3469. * dp_peer_is_inact(): check whether peer is inactive
  3470. * @peer_handle - datapath peer handle
  3471. *
  3472. * Return: bool
  3473. */
  3474. bool dp_peer_is_inact(void *peer_handle)
  3475. {
  3476. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3477. if (!peer)
  3478. return false;
  3479. return peer->peer_bs_inact_flag == 1;
  3480. }
  3481. /**
  3482. * dp_init_inact_timer: initialize the inact timer
  3483. * @soc - SOC handle
  3484. *
  3485. * Return: void
  3486. */
  3487. void dp_init_inact_timer(struct dp_soc *soc)
  3488. {
  3489. qdf_timer_init(soc->osdev, &soc->pdev_bs_inact_timer,
  3490. dp_txrx_peer_find_inact_timeout_handler,
  3491. (void *)soc, QDF_TIMER_TYPE_WAKE_APPS);
  3492. }
  3493. #else
  3494. bool dp_set_inact_params(struct cdp_pdev *pdev, u_int16_t inact_check_interval,
  3495. u_int16_t inact_normal, u_int16_t inact_overload)
  3496. {
  3497. return false;
  3498. }
  3499. bool dp_start_inact_timer(struct cdp_pdev *pdev, bool enable)
  3500. {
  3501. return false;
  3502. }
  3503. void dp_set_overload(struct cdp_pdev *pdev, bool overload)
  3504. {
  3505. return;
  3506. }
  3507. void dp_init_inact_timer(struct dp_soc *soc)
  3508. {
  3509. return;
  3510. }
  3511. bool dp_peer_is_inact(void *peer)
  3512. {
  3513. return false;
  3514. }
  3515. #endif
  3516. /*
  3517. * dp_peer_unref_delete() - unref and delete peer
  3518. * @peer_handle: Datapath peer handle
  3519. *
  3520. */
  3521. void dp_peer_unref_delete(void *peer_handle)
  3522. {
  3523. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3524. struct dp_peer *bss_peer = NULL;
  3525. struct dp_vdev *vdev = peer->vdev;
  3526. struct dp_pdev *pdev = vdev->pdev;
  3527. struct dp_soc *soc = pdev->soc;
  3528. struct dp_peer *tmppeer;
  3529. int found = 0;
  3530. uint16_t peer_id;
  3531. uint16_t vdev_id;
  3532. /*
  3533. * Hold the lock all the way from checking if the peer ref count
  3534. * is zero until the peer references are removed from the hash
  3535. * table and vdev list (if the peer ref count is zero).
  3536. * This protects against a new HL tx operation starting to use the
  3537. * peer object just after this function concludes it's done being used.
  3538. * Furthermore, the lock needs to be held while checking whether the
  3539. * vdev's list of peers is empty, to make sure that list is not modified
  3540. * concurrently with the empty check.
  3541. */
  3542. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3543. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3544. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  3545. peer, qdf_atomic_read(&peer->ref_cnt));
  3546. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  3547. peer_id = peer->peer_ids[0];
  3548. vdev_id = vdev->vdev_id;
  3549. /*
  3550. * Make sure that the reference to the peer in
  3551. * peer object map is removed
  3552. */
  3553. if (peer_id != HTT_INVALID_PEER)
  3554. soc->peer_id_to_obj_map[peer_id] = NULL;
  3555. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3556. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  3557. /* remove the reference to the peer from the hash table */
  3558. dp_peer_find_hash_remove(soc, peer);
  3559. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  3560. if (tmppeer == peer) {
  3561. found = 1;
  3562. break;
  3563. }
  3564. }
  3565. if (found) {
  3566. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  3567. peer_list_elem);
  3568. } else {
  3569. /*Ignoring the remove operation as peer not found*/
  3570. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3571. "peer %pK not found in vdev (%pK)->peer_list:%pK",
  3572. peer, vdev, &peer->vdev->peer_list);
  3573. }
  3574. /* cleanup the peer data */
  3575. dp_peer_cleanup(vdev, peer);
  3576. /* check whether the parent vdev has no peers left */
  3577. if (TAILQ_EMPTY(&vdev->peer_list)) {
  3578. /*
  3579. * Now that there are no references to the peer, we can
  3580. * release the peer reference lock.
  3581. */
  3582. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3583. /*
  3584. * Check if the parent vdev was waiting for its peers
  3585. * to be deleted, in order for it to be deleted too.
  3586. */
  3587. if (vdev->delete.pending) {
  3588. ol_txrx_vdev_delete_cb vdev_delete_cb =
  3589. vdev->delete.callback;
  3590. void *vdev_delete_context =
  3591. vdev->delete.context;
  3592. QDF_TRACE(QDF_MODULE_ID_DP,
  3593. QDF_TRACE_LEVEL_INFO_HIGH,
  3594. FL("deleting vdev object %pK (%pM)"
  3595. " - its last peer is done"),
  3596. vdev, vdev->mac_addr.raw);
  3597. /* all peers are gone, go ahead and delete it */
  3598. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  3599. FLOW_TYPE_VDEV,
  3600. vdev_id);
  3601. dp_tx_vdev_detach(vdev);
  3602. QDF_TRACE(QDF_MODULE_ID_DP,
  3603. QDF_TRACE_LEVEL_INFO_HIGH,
  3604. FL("deleting vdev object %pK (%pM)"),
  3605. vdev, vdev->mac_addr.raw);
  3606. qdf_mem_free(vdev);
  3607. vdev = NULL;
  3608. if (vdev_delete_cb)
  3609. vdev_delete_cb(vdev_delete_context);
  3610. }
  3611. } else {
  3612. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3613. }
  3614. if (vdev) {
  3615. if (vdev->vap_bss_peer == peer) {
  3616. vdev->vap_bss_peer = NULL;
  3617. }
  3618. }
  3619. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3620. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->osif_pdev,
  3621. vdev_id, peer->mac_addr.raw);
  3622. }
  3623. if (!vdev || !vdev->vap_bss_peer) {
  3624. goto free_peer;
  3625. }
  3626. #ifdef notyet
  3627. qdf_mempool_free(soc->osdev, soc->mempool_ol_ath_peer, peer);
  3628. #else
  3629. bss_peer = vdev->vap_bss_peer;
  3630. DP_UPDATE_STATS(bss_peer, peer);
  3631. free_peer:
  3632. qdf_mem_free(peer);
  3633. #endif
  3634. } else {
  3635. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3636. }
  3637. }
  3638. /*
  3639. * dp_peer_detach_wifi3() – Detach txrx peer
  3640. * @peer_handle: Datapath peer handle
  3641. * @bitmap: bitmap indicating special handling of request.
  3642. *
  3643. */
  3644. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  3645. {
  3646. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3647. /* redirect the peer's rx delivery function to point to a
  3648. * discard func
  3649. */
  3650. peer->rx_opt_proc = dp_rx_discard;
  3651. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3652. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  3653. #ifndef CONFIG_WIN
  3654. dp_local_peer_id_free(peer->vdev->pdev, peer);
  3655. #endif
  3656. qdf_spinlock_destroy(&peer->peer_info_lock);
  3657. /*
  3658. * Remove the reference added during peer_attach.
  3659. * The peer will still be left allocated until the
  3660. * PEER_UNMAP message arrives to remove the other
  3661. * reference, added by the PEER_MAP message.
  3662. */
  3663. dp_peer_unref_delete(peer_handle);
  3664. }
  3665. /*
  3666. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  3667. * @peer_handle: Datapath peer handle
  3668. *
  3669. */
  3670. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  3671. {
  3672. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  3673. return vdev->mac_addr.raw;
  3674. }
  3675. /*
  3676. * dp_vdev_set_wds() - Enable per packet stats
  3677. * @vdev_handle: DP VDEV handle
  3678. * @val: value
  3679. *
  3680. * Return: none
  3681. */
  3682. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  3683. {
  3684. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3685. vdev->wds_enabled = val;
  3686. return 0;
  3687. }
  3688. /*
  3689. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  3690. * @peer_handle: Datapath peer handle
  3691. *
  3692. */
  3693. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  3694. uint8_t vdev_id)
  3695. {
  3696. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  3697. struct dp_vdev *vdev = NULL;
  3698. if (qdf_unlikely(!pdev))
  3699. return NULL;
  3700. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3701. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3702. if (vdev->vdev_id == vdev_id)
  3703. break;
  3704. }
  3705. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3706. return (struct cdp_vdev *)vdev;
  3707. }
  3708. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  3709. {
  3710. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3711. return vdev->opmode;
  3712. }
  3713. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  3714. {
  3715. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  3716. struct dp_pdev *pdev = vdev->pdev;
  3717. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  3718. }
  3719. /**
  3720. * dp_reset_monitor_mode() - Disable monitor mode
  3721. * @pdev_handle: Datapath PDEV handle
  3722. *
  3723. * Return: 0 on success, not 0 on failure
  3724. */
  3725. static int dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  3726. {
  3727. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3728. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3729. struct dp_soc *soc = pdev->soc;
  3730. uint8_t pdev_id;
  3731. int mac_id;
  3732. pdev_id = pdev->pdev_id;
  3733. soc = pdev->soc;
  3734. qdf_spin_lock_bh(&pdev->mon_lock);
  3735. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3736. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3737. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  3738. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3739. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3740. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3741. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3742. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3743. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  3744. }
  3745. pdev->monitor_vdev = NULL;
  3746. qdf_spin_unlock_bh(&pdev->mon_lock);
  3747. return 0;
  3748. }
  3749. /**
  3750. * dp_set_nac() - set peer_nac
  3751. * @peer_handle: Datapath PEER handle
  3752. *
  3753. * Return: void
  3754. */
  3755. static void dp_set_nac(struct cdp_peer *peer_handle)
  3756. {
  3757. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3758. peer->nac = 1;
  3759. }
  3760. /**
  3761. * dp_get_tx_pending() - read pending tx
  3762. * @pdev_handle: Datapath PDEV handle
  3763. *
  3764. * Return: outstanding tx
  3765. */
  3766. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  3767. {
  3768. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3769. return qdf_atomic_read(&pdev->num_tx_outstanding);
  3770. }
  3771. /**
  3772. * dp_get_peer_mac_from_peer_id() - get peer mac
  3773. * @pdev_handle: Datapath PDEV handle
  3774. * @peer_id: Peer ID
  3775. * @peer_mac: MAC addr of PEER
  3776. *
  3777. * Return: void
  3778. */
  3779. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  3780. uint32_t peer_id, uint8_t *peer_mac)
  3781. {
  3782. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3783. struct dp_peer *peer;
  3784. if (pdev && peer_mac) {
  3785. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  3786. if (peer && peer->mac_addr.raw) {
  3787. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  3788. DP_MAC_ADDR_LEN);
  3789. }
  3790. }
  3791. }
  3792. /**
  3793. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  3794. * @vdev_handle: Datapath VDEV handle
  3795. * @smart_monitor: Flag to denote if its smart monitor mode
  3796. *
  3797. * Return: 0 on success, not 0 on failure
  3798. */
  3799. static int dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  3800. uint8_t smart_monitor)
  3801. {
  3802. /* Many monitor VAPs can exists in a system but only one can be up at
  3803. * anytime
  3804. */
  3805. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3806. struct dp_pdev *pdev;
  3807. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3808. struct dp_soc *soc;
  3809. uint8_t pdev_id;
  3810. int mac_id;
  3811. qdf_assert(vdev);
  3812. pdev = vdev->pdev;
  3813. pdev_id = pdev->pdev_id;
  3814. soc = pdev->soc;
  3815. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  3816. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  3817. pdev, pdev_id, soc, vdev);
  3818. /*Check if current pdev's monitor_vdev exists */
  3819. if (pdev->monitor_vdev) {
  3820. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3821. "vdev=%pK\n", vdev);
  3822. qdf_assert(vdev);
  3823. }
  3824. pdev->monitor_vdev = vdev;
  3825. /* If smart monitor mode, do not configure monitor ring */
  3826. if (smart_monitor)
  3827. return QDF_STATUS_SUCCESS;
  3828. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  3829. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]\n",
  3830. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  3831. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  3832. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  3833. pdev->mo_data_filter);
  3834. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3835. htt_tlv_filter.mpdu_start = 1;
  3836. htt_tlv_filter.msdu_start = 1;
  3837. htt_tlv_filter.packet = 1;
  3838. htt_tlv_filter.msdu_end = 1;
  3839. htt_tlv_filter.mpdu_end = 1;
  3840. htt_tlv_filter.packet_header = 1;
  3841. htt_tlv_filter.attention = 1;
  3842. htt_tlv_filter.ppdu_start = 0;
  3843. htt_tlv_filter.ppdu_end = 0;
  3844. htt_tlv_filter.ppdu_end_user_stats = 0;
  3845. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  3846. htt_tlv_filter.ppdu_end_status_done = 0;
  3847. htt_tlv_filter.header_per_msdu = 1;
  3848. htt_tlv_filter.enable_fp =
  3849. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  3850. htt_tlv_filter.enable_md = 0;
  3851. htt_tlv_filter.enable_mo =
  3852. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  3853. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  3854. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  3855. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  3856. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  3857. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  3858. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  3859. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3860. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  3861. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3862. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3863. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3864. }
  3865. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3866. htt_tlv_filter.mpdu_start = 1;
  3867. htt_tlv_filter.msdu_start = 0;
  3868. htt_tlv_filter.packet = 0;
  3869. htt_tlv_filter.msdu_end = 0;
  3870. htt_tlv_filter.mpdu_end = 0;
  3871. htt_tlv_filter.attention = 0;
  3872. htt_tlv_filter.ppdu_start = 1;
  3873. htt_tlv_filter.ppdu_end = 1;
  3874. htt_tlv_filter.ppdu_end_user_stats = 1;
  3875. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  3876. htt_tlv_filter.ppdu_end_status_done = 1;
  3877. htt_tlv_filter.enable_fp = 1;
  3878. htt_tlv_filter.enable_md = 0;
  3879. htt_tlv_filter.enable_mo = 1;
  3880. if (pdev->mcopy_mode) {
  3881. htt_tlv_filter.packet_header = 1;
  3882. }
  3883. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  3884. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  3885. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  3886. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  3887. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  3888. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  3889. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3890. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  3891. pdev->pdev_id);
  3892. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3893. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3894. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  3895. }
  3896. return QDF_STATUS_SUCCESS;
  3897. }
  3898. /**
  3899. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  3900. * @pdev_handle: Datapath PDEV handle
  3901. * @filter_val: Flag to select Filter for monitor mode
  3902. * Return: 0 on success, not 0 on failure
  3903. */
  3904. static int dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  3905. struct cdp_monitor_filter *filter_val)
  3906. {
  3907. /* Many monitor VAPs can exists in a system but only one can be up at
  3908. * anytime
  3909. */
  3910. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3911. struct dp_vdev *vdev = pdev->monitor_vdev;
  3912. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3913. struct dp_soc *soc;
  3914. uint8_t pdev_id;
  3915. int mac_id;
  3916. pdev_id = pdev->pdev_id;
  3917. soc = pdev->soc;
  3918. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  3919. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  3920. pdev, pdev_id, soc, vdev);
  3921. /*Check if current pdev's monitor_vdev exists */
  3922. if (!pdev->monitor_vdev) {
  3923. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3924. "vdev=%pK\n", vdev);
  3925. qdf_assert(vdev);
  3926. }
  3927. /* update filter mode, type in pdev structure */
  3928. pdev->mon_filter_mode = filter_val->mode;
  3929. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  3930. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  3931. pdev->fp_data_filter = filter_val->fp_data;
  3932. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  3933. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  3934. pdev->mo_data_filter = filter_val->mo_data;
  3935. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  3936. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]\n",
  3937. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  3938. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  3939. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  3940. pdev->mo_data_filter);
  3941. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3942. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3943. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  3944. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3945. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3946. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3947. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3948. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3949. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  3950. }
  3951. htt_tlv_filter.mpdu_start = 1;
  3952. htt_tlv_filter.msdu_start = 1;
  3953. htt_tlv_filter.packet = 1;
  3954. htt_tlv_filter.msdu_end = 1;
  3955. htt_tlv_filter.mpdu_end = 1;
  3956. htt_tlv_filter.packet_header = 1;
  3957. htt_tlv_filter.attention = 1;
  3958. htt_tlv_filter.ppdu_start = 0;
  3959. htt_tlv_filter.ppdu_end = 0;
  3960. htt_tlv_filter.ppdu_end_user_stats = 0;
  3961. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  3962. htt_tlv_filter.ppdu_end_status_done = 0;
  3963. htt_tlv_filter.header_per_msdu = 1;
  3964. htt_tlv_filter.enable_fp =
  3965. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  3966. htt_tlv_filter.enable_md = 0;
  3967. htt_tlv_filter.enable_mo =
  3968. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  3969. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  3970. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  3971. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  3972. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  3973. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  3974. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  3975. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3976. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  3977. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3978. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3979. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3980. }
  3981. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3982. htt_tlv_filter.mpdu_start = 1;
  3983. htt_tlv_filter.msdu_start = 0;
  3984. htt_tlv_filter.packet = 0;
  3985. htt_tlv_filter.msdu_end = 0;
  3986. htt_tlv_filter.mpdu_end = 0;
  3987. htt_tlv_filter.attention = 0;
  3988. htt_tlv_filter.ppdu_start = 1;
  3989. htt_tlv_filter.ppdu_end = 1;
  3990. htt_tlv_filter.ppdu_end_user_stats = 1;
  3991. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  3992. htt_tlv_filter.ppdu_end_status_done = 1;
  3993. htt_tlv_filter.enable_fp = 1;
  3994. htt_tlv_filter.enable_md = 0;
  3995. htt_tlv_filter.enable_mo = 1;
  3996. if (pdev->mcopy_mode) {
  3997. htt_tlv_filter.packet_header = 1;
  3998. }
  3999. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4000. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4001. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4002. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4003. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4004. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4005. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4006. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4007. pdev->pdev_id);
  4008. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4009. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4010. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4011. }
  4012. return QDF_STATUS_SUCCESS;
  4013. }
  4014. /**
  4015. * dp_get_pdev_id_frm_pdev() - get pdev_id
  4016. * @pdev_handle: Datapath PDEV handle
  4017. *
  4018. * Return: pdev_id
  4019. */
  4020. static
  4021. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  4022. {
  4023. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4024. return pdev->pdev_id;
  4025. }
  4026. /**
  4027. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  4028. * @vdev_handle: Datapath VDEV handle
  4029. * Return: true on ucast filter flag set
  4030. */
  4031. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  4032. {
  4033. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4034. struct dp_pdev *pdev;
  4035. pdev = vdev->pdev;
  4036. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  4037. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  4038. return true;
  4039. return false;
  4040. }
  4041. /**
  4042. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  4043. * @vdev_handle: Datapath VDEV handle
  4044. * Return: true on mcast filter flag set
  4045. */
  4046. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  4047. {
  4048. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4049. struct dp_pdev *pdev;
  4050. pdev = vdev->pdev;
  4051. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  4052. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  4053. return true;
  4054. return false;
  4055. }
  4056. /**
  4057. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  4058. * @vdev_handle: Datapath VDEV handle
  4059. * Return: true on non data filter flag set
  4060. */
  4061. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  4062. {
  4063. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4064. struct dp_pdev *pdev;
  4065. pdev = vdev->pdev;
  4066. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  4067. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  4068. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  4069. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  4070. return true;
  4071. }
  4072. }
  4073. return false;
  4074. }
  4075. #ifdef MESH_MODE_SUPPORT
  4076. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  4077. {
  4078. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4079. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4080. FL("val %d"), val);
  4081. vdev->mesh_vdev = val;
  4082. }
  4083. /*
  4084. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  4085. * @vdev_hdl: virtual device object
  4086. * @val: value to be set
  4087. *
  4088. * Return: void
  4089. */
  4090. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  4091. {
  4092. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4093. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4094. FL("val %d"), val);
  4095. vdev->mesh_rx_filter = val;
  4096. }
  4097. #endif
  4098. /*
  4099. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  4100. * Current scope is bar recieved count
  4101. *
  4102. * @pdev_handle: DP_PDEV handle
  4103. *
  4104. * Return: void
  4105. */
  4106. #define STATS_PROC_TIMEOUT (HZ/1000)
  4107. static void
  4108. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  4109. {
  4110. struct dp_vdev *vdev;
  4111. struct dp_peer *peer;
  4112. uint32_t waitcnt;
  4113. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4114. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4115. if (!peer) {
  4116. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4117. FL("DP Invalid Peer refernce"));
  4118. return;
  4119. }
  4120. if (peer->delete_in_progress) {
  4121. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4122. FL("DP Peer deletion in progress"));
  4123. continue;
  4124. }
  4125. qdf_atomic_inc(&peer->ref_cnt);
  4126. waitcnt = 0;
  4127. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  4128. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  4129. && waitcnt < 10) {
  4130. schedule_timeout_interruptible(
  4131. STATS_PROC_TIMEOUT);
  4132. waitcnt++;
  4133. }
  4134. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  4135. dp_peer_unref_delete(peer);
  4136. }
  4137. }
  4138. }
  4139. /**
  4140. * dp_rx_bar_stats_cb(): BAR received stats callback
  4141. * @soc: SOC handle
  4142. * @cb_ctxt: Call back context
  4143. * @reo_status: Reo status
  4144. *
  4145. * return: void
  4146. */
  4147. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  4148. union hal_reo_status *reo_status)
  4149. {
  4150. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  4151. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  4152. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  4153. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  4154. queue_status->header.status);
  4155. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4156. return;
  4157. }
  4158. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  4159. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4160. }
  4161. /**
  4162. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  4163. * @vdev: DP VDEV handle
  4164. *
  4165. * return: void
  4166. */
  4167. void dp_aggregate_vdev_stats(struct dp_vdev *vdev)
  4168. {
  4169. struct dp_peer *peer = NULL;
  4170. struct dp_soc *soc = vdev->pdev->soc;
  4171. qdf_mem_set(&(vdev->stats.tx), sizeof(vdev->stats.tx), 0x0);
  4172. qdf_mem_set(&(vdev->stats.rx), sizeof(vdev->stats.rx), 0x0);
  4173. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  4174. DP_UPDATE_STATS(vdev, peer);
  4175. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4176. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->osif_pdev,
  4177. &vdev->stats, (uint16_t) vdev->vdev_id,
  4178. UPDATE_VDEV_STATS);
  4179. }
  4180. /**
  4181. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  4182. * @pdev: DP PDEV handle
  4183. *
  4184. * return: void
  4185. */
  4186. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  4187. {
  4188. struct dp_vdev *vdev = NULL;
  4189. struct dp_soc *soc = pdev->soc;
  4190. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  4191. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  4192. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  4193. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4194. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4195. dp_aggregate_vdev_stats(vdev);
  4196. DP_UPDATE_STATS(pdev, vdev);
  4197. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  4198. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  4199. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  4200. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  4201. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  4202. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  4203. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  4204. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  4205. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host);
  4206. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  4207. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host);
  4208. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  4209. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  4210. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  4211. DP_STATS_AGGR(pdev, vdev,
  4212. tx_i.mcast_en.dropped_map_error);
  4213. DP_STATS_AGGR(pdev, vdev,
  4214. tx_i.mcast_en.dropped_self_mac);
  4215. DP_STATS_AGGR(pdev, vdev,
  4216. tx_i.mcast_en.dropped_send_fail);
  4217. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  4218. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  4219. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  4220. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  4221. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na);
  4222. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  4223. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  4224. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  4225. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.exception_fw);
  4226. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.completion_fw);
  4227. pdev->stats.tx_i.dropped.dropped_pkt.num =
  4228. pdev->stats.tx_i.dropped.dma_error +
  4229. pdev->stats.tx_i.dropped.ring_full +
  4230. pdev->stats.tx_i.dropped.enqueue_fail +
  4231. pdev->stats.tx_i.dropped.desc_na +
  4232. pdev->stats.tx_i.dropped.res_full;
  4233. pdev->stats.tx.last_ack_rssi =
  4234. vdev->stats.tx.last_ack_rssi;
  4235. pdev->stats.tx_i.tso.num_seg =
  4236. vdev->stats.tx_i.tso.num_seg;
  4237. }
  4238. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4239. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4240. soc->cdp_soc.ol_ops->update_dp_stats(pdev->osif_pdev,
  4241. &pdev->stats, pdev->pdev_id, UPDATE_PDEV_STATS);
  4242. }
  4243. /**
  4244. * dp_vdev_getstats() - get vdev packet level stats
  4245. * @vdev_handle: Datapath VDEV handle
  4246. * @stats: cdp network device stats structure
  4247. *
  4248. * Return: void
  4249. */
  4250. static void dp_vdev_getstats(void *vdev_handle,
  4251. struct cdp_dev_stats *stats)
  4252. {
  4253. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4254. dp_aggregate_vdev_stats(vdev);
  4255. }
  4256. /**
  4257. * dp_pdev_getstats() - get pdev packet level stats
  4258. * @pdev_handle: Datapath PDEV handle
  4259. * @stats: cdp network device stats structure
  4260. *
  4261. * Return: void
  4262. */
  4263. static void dp_pdev_getstats(void *pdev_handle,
  4264. struct cdp_dev_stats *stats)
  4265. {
  4266. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4267. dp_aggregate_pdev_stats(pdev);
  4268. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  4269. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  4270. stats->tx_errors = pdev->stats.tx.tx_failed +
  4271. pdev->stats.tx_i.dropped.dropped_pkt.num;
  4272. stats->tx_dropped = stats->tx_errors;
  4273. stats->rx_packets = pdev->stats.rx.unicast.num +
  4274. pdev->stats.rx.multicast.num +
  4275. pdev->stats.rx.bcast.num;
  4276. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  4277. pdev->stats.rx.multicast.bytes +
  4278. pdev->stats.rx.bcast.bytes;
  4279. }
  4280. /**
  4281. * dp_get_device_stats() - get interface level packet stats
  4282. * @handle: device handle
  4283. * @stats: cdp network device stats structure
  4284. * @type: device type pdev/vdev
  4285. *
  4286. * Return: void
  4287. */
  4288. static void dp_get_device_stats(void *handle,
  4289. struct cdp_dev_stats *stats, uint8_t type)
  4290. {
  4291. switch (type) {
  4292. case UPDATE_VDEV_STATS:
  4293. dp_vdev_getstats(handle, stats);
  4294. break;
  4295. case UPDATE_PDEV_STATS:
  4296. dp_pdev_getstats(handle, stats);
  4297. break;
  4298. default:
  4299. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4300. "apstats cannot be updated for this input "
  4301. "type %d\n", type);
  4302. break;
  4303. }
  4304. }
  4305. /**
  4306. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  4307. * @pdev: DP_PDEV Handle
  4308. *
  4309. * Return:void
  4310. */
  4311. static inline void
  4312. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  4313. {
  4314. uint8_t index = 0;
  4315. DP_PRINT_STATS("PDEV Tx Stats:\n");
  4316. DP_PRINT_STATS("Received From Stack:");
  4317. DP_PRINT_STATS(" Packets = %d",
  4318. pdev->stats.tx_i.rcvd.num);
  4319. DP_PRINT_STATS(" Bytes = %llu",
  4320. pdev->stats.tx_i.rcvd.bytes);
  4321. DP_PRINT_STATS("Processed:");
  4322. DP_PRINT_STATS(" Packets = %d",
  4323. pdev->stats.tx_i.processed.num);
  4324. DP_PRINT_STATS(" Bytes = %llu",
  4325. pdev->stats.tx_i.processed.bytes);
  4326. DP_PRINT_STATS("Total Completions:");
  4327. DP_PRINT_STATS(" Packets = %u",
  4328. pdev->stats.tx.comp_pkt.num);
  4329. DP_PRINT_STATS(" Bytes = %llu",
  4330. pdev->stats.tx.comp_pkt.bytes);
  4331. DP_PRINT_STATS("Successful Completions:");
  4332. DP_PRINT_STATS(" Packets = %u",
  4333. pdev->stats.tx.tx_success.num);
  4334. DP_PRINT_STATS(" Bytes = %llu",
  4335. pdev->stats.tx.tx_success.bytes);
  4336. DP_PRINT_STATS("Dropped:");
  4337. DP_PRINT_STATS(" Total = %d",
  4338. pdev->stats.tx_i.dropped.dropped_pkt.num);
  4339. DP_PRINT_STATS(" Dma_map_error = %d",
  4340. pdev->stats.tx_i.dropped.dma_error);
  4341. DP_PRINT_STATS(" Ring Full = %d",
  4342. pdev->stats.tx_i.dropped.ring_full);
  4343. DP_PRINT_STATS(" Descriptor Not available = %d",
  4344. pdev->stats.tx_i.dropped.desc_na);
  4345. DP_PRINT_STATS(" HW enqueue failed= %d",
  4346. pdev->stats.tx_i.dropped.enqueue_fail);
  4347. DP_PRINT_STATS(" Resources Full = %d",
  4348. pdev->stats.tx_i.dropped.res_full);
  4349. DP_PRINT_STATS(" FW removed = %d",
  4350. pdev->stats.tx.dropped.fw_rem);
  4351. DP_PRINT_STATS(" FW removed transmitted = %d",
  4352. pdev->stats.tx.dropped.fw_rem_tx);
  4353. DP_PRINT_STATS(" FW removed untransmitted = %d",
  4354. pdev->stats.tx.dropped.fw_rem_notx);
  4355. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  4356. pdev->stats.tx.dropped.fw_reason1);
  4357. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  4358. pdev->stats.tx.dropped.fw_reason2);
  4359. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  4360. pdev->stats.tx.dropped.fw_reason3);
  4361. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  4362. pdev->stats.tx.dropped.age_out);
  4363. DP_PRINT_STATS("Scatter Gather:");
  4364. DP_PRINT_STATS(" Packets = %d",
  4365. pdev->stats.tx_i.sg.sg_pkt.num);
  4366. DP_PRINT_STATS(" Bytes = %llu",
  4367. pdev->stats.tx_i.sg.sg_pkt.bytes);
  4368. DP_PRINT_STATS(" Dropped By Host = %d",
  4369. pdev->stats.tx_i.sg.dropped_host);
  4370. DP_PRINT_STATS(" Dropped By Target = %d",
  4371. pdev->stats.tx_i.sg.dropped_target);
  4372. DP_PRINT_STATS("TSO:");
  4373. DP_PRINT_STATS(" Number of Segments = %d",
  4374. pdev->stats.tx_i.tso.num_seg);
  4375. DP_PRINT_STATS(" Packets = %d",
  4376. pdev->stats.tx_i.tso.tso_pkt.num);
  4377. DP_PRINT_STATS(" Bytes = %llu",
  4378. pdev->stats.tx_i.tso.tso_pkt.bytes);
  4379. DP_PRINT_STATS(" Dropped By Host = %d",
  4380. pdev->stats.tx_i.tso.dropped_host);
  4381. DP_PRINT_STATS("Mcast Enhancement:");
  4382. DP_PRINT_STATS(" Packets = %d",
  4383. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  4384. DP_PRINT_STATS(" Bytes = %llu",
  4385. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  4386. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  4387. pdev->stats.tx_i.mcast_en.dropped_map_error);
  4388. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  4389. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  4390. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  4391. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  4392. DP_PRINT_STATS(" Unicast sent = %d",
  4393. pdev->stats.tx_i.mcast_en.ucast);
  4394. DP_PRINT_STATS("Raw:");
  4395. DP_PRINT_STATS(" Packets = %d",
  4396. pdev->stats.tx_i.raw.raw_pkt.num);
  4397. DP_PRINT_STATS(" Bytes = %llu",
  4398. pdev->stats.tx_i.raw.raw_pkt.bytes);
  4399. DP_PRINT_STATS(" DMA map error = %d",
  4400. pdev->stats.tx_i.raw.dma_map_error);
  4401. DP_PRINT_STATS("Reinjected:");
  4402. DP_PRINT_STATS(" Packets = %d",
  4403. pdev->stats.tx_i.reinject_pkts.num);
  4404. DP_PRINT_STATS("Bytes = %llu\n",
  4405. pdev->stats.tx_i.reinject_pkts.bytes);
  4406. DP_PRINT_STATS("Inspected:");
  4407. DP_PRINT_STATS(" Packets = %d",
  4408. pdev->stats.tx_i.inspect_pkts.num);
  4409. DP_PRINT_STATS(" Bytes = %llu",
  4410. pdev->stats.tx_i.inspect_pkts.bytes);
  4411. DP_PRINT_STATS("Nawds Multicast:");
  4412. DP_PRINT_STATS(" Packets = %d",
  4413. pdev->stats.tx_i.nawds_mcast.num);
  4414. DP_PRINT_STATS(" Bytes = %llu",
  4415. pdev->stats.tx_i.nawds_mcast.bytes);
  4416. DP_PRINT_STATS("CCE Classified:");
  4417. DP_PRINT_STATS(" CCE Classified Packets: %u",
  4418. pdev->stats.tx_i.cce_classified);
  4419. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  4420. pdev->stats.tx_i.cce_classified_raw);
  4421. DP_PRINT_STATS("Mesh stats:");
  4422. DP_PRINT_STATS(" frames to firmware: %u",
  4423. pdev->stats.tx_i.mesh.exception_fw);
  4424. DP_PRINT_STATS(" completions from fw: %u",
  4425. pdev->stats.tx_i.mesh.completion_fw);
  4426. DP_PRINT_STATS("PPDU stats counter");
  4427. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  4428. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  4429. pdev->stats.ppdu_stats_counter[index]);
  4430. }
  4431. }
  4432. /**
  4433. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  4434. * @pdev: DP_PDEV Handle
  4435. *
  4436. * Return: void
  4437. */
  4438. static inline void
  4439. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  4440. {
  4441. DP_PRINT_STATS("PDEV Rx Stats:\n");
  4442. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  4443. DP_PRINT_STATS(" Packets = %d %d %d %d",
  4444. pdev->stats.rx.rcvd_reo[0].num,
  4445. pdev->stats.rx.rcvd_reo[1].num,
  4446. pdev->stats.rx.rcvd_reo[2].num,
  4447. pdev->stats.rx.rcvd_reo[3].num);
  4448. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  4449. pdev->stats.rx.rcvd_reo[0].bytes,
  4450. pdev->stats.rx.rcvd_reo[1].bytes,
  4451. pdev->stats.rx.rcvd_reo[2].bytes,
  4452. pdev->stats.rx.rcvd_reo[3].bytes);
  4453. DP_PRINT_STATS("Replenished:");
  4454. DP_PRINT_STATS(" Packets = %d",
  4455. pdev->stats.replenish.pkts.num);
  4456. DP_PRINT_STATS(" Bytes = %llu",
  4457. pdev->stats.replenish.pkts.bytes);
  4458. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  4459. pdev->stats.buf_freelist);
  4460. DP_PRINT_STATS(" Low threshold intr = %d",
  4461. pdev->stats.replenish.low_thresh_intrs);
  4462. DP_PRINT_STATS("Dropped:");
  4463. DP_PRINT_STATS(" msdu_not_done = %d",
  4464. pdev->stats.dropped.msdu_not_done);
  4465. DP_PRINT_STATS(" mon_rx_drop = %d",
  4466. pdev->stats.dropped.mon_rx_drop);
  4467. DP_PRINT_STATS("Sent To Stack:");
  4468. DP_PRINT_STATS(" Packets = %d",
  4469. pdev->stats.rx.to_stack.num);
  4470. DP_PRINT_STATS(" Bytes = %llu",
  4471. pdev->stats.rx.to_stack.bytes);
  4472. DP_PRINT_STATS("Multicast/Broadcast:");
  4473. DP_PRINT_STATS(" Packets = %d",
  4474. (pdev->stats.rx.multicast.num +
  4475. pdev->stats.rx.bcast.num));
  4476. DP_PRINT_STATS(" Bytes = %llu",
  4477. (pdev->stats.rx.multicast.bytes +
  4478. pdev->stats.rx.bcast.bytes));
  4479. DP_PRINT_STATS("Errors:");
  4480. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  4481. pdev->stats.replenish.rxdma_err);
  4482. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  4483. pdev->stats.err.desc_alloc_fail);
  4484. /* Get bar_recv_cnt */
  4485. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  4486. DP_PRINT_STATS("BAR Received Count: = %d",
  4487. pdev->stats.rx.bar_recv_cnt);
  4488. }
  4489. /**
  4490. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  4491. * @pdev: DP_PDEV Handle
  4492. *
  4493. * Return: void
  4494. */
  4495. static inline void
  4496. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  4497. {
  4498. struct cdp_pdev_mon_stats *rx_mon_stats;
  4499. rx_mon_stats = &pdev->rx_mon_stats;
  4500. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  4501. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  4502. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  4503. rx_mon_stats->status_ppdu_done);
  4504. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  4505. rx_mon_stats->dest_ppdu_done);
  4506. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  4507. rx_mon_stats->dest_mpdu_done);
  4508. }
  4509. /**
  4510. * dp_print_soc_tx_stats(): Print SOC level stats
  4511. * @soc DP_SOC Handle
  4512. *
  4513. * Return: void
  4514. */
  4515. static inline void
  4516. dp_print_soc_tx_stats(struct dp_soc *soc)
  4517. {
  4518. DP_PRINT_STATS("SOC Tx Stats:\n");
  4519. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  4520. soc->stats.tx.desc_in_use);
  4521. DP_PRINT_STATS("Invalid peer:");
  4522. DP_PRINT_STATS(" Packets = %d",
  4523. soc->stats.tx.tx_invalid_peer.num);
  4524. DP_PRINT_STATS(" Bytes = %llu",
  4525. soc->stats.tx.tx_invalid_peer.bytes);
  4526. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  4527. soc->stats.tx.tcl_ring_full[0],
  4528. soc->stats.tx.tcl_ring_full[1],
  4529. soc->stats.tx.tcl_ring_full[2]);
  4530. }
  4531. /**
  4532. * dp_print_soc_rx_stats: Print SOC level Rx stats
  4533. * @soc: DP_SOC Handle
  4534. *
  4535. * Return:void
  4536. */
  4537. static inline void
  4538. dp_print_soc_rx_stats(struct dp_soc *soc)
  4539. {
  4540. uint32_t i;
  4541. char reo_error[DP_REO_ERR_LENGTH];
  4542. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  4543. uint8_t index = 0;
  4544. DP_PRINT_STATS("SOC Rx Stats:\n");
  4545. DP_PRINT_STATS("Errors:\n");
  4546. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  4547. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  4548. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  4549. DP_PRINT_STATS("Invalid RBM = %d",
  4550. soc->stats.rx.err.invalid_rbm);
  4551. DP_PRINT_STATS("Invalid Vdev = %d",
  4552. soc->stats.rx.err.invalid_vdev);
  4553. DP_PRINT_STATS("Invalid Pdev = %d",
  4554. soc->stats.rx.err.invalid_pdev);
  4555. DP_PRINT_STATS("Invalid Peer = %d",
  4556. soc->stats.rx.err.rx_invalid_peer.num);
  4557. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  4558. soc->stats.rx.err.hal_ring_access_fail);
  4559. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  4560. index += qdf_snprint(&rxdma_error[index],
  4561. DP_RXDMA_ERR_LENGTH - index,
  4562. " %d", soc->stats.rx.err.rxdma_error[i]);
  4563. }
  4564. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  4565. rxdma_error);
  4566. index = 0;
  4567. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  4568. index += qdf_snprint(&reo_error[index],
  4569. DP_REO_ERR_LENGTH - index,
  4570. " %d", soc->stats.rx.err.reo_error[i]);
  4571. }
  4572. DP_PRINT_STATS("REO Error(0-14):%s",
  4573. reo_error);
  4574. }
  4575. /**
  4576. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  4577. * @soc: DP_SOC handle
  4578. * @srng: DP_SRNG handle
  4579. * @ring_name: SRNG name
  4580. *
  4581. * Return: void
  4582. */
  4583. static inline void
  4584. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  4585. char *ring_name)
  4586. {
  4587. uint32_t tailp;
  4588. uint32_t headp;
  4589. if (srng->hal_srng != NULL) {
  4590. hal_api_get_tphp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  4591. DP_PRINT_STATS("%s : Head pointer = %d Tail Pointer = %d\n",
  4592. ring_name, headp, tailp);
  4593. }
  4594. }
  4595. /**
  4596. * dp_print_ring_stats(): Print tail and head pointer
  4597. * @pdev: DP_PDEV handle
  4598. *
  4599. * Return:void
  4600. */
  4601. static inline void
  4602. dp_print_ring_stats(struct dp_pdev *pdev)
  4603. {
  4604. uint32_t i;
  4605. char ring_name[STR_MAXLEN + 1];
  4606. int mac_id;
  4607. dp_print_ring_stat_from_hal(pdev->soc,
  4608. &pdev->soc->reo_exception_ring,
  4609. "Reo Exception Ring");
  4610. dp_print_ring_stat_from_hal(pdev->soc,
  4611. &pdev->soc->reo_reinject_ring,
  4612. "Reo Inject Ring");
  4613. dp_print_ring_stat_from_hal(pdev->soc,
  4614. &pdev->soc->reo_cmd_ring,
  4615. "Reo Command Ring");
  4616. dp_print_ring_stat_from_hal(pdev->soc,
  4617. &pdev->soc->reo_status_ring,
  4618. "Reo Status Ring");
  4619. dp_print_ring_stat_from_hal(pdev->soc,
  4620. &pdev->soc->rx_rel_ring,
  4621. "Rx Release ring");
  4622. dp_print_ring_stat_from_hal(pdev->soc,
  4623. &pdev->soc->tcl_cmd_ring,
  4624. "Tcl command Ring");
  4625. dp_print_ring_stat_from_hal(pdev->soc,
  4626. &pdev->soc->tcl_status_ring,
  4627. "Tcl Status Ring");
  4628. dp_print_ring_stat_from_hal(pdev->soc,
  4629. &pdev->soc->wbm_desc_rel_ring,
  4630. "Wbm Desc Rel Ring");
  4631. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  4632. snprintf(ring_name, STR_MAXLEN, "Reo Dest Ring %d", i);
  4633. dp_print_ring_stat_from_hal(pdev->soc,
  4634. &pdev->soc->reo_dest_ring[i],
  4635. ring_name);
  4636. }
  4637. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++) {
  4638. snprintf(ring_name, STR_MAXLEN, "Tcl Data Ring %d", i);
  4639. dp_print_ring_stat_from_hal(pdev->soc,
  4640. &pdev->soc->tcl_data_ring[i],
  4641. ring_name);
  4642. }
  4643. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  4644. snprintf(ring_name, STR_MAXLEN, "Tx Comp Ring %d", i);
  4645. dp_print_ring_stat_from_hal(pdev->soc,
  4646. &pdev->soc->tx_comp_ring[i],
  4647. ring_name);
  4648. }
  4649. dp_print_ring_stat_from_hal(pdev->soc,
  4650. &pdev->rx_refill_buf_ring,
  4651. "Rx Refill Buf Ring");
  4652. dp_print_ring_stat_from_hal(pdev->soc,
  4653. &pdev->rx_refill_buf_ring2,
  4654. "Second Rx Refill Buf Ring");
  4655. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4656. dp_print_ring_stat_from_hal(pdev->soc,
  4657. &pdev->rxdma_mon_buf_ring[mac_id],
  4658. "Rxdma Mon Buf Ring");
  4659. dp_print_ring_stat_from_hal(pdev->soc,
  4660. &pdev->rxdma_mon_dst_ring[mac_id],
  4661. "Rxdma Mon Dst Ring");
  4662. dp_print_ring_stat_from_hal(pdev->soc,
  4663. &pdev->rxdma_mon_status_ring[mac_id],
  4664. "Rxdma Mon Status Ring");
  4665. dp_print_ring_stat_from_hal(pdev->soc,
  4666. &pdev->rxdma_mon_desc_ring[mac_id],
  4667. "Rxdma mon desc Ring");
  4668. }
  4669. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  4670. snprintf(ring_name, STR_MAXLEN, "Rxdma err dst ring %d", i);
  4671. dp_print_ring_stat_from_hal(pdev->soc,
  4672. &pdev->rxdma_err_dst_ring[i],
  4673. ring_name);
  4674. }
  4675. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  4676. snprintf(ring_name, STR_MAXLEN, "Rx mac buf ring %d", i);
  4677. dp_print_ring_stat_from_hal(pdev->soc,
  4678. &pdev->rx_mac_buf_ring[i],
  4679. ring_name);
  4680. }
  4681. }
  4682. /**
  4683. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  4684. * @vdev: DP_VDEV handle
  4685. *
  4686. * Return:void
  4687. */
  4688. static inline void
  4689. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  4690. {
  4691. struct dp_peer *peer = NULL;
  4692. struct dp_soc *soc = (struct dp_soc *)vdev->pdev->soc;
  4693. DP_STATS_CLR(vdev->pdev);
  4694. DP_STATS_CLR(vdev->pdev->soc);
  4695. DP_STATS_CLR(vdev);
  4696. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4697. if (!peer)
  4698. return;
  4699. DP_STATS_CLR(peer);
  4700. if (soc->cdp_soc.ol_ops->update_dp_stats) {
  4701. soc->cdp_soc.ol_ops->update_dp_stats(
  4702. vdev->pdev->osif_pdev,
  4703. &peer->stats,
  4704. peer->peer_ids[0],
  4705. UPDATE_PEER_STATS);
  4706. }
  4707. }
  4708. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4709. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->osif_pdev,
  4710. &vdev->stats, (uint16_t)vdev->vdev_id,
  4711. UPDATE_VDEV_STATS);
  4712. }
  4713. /**
  4714. * dp_print_rx_rates(): Print Rx rate stats
  4715. * @vdev: DP_VDEV handle
  4716. *
  4717. * Return:void
  4718. */
  4719. static inline void
  4720. dp_print_rx_rates(struct dp_vdev *vdev)
  4721. {
  4722. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  4723. uint8_t i, mcs, pkt_type;
  4724. uint8_t index = 0;
  4725. char nss[DP_NSS_LENGTH];
  4726. DP_PRINT_STATS("Rx Rate Info:\n");
  4727. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4728. index = 0;
  4729. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4730. if (!dp_rate_string[pkt_type][mcs].valid)
  4731. continue;
  4732. DP_PRINT_STATS(" %s = %d",
  4733. dp_rate_string[pkt_type][mcs].mcs_type,
  4734. pdev->stats.rx.pkt_type[pkt_type].
  4735. mcs_count[mcs]);
  4736. }
  4737. DP_PRINT_STATS("\n");
  4738. }
  4739. index = 0;
  4740. for (i = 0; i < SS_COUNT; i++) {
  4741. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  4742. " %d", pdev->stats.rx.nss[i]);
  4743. }
  4744. DP_PRINT_STATS("NSS(1-8) = %s",
  4745. nss);
  4746. DP_PRINT_STATS("SGI ="
  4747. " 0.8us %d,"
  4748. " 0.4us %d,"
  4749. " 1.6us %d,"
  4750. " 3.2us %d,",
  4751. pdev->stats.rx.sgi_count[0],
  4752. pdev->stats.rx.sgi_count[1],
  4753. pdev->stats.rx.sgi_count[2],
  4754. pdev->stats.rx.sgi_count[3]);
  4755. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  4756. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  4757. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  4758. DP_PRINT_STATS("Reception Type ="
  4759. " SU: %d,"
  4760. " MU_MIMO:%d,"
  4761. " MU_OFDMA:%d,"
  4762. " MU_OFDMA_MIMO:%d\n",
  4763. pdev->stats.rx.reception_type[0],
  4764. pdev->stats.rx.reception_type[1],
  4765. pdev->stats.rx.reception_type[2],
  4766. pdev->stats.rx.reception_type[3]);
  4767. DP_PRINT_STATS("Aggregation:\n");
  4768. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  4769. pdev->stats.rx.ampdu_cnt);
  4770. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  4771. pdev->stats.rx.non_ampdu_cnt);
  4772. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  4773. pdev->stats.rx.amsdu_cnt);
  4774. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  4775. pdev->stats.rx.non_amsdu_cnt);
  4776. }
  4777. /**
  4778. * dp_print_tx_rates(): Print tx rates
  4779. * @vdev: DP_VDEV handle
  4780. *
  4781. * Return:void
  4782. */
  4783. static inline void
  4784. dp_print_tx_rates(struct dp_vdev *vdev)
  4785. {
  4786. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  4787. uint8_t mcs, pkt_type;
  4788. uint32_t index;
  4789. DP_PRINT_STATS("Tx Rate Info:\n");
  4790. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4791. index = 0;
  4792. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4793. if (!dp_rate_string[pkt_type][mcs].valid)
  4794. continue;
  4795. DP_PRINT_STATS(" %s = %d",
  4796. dp_rate_string[pkt_type][mcs].mcs_type,
  4797. pdev->stats.tx.pkt_type[pkt_type].
  4798. mcs_count[mcs]);
  4799. }
  4800. DP_PRINT_STATS("\n");
  4801. }
  4802. DP_PRINT_STATS("SGI ="
  4803. " 0.8us %d"
  4804. " 0.4us %d"
  4805. " 1.6us %d"
  4806. " 3.2us %d",
  4807. pdev->stats.tx.sgi_count[0],
  4808. pdev->stats.tx.sgi_count[1],
  4809. pdev->stats.tx.sgi_count[2],
  4810. pdev->stats.tx.sgi_count[3]);
  4811. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  4812. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  4813. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  4814. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  4815. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  4816. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  4817. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  4818. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  4819. DP_PRINT_STATS("Aggregation:\n");
  4820. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  4821. pdev->stats.tx.amsdu_cnt);
  4822. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  4823. pdev->stats.tx.non_amsdu_cnt);
  4824. }
  4825. /**
  4826. * dp_print_peer_stats():print peer stats
  4827. * @peer: DP_PEER handle
  4828. *
  4829. * return void
  4830. */
  4831. static inline void dp_print_peer_stats(struct dp_peer *peer)
  4832. {
  4833. uint8_t i, mcs, pkt_type;
  4834. uint32_t index;
  4835. char nss[DP_NSS_LENGTH];
  4836. DP_PRINT_STATS("Node Tx Stats:\n");
  4837. DP_PRINT_STATS("Total Packet Completions = %d",
  4838. peer->stats.tx.comp_pkt.num);
  4839. DP_PRINT_STATS("Total Bytes Completions = %llu",
  4840. peer->stats.tx.comp_pkt.bytes);
  4841. DP_PRINT_STATS("Success Packets = %d",
  4842. peer->stats.tx.tx_success.num);
  4843. DP_PRINT_STATS("Success Bytes = %llu",
  4844. peer->stats.tx.tx_success.bytes);
  4845. DP_PRINT_STATS("Unicast Success Packets = %d",
  4846. peer->stats.tx.ucast.num);
  4847. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  4848. peer->stats.tx.ucast.bytes);
  4849. DP_PRINT_STATS("Multicast Success Packets = %d",
  4850. peer->stats.tx.mcast.num);
  4851. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  4852. peer->stats.tx.mcast.bytes);
  4853. DP_PRINT_STATS("Broadcast Success Packets = %d",
  4854. peer->stats.tx.bcast.num);
  4855. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  4856. peer->stats.tx.bcast.bytes);
  4857. DP_PRINT_STATS("Packets Failed = %d",
  4858. peer->stats.tx.tx_failed);
  4859. DP_PRINT_STATS("Packets In OFDMA = %d",
  4860. peer->stats.tx.ofdma);
  4861. DP_PRINT_STATS("Packets In STBC = %d",
  4862. peer->stats.tx.stbc);
  4863. DP_PRINT_STATS("Packets In LDPC = %d",
  4864. peer->stats.tx.ldpc);
  4865. DP_PRINT_STATS("Packet Retries = %d",
  4866. peer->stats.tx.retries);
  4867. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  4868. peer->stats.tx.amsdu_cnt);
  4869. DP_PRINT_STATS("Last Packet RSSI = %d",
  4870. peer->stats.tx.last_ack_rssi);
  4871. DP_PRINT_STATS("Dropped At FW: Removed = %d",
  4872. peer->stats.tx.dropped.fw_rem);
  4873. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  4874. peer->stats.tx.dropped.fw_rem_tx);
  4875. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  4876. peer->stats.tx.dropped.fw_rem_notx);
  4877. DP_PRINT_STATS("Dropped : Age Out = %d",
  4878. peer->stats.tx.dropped.age_out);
  4879. DP_PRINT_STATS("NAWDS : ");
  4880. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  4881. peer->stats.tx.nawds_mcast_drop);
  4882. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  4883. peer->stats.tx.nawds_mcast.num);
  4884. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  4885. peer->stats.tx.nawds_mcast.bytes);
  4886. DP_PRINT_STATS("Rate Info:");
  4887. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4888. index = 0;
  4889. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4890. if (!dp_rate_string[pkt_type][mcs].valid)
  4891. continue;
  4892. DP_PRINT_STATS(" %s = %d",
  4893. dp_rate_string[pkt_type][mcs].mcs_type,
  4894. peer->stats.tx.pkt_type[pkt_type].
  4895. mcs_count[mcs]);
  4896. }
  4897. DP_PRINT_STATS("\n");
  4898. }
  4899. DP_PRINT_STATS("SGI = "
  4900. " 0.8us %d"
  4901. " 0.4us %d"
  4902. " 1.6us %d"
  4903. " 3.2us %d",
  4904. peer->stats.tx.sgi_count[0],
  4905. peer->stats.tx.sgi_count[1],
  4906. peer->stats.tx.sgi_count[2],
  4907. peer->stats.tx.sgi_count[3]);
  4908. DP_PRINT_STATS("Excess Retries per AC ");
  4909. DP_PRINT_STATS(" Best effort = %d",
  4910. peer->stats.tx.excess_retries_per_ac[0]);
  4911. DP_PRINT_STATS(" Background= %d",
  4912. peer->stats.tx.excess_retries_per_ac[1]);
  4913. DP_PRINT_STATS(" Video = %d",
  4914. peer->stats.tx.excess_retries_per_ac[2]);
  4915. DP_PRINT_STATS(" Voice = %d",
  4916. peer->stats.tx.excess_retries_per_ac[3]);
  4917. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  4918. peer->stats.tx.bw[2], peer->stats.tx.bw[3],
  4919. peer->stats.tx.bw[4], peer->stats.tx.bw[5]);
  4920. index = 0;
  4921. for (i = 0; i < SS_COUNT; i++) {
  4922. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  4923. " %d", peer->stats.tx.nss[i]);
  4924. }
  4925. DP_PRINT_STATS("NSS(1-8) = %s",
  4926. nss);
  4927. DP_PRINT_STATS("Aggregation:");
  4928. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  4929. peer->stats.tx.amsdu_cnt);
  4930. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  4931. peer->stats.tx.non_amsdu_cnt);
  4932. DP_PRINT_STATS("Node Rx Stats:");
  4933. DP_PRINT_STATS("Packets Sent To Stack = %d",
  4934. peer->stats.rx.to_stack.num);
  4935. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  4936. peer->stats.rx.to_stack.bytes);
  4937. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  4938. DP_PRINT_STATS("Ring Id = %d", i);
  4939. DP_PRINT_STATS(" Packets Received = %d",
  4940. peer->stats.rx.rcvd_reo[i].num);
  4941. DP_PRINT_STATS(" Bytes Received = %llu",
  4942. peer->stats.rx.rcvd_reo[i].bytes);
  4943. }
  4944. DP_PRINT_STATS("Multicast Packets Received = %d",
  4945. peer->stats.rx.multicast.num);
  4946. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  4947. peer->stats.rx.multicast.bytes);
  4948. DP_PRINT_STATS("Broadcast Packets Received = %d",
  4949. peer->stats.rx.bcast.num);
  4950. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  4951. peer->stats.rx.bcast.bytes);
  4952. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  4953. peer->stats.rx.intra_bss.pkts.num);
  4954. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  4955. peer->stats.rx.intra_bss.pkts.bytes);
  4956. DP_PRINT_STATS("Raw Packets Received = %d",
  4957. peer->stats.rx.raw.num);
  4958. DP_PRINT_STATS("Raw Bytes Received = %llu",
  4959. peer->stats.rx.raw.bytes);
  4960. DP_PRINT_STATS("Errors: MIC Errors = %d",
  4961. peer->stats.rx.err.mic_err);
  4962. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  4963. peer->stats.rx.err.decrypt_err);
  4964. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  4965. peer->stats.rx.non_ampdu_cnt);
  4966. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  4967. peer->stats.rx.ampdu_cnt);
  4968. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  4969. peer->stats.rx.non_amsdu_cnt);
  4970. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  4971. peer->stats.rx.amsdu_cnt);
  4972. DP_PRINT_STATS("NAWDS : ");
  4973. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  4974. peer->stats.rx.nawds_mcast_drop);
  4975. DP_PRINT_STATS("SGI ="
  4976. " 0.8us %d"
  4977. " 0.4us %d"
  4978. " 1.6us %d"
  4979. " 3.2us %d",
  4980. peer->stats.rx.sgi_count[0],
  4981. peer->stats.rx.sgi_count[1],
  4982. peer->stats.rx.sgi_count[2],
  4983. peer->stats.rx.sgi_count[3]);
  4984. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  4985. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  4986. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  4987. DP_PRINT_STATS("Reception Type ="
  4988. " SU %d,"
  4989. " MU_MIMO %d,"
  4990. " MU_OFDMA %d,"
  4991. " MU_OFDMA_MIMO %d",
  4992. peer->stats.rx.reception_type[0],
  4993. peer->stats.rx.reception_type[1],
  4994. peer->stats.rx.reception_type[2],
  4995. peer->stats.rx.reception_type[3]);
  4996. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4997. index = 0;
  4998. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4999. if (!dp_rate_string[pkt_type][mcs].valid)
  5000. continue;
  5001. DP_PRINT_STATS(" %s = %d",
  5002. dp_rate_string[pkt_type][mcs].mcs_type,
  5003. peer->stats.rx.pkt_type[pkt_type].
  5004. mcs_count[mcs]);
  5005. }
  5006. DP_PRINT_STATS("\n");
  5007. }
  5008. index = 0;
  5009. for (i = 0; i < SS_COUNT; i++) {
  5010. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5011. " %d", peer->stats.rx.nss[i]);
  5012. }
  5013. DP_PRINT_STATS("NSS(1-8) = %s",
  5014. nss);
  5015. DP_PRINT_STATS("Aggregation:");
  5016. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  5017. peer->stats.rx.ampdu_cnt);
  5018. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  5019. peer->stats.rx.non_ampdu_cnt);
  5020. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  5021. peer->stats.rx.amsdu_cnt);
  5022. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  5023. peer->stats.rx.non_amsdu_cnt);
  5024. }
  5025. /**
  5026. * dp_print_host_stats()- Function to print the stats aggregated at host
  5027. * @vdev_handle: DP_VDEV handle
  5028. * @type: host stats type
  5029. *
  5030. * Available Stat types
  5031. * TXRX_CLEAR_STATS : Clear the stats
  5032. * TXRX_RX_RATE_STATS: Print Rx Rate Info
  5033. * TXRX_TX_RATE_STATS: Print Tx Rate Info
  5034. * TXRX_TX_HOST_STATS: Print Tx Stats
  5035. * TXRX_RX_HOST_STATS: Print Rx Stats
  5036. * TXRX_AST_STATS: Print AST Stats
  5037. * TXRX_SRNG_PTR_STATS: Print SRNG ring pointer stats
  5038. *
  5039. * Return: 0 on success, print error message in case of failure
  5040. */
  5041. static int
  5042. dp_print_host_stats(struct cdp_vdev *vdev_handle, enum cdp_host_txrx_stats type)
  5043. {
  5044. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5045. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5046. dp_aggregate_pdev_stats(pdev);
  5047. switch (type) {
  5048. case TXRX_CLEAR_STATS:
  5049. dp_txrx_host_stats_clr(vdev);
  5050. break;
  5051. case TXRX_RX_RATE_STATS:
  5052. dp_print_rx_rates(vdev);
  5053. break;
  5054. case TXRX_TX_RATE_STATS:
  5055. dp_print_tx_rates(vdev);
  5056. break;
  5057. case TXRX_TX_HOST_STATS:
  5058. dp_print_pdev_tx_stats(pdev);
  5059. dp_print_soc_tx_stats(pdev->soc);
  5060. break;
  5061. case TXRX_RX_HOST_STATS:
  5062. dp_print_pdev_rx_stats(pdev);
  5063. dp_print_soc_rx_stats(pdev->soc);
  5064. break;
  5065. case TXRX_AST_STATS:
  5066. dp_print_ast_stats(pdev->soc);
  5067. dp_print_peer_table(vdev);
  5068. break;
  5069. case TXRX_SRNG_PTR_STATS:
  5070. dp_print_ring_stats(pdev);
  5071. break;
  5072. case TXRX_RX_MON_STATS:
  5073. dp_print_pdev_rx_mon_stats(pdev);
  5074. break;
  5075. default:
  5076. DP_TRACE(FATAL, "Wrong Input For TxRx Host Stats");
  5077. break;
  5078. }
  5079. return 0;
  5080. }
  5081. /*
  5082. * dp_get_host_peer_stats()- function to print peer stats
  5083. * @pdev_handle: DP_PDEV handle
  5084. * @mac_addr: mac address of the peer
  5085. *
  5086. * Return: void
  5087. */
  5088. static void
  5089. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  5090. {
  5091. struct dp_peer *peer;
  5092. uint8_t local_id;
  5093. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  5094. &local_id);
  5095. if (!peer) {
  5096. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5097. "%s: Invalid peer\n", __func__);
  5098. return;
  5099. }
  5100. dp_print_peer_stats(peer);
  5101. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  5102. return;
  5103. }
  5104. /*
  5105. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  5106. * @pdev: DP_PDEV handle
  5107. *
  5108. * Return: void
  5109. */
  5110. static void
  5111. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  5112. {
  5113. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5114. int mac_id;
  5115. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  5116. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5117. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5118. pdev->pdev_id);
  5119. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5120. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5121. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5122. }
  5123. }
  5124. /*
  5125. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  5126. * @pdev: DP_PDEV handle
  5127. *
  5128. * Return: void
  5129. */
  5130. static void
  5131. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  5132. {
  5133. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  5134. int mac_id;
  5135. htt_tlv_filter.mpdu_start = 1;
  5136. htt_tlv_filter.msdu_start = 0;
  5137. htt_tlv_filter.packet = 0;
  5138. htt_tlv_filter.msdu_end = 0;
  5139. htt_tlv_filter.mpdu_end = 0;
  5140. htt_tlv_filter.attention = 0;
  5141. htt_tlv_filter.ppdu_start = 1;
  5142. htt_tlv_filter.ppdu_end = 1;
  5143. htt_tlv_filter.ppdu_end_user_stats = 1;
  5144. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5145. htt_tlv_filter.ppdu_end_status_done = 1;
  5146. htt_tlv_filter.enable_fp = 1;
  5147. htt_tlv_filter.enable_md = 0;
  5148. if (pdev->mcopy_mode) {
  5149. htt_tlv_filter.packet_header = 1;
  5150. htt_tlv_filter.enable_mo = 1;
  5151. }
  5152. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5153. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5154. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5155. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5156. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5157. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5158. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5159. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5160. pdev->pdev_id);
  5161. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5162. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5163. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5164. }
  5165. }
  5166. /*
  5167. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  5168. * @pdev_handle: DP_PDEV handle
  5169. * @val: user provided value
  5170. *
  5171. * Return: void
  5172. */
  5173. static void
  5174. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  5175. {
  5176. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5177. switch (val) {
  5178. case 0:
  5179. pdev->tx_sniffer_enable = 0;
  5180. pdev->mcopy_mode = 0;
  5181. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en) {
  5182. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5183. dp_ppdu_ring_reset(pdev);
  5184. } else if (pdev->enhanced_stats_en) {
  5185. dp_h2t_cfg_stats_msg_send(pdev,
  5186. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  5187. }
  5188. break;
  5189. case 1:
  5190. pdev->tx_sniffer_enable = 1;
  5191. pdev->mcopy_mode = 0;
  5192. if (!pdev->pktlog_ppdu_stats)
  5193. dp_h2t_cfg_stats_msg_send(pdev,
  5194. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  5195. break;
  5196. case 2:
  5197. pdev->mcopy_mode = 1;
  5198. pdev->tx_sniffer_enable = 0;
  5199. if (!pdev->enhanced_stats_en)
  5200. dp_ppdu_ring_cfg(pdev);
  5201. if (!pdev->pktlog_ppdu_stats)
  5202. dp_h2t_cfg_stats_msg_send(pdev,
  5203. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  5204. break;
  5205. default:
  5206. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5207. "Invalid value\n");
  5208. break;
  5209. }
  5210. }
  5211. /*
  5212. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  5213. * @pdev_handle: DP_PDEV handle
  5214. *
  5215. * Return: void
  5216. */
  5217. static void
  5218. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  5219. {
  5220. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5221. pdev->enhanced_stats_en = 1;
  5222. if (!pdev->mcopy_mode)
  5223. dp_ppdu_ring_cfg(pdev);
  5224. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable && !pdev->mcopy_mode)
  5225. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  5226. }
  5227. /*
  5228. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  5229. * @pdev_handle: DP_PDEV handle
  5230. *
  5231. * Return: void
  5232. */
  5233. static void
  5234. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  5235. {
  5236. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5237. pdev->enhanced_stats_en = 0;
  5238. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable && !pdev->mcopy_mode)
  5239. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5240. if (!pdev->mcopy_mode)
  5241. dp_ppdu_ring_reset(pdev);
  5242. }
  5243. /*
  5244. * dp_get_fw_peer_stats()- function to print peer stats
  5245. * @pdev_handle: DP_PDEV handle
  5246. * @mac_addr: mac address of the peer
  5247. * @cap: Type of htt stats requested
  5248. *
  5249. * Currently Supporting only MAC ID based requests Only
  5250. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  5251. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  5252. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  5253. *
  5254. * Return: void
  5255. */
  5256. static void
  5257. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  5258. uint32_t cap)
  5259. {
  5260. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5261. int i;
  5262. uint32_t config_param0 = 0;
  5263. uint32_t config_param1 = 0;
  5264. uint32_t config_param2 = 0;
  5265. uint32_t config_param3 = 0;
  5266. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  5267. config_param0 |= (1 << (cap + 1));
  5268. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  5269. config_param1 |= (1 << i);
  5270. }
  5271. config_param2 |= (mac_addr[0] & 0x000000ff);
  5272. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  5273. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  5274. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  5275. config_param3 |= (mac_addr[4] & 0x000000ff);
  5276. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  5277. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  5278. config_param0, config_param1, config_param2,
  5279. config_param3, 0, 0, 0);
  5280. }
  5281. /* This struct definition will be removed from here
  5282. * once it get added in FW headers*/
  5283. struct httstats_cmd_req {
  5284. uint32_t config_param0;
  5285. uint32_t config_param1;
  5286. uint32_t config_param2;
  5287. uint32_t config_param3;
  5288. int cookie;
  5289. u_int8_t stats_id;
  5290. };
  5291. /*
  5292. * dp_get_htt_stats: function to process the httstas request
  5293. * @pdev_handle: DP pdev handle
  5294. * @data: pointer to request data
  5295. * @data_len: length for request data
  5296. *
  5297. * return: void
  5298. */
  5299. static void
  5300. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  5301. {
  5302. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5303. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  5304. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  5305. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  5306. req->config_param0, req->config_param1,
  5307. req->config_param2, req->config_param3,
  5308. req->cookie, 0, 0);
  5309. }
  5310. /*
  5311. * dp_set_pdev_param: function to set parameters in pdev
  5312. * @pdev_handle: DP pdev handle
  5313. * @param: parameter type to be set
  5314. * @val: value of parameter to be set
  5315. *
  5316. * return: void
  5317. */
  5318. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  5319. enum cdp_pdev_param_type param, uint8_t val)
  5320. {
  5321. switch (param) {
  5322. case CDP_CONFIG_DEBUG_SNIFFER:
  5323. dp_config_debug_sniffer(pdev_handle, val);
  5324. break;
  5325. default:
  5326. break;
  5327. }
  5328. }
  5329. /*
  5330. * dp_set_vdev_param: function to set parameters in vdev
  5331. * @param: parameter type to be set
  5332. * @val: value of parameter to be set
  5333. *
  5334. * return: void
  5335. */
  5336. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  5337. enum cdp_vdev_param_type param, uint32_t val)
  5338. {
  5339. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5340. switch (param) {
  5341. case CDP_ENABLE_WDS:
  5342. vdev->wds_enabled = val;
  5343. break;
  5344. case CDP_ENABLE_NAWDS:
  5345. vdev->nawds_enabled = val;
  5346. break;
  5347. case CDP_ENABLE_MCAST_EN:
  5348. vdev->mcast_enhancement_en = val;
  5349. break;
  5350. case CDP_ENABLE_PROXYSTA:
  5351. vdev->proxysta_vdev = val;
  5352. break;
  5353. case CDP_UPDATE_TDLS_FLAGS:
  5354. vdev->tdls_link_connected = val;
  5355. break;
  5356. case CDP_CFG_WDS_AGING_TIMER:
  5357. if (val == 0)
  5358. qdf_timer_stop(&vdev->pdev->soc->wds_aging_timer);
  5359. else if (val != vdev->wds_aging_timer_val)
  5360. qdf_timer_mod(&vdev->pdev->soc->wds_aging_timer, val);
  5361. vdev->wds_aging_timer_val = val;
  5362. break;
  5363. case CDP_ENABLE_AP_BRIDGE:
  5364. if (wlan_op_mode_sta != vdev->opmode)
  5365. vdev->ap_bridge_enabled = val;
  5366. else
  5367. vdev->ap_bridge_enabled = false;
  5368. break;
  5369. case CDP_ENABLE_CIPHER:
  5370. vdev->sec_type = val;
  5371. break;
  5372. case CDP_ENABLE_QWRAP_ISOLATION:
  5373. vdev->isolation_vdev = val;
  5374. break;
  5375. default:
  5376. break;
  5377. }
  5378. dp_tx_vdev_update_search_flags(vdev);
  5379. }
  5380. /**
  5381. * dp_peer_set_nawds: set nawds bit in peer
  5382. * @peer_handle: pointer to peer
  5383. * @value: enable/disable nawds
  5384. *
  5385. * return: void
  5386. */
  5387. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  5388. {
  5389. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5390. peer->nawds_enabled = value;
  5391. }
  5392. /*
  5393. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  5394. * @vdev_handle: DP_VDEV handle
  5395. * @map_id:ID of map that needs to be updated
  5396. *
  5397. * Return: void
  5398. */
  5399. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  5400. uint8_t map_id)
  5401. {
  5402. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5403. vdev->dscp_tid_map_id = map_id;
  5404. return;
  5405. }
  5406. /*
  5407. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  5408. * @pdev_handle: DP_PDEV handle
  5409. * @buf: to hold pdev_stats
  5410. *
  5411. * Return: int
  5412. */
  5413. static int
  5414. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  5415. {
  5416. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5417. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  5418. struct cdp_txrx_stats_req req = {0,};
  5419. dp_aggregate_pdev_stats(pdev);
  5420. req.stats = HTT_DBG_EXT_STATS_PDEV_TX;
  5421. req.cookie_val = 1;
  5422. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  5423. req.param1, req.param2, req.param3, 0,
  5424. req.cookie_val, 0);
  5425. msleep(DP_MAX_SLEEP_TIME);
  5426. req.stats = HTT_DBG_EXT_STATS_PDEV_RX;
  5427. req.cookie_val = 1;
  5428. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  5429. req.param1, req.param2, req.param3, 0,
  5430. req.cookie_val, 0);
  5431. msleep(DP_MAX_SLEEP_TIME);
  5432. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  5433. return TXRX_STATS_LEVEL;
  5434. }
  5435. /**
  5436. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  5437. * @pdev: DP_PDEV handle
  5438. * @map_id: ID of map that needs to be updated
  5439. * @tos: index value in map
  5440. * @tid: tid value passed by the user
  5441. *
  5442. * Return: void
  5443. */
  5444. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  5445. uint8_t map_id, uint8_t tos, uint8_t tid)
  5446. {
  5447. uint8_t dscp;
  5448. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  5449. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  5450. pdev->dscp_tid_map[map_id][dscp] = tid;
  5451. if (map_id < HAL_MAX_HW_DSCP_TID_MAPS)
  5452. hal_tx_update_dscp_tid(pdev->soc->hal_soc, tid,
  5453. map_id, dscp);
  5454. return;
  5455. }
  5456. /**
  5457. * dp_fw_stats_process(): Process TxRX FW stats request
  5458. * @vdev_handle: DP VDEV handle
  5459. * @req: stats request
  5460. *
  5461. * return: int
  5462. */
  5463. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  5464. struct cdp_txrx_stats_req *req)
  5465. {
  5466. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5467. struct dp_pdev *pdev = NULL;
  5468. uint32_t stats = req->stats;
  5469. uint8_t mac_id = req->mac_id;
  5470. if (!vdev) {
  5471. DP_TRACE(NONE, "VDEV not found");
  5472. return 1;
  5473. }
  5474. pdev = vdev->pdev;
  5475. /*
  5476. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  5477. * from param0 to param3 according to below rule:
  5478. *
  5479. * PARAM:
  5480. * - config_param0 : start_offset (stats type)
  5481. * - config_param1 : stats bmask from start offset
  5482. * - config_param2 : stats bmask from start offset + 32
  5483. * - config_param3 : stats bmask from start offset + 64
  5484. */
  5485. if (req->stats == CDP_TXRX_STATS_0) {
  5486. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  5487. req->param1 = 0xFFFFFFFF;
  5488. req->param2 = 0xFFFFFFFF;
  5489. req->param3 = 0xFFFFFFFF;
  5490. }
  5491. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  5492. req->param1, req->param2, req->param3,
  5493. 0, 0, mac_id);
  5494. }
  5495. /**
  5496. * dp_txrx_stats_request - function to map to firmware and host stats
  5497. * @vdev: virtual handle
  5498. * @req: stats request
  5499. *
  5500. * Return: integer
  5501. */
  5502. static int dp_txrx_stats_request(struct cdp_vdev *vdev,
  5503. struct cdp_txrx_stats_req *req)
  5504. {
  5505. int host_stats;
  5506. int fw_stats;
  5507. enum cdp_stats stats;
  5508. if (!vdev || !req) {
  5509. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5510. "Invalid vdev/req instance");
  5511. return 0;
  5512. }
  5513. stats = req->stats;
  5514. if (stats >= CDP_TXRX_MAX_STATS)
  5515. return 0;
  5516. /*
  5517. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  5518. * has to be updated if new FW HTT stats added
  5519. */
  5520. if (stats > CDP_TXRX_STATS_HTT_MAX)
  5521. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  5522. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  5523. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  5524. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5525. "stats: %u fw_stats_type: %d host_stats_type: %d",
  5526. stats, fw_stats, host_stats);
  5527. if (fw_stats != TXRX_FW_STATS_INVALID) {
  5528. /* update request with FW stats type */
  5529. req->stats = fw_stats;
  5530. return dp_fw_stats_process(vdev, req);
  5531. }
  5532. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  5533. (host_stats <= TXRX_HOST_STATS_MAX))
  5534. return dp_print_host_stats(vdev, host_stats);
  5535. else
  5536. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5537. "Wrong Input for TxRx Stats");
  5538. return 0;
  5539. }
  5540. /*
  5541. * dp_print_napi_stats(): NAPI stats
  5542. * @soc - soc handle
  5543. */
  5544. static void dp_print_napi_stats(struct dp_soc *soc)
  5545. {
  5546. hif_print_napi_stats(soc->hif_handle);
  5547. }
  5548. /*
  5549. * dp_print_per_ring_stats(): Packet count per ring
  5550. * @soc - soc handle
  5551. */
  5552. static void dp_print_per_ring_stats(struct dp_soc *soc)
  5553. {
  5554. uint8_t ring;
  5555. uint16_t core;
  5556. uint64_t total_packets;
  5557. DP_TRACE(FATAL, "Reo packets per ring:");
  5558. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  5559. total_packets = 0;
  5560. DP_TRACE(FATAL, "Packets on ring %u:", ring);
  5561. for (core = 0; core < NR_CPUS; core++) {
  5562. DP_TRACE(FATAL, "Packets arriving on core %u: %llu",
  5563. core, soc->stats.rx.ring_packets[core][ring]);
  5564. total_packets += soc->stats.rx.ring_packets[core][ring];
  5565. }
  5566. DP_TRACE(FATAL, "Total packets on ring %u: %llu",
  5567. ring, total_packets);
  5568. }
  5569. }
  5570. /*
  5571. * dp_txrx_path_stats() - Function to display dump stats
  5572. * @soc - soc handle
  5573. *
  5574. * return: none
  5575. */
  5576. static void dp_txrx_path_stats(struct dp_soc *soc)
  5577. {
  5578. uint8_t error_code;
  5579. uint8_t loop_pdev;
  5580. struct dp_pdev *pdev;
  5581. uint8_t i;
  5582. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  5583. pdev = soc->pdev_list[loop_pdev];
  5584. dp_aggregate_pdev_stats(pdev);
  5585. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5586. "Tx path Statistics:");
  5587. DP_TRACE(FATAL, "from stack: %u msdus (%llu bytes)",
  5588. pdev->stats.tx_i.rcvd.num,
  5589. pdev->stats.tx_i.rcvd.bytes);
  5590. DP_TRACE(FATAL, "processed from host: %u msdus (%llu bytes)",
  5591. pdev->stats.tx_i.processed.num,
  5592. pdev->stats.tx_i.processed.bytes);
  5593. DP_TRACE(FATAL, "successfully transmitted: %u msdus (%llu bytes)",
  5594. pdev->stats.tx.tx_success.num,
  5595. pdev->stats.tx.tx_success.bytes);
  5596. DP_TRACE(FATAL, "Dropped in host:");
  5597. DP_TRACE(FATAL, "Total packets dropped: %u,",
  5598. pdev->stats.tx_i.dropped.dropped_pkt.num);
  5599. DP_TRACE(FATAL, "Descriptor not available: %u",
  5600. pdev->stats.tx_i.dropped.desc_na);
  5601. DP_TRACE(FATAL, "Ring full: %u",
  5602. pdev->stats.tx_i.dropped.ring_full);
  5603. DP_TRACE(FATAL, "Enqueue fail: %u",
  5604. pdev->stats.tx_i.dropped.enqueue_fail);
  5605. DP_TRACE(FATAL, "DMA Error: %u",
  5606. pdev->stats.tx_i.dropped.dma_error);
  5607. DP_TRACE(FATAL, "Dropped in hardware:");
  5608. DP_TRACE(FATAL, "total packets dropped: %u",
  5609. pdev->stats.tx.tx_failed);
  5610. DP_TRACE(FATAL, "mpdu age out: %u",
  5611. pdev->stats.tx.dropped.age_out);
  5612. DP_TRACE(FATAL, "firmware removed: %u",
  5613. pdev->stats.tx.dropped.fw_rem);
  5614. DP_TRACE(FATAL, "firmware removed tx: %u",
  5615. pdev->stats.tx.dropped.fw_rem_tx);
  5616. DP_TRACE(FATAL, "firmware removed notx %u",
  5617. pdev->stats.tx.dropped.fw_rem_notx);
  5618. DP_TRACE(FATAL, "peer_invalid: %u",
  5619. pdev->soc->stats.tx.tx_invalid_peer.num);
  5620. DP_TRACE(FATAL, "Tx packets sent per interrupt:");
  5621. DP_TRACE(FATAL, "Single Packet: %u",
  5622. pdev->stats.tx_comp_histogram.pkts_1);
  5623. DP_TRACE(FATAL, "2-20 Packets: %u",
  5624. pdev->stats.tx_comp_histogram.pkts_2_20);
  5625. DP_TRACE(FATAL, "21-40 Packets: %u",
  5626. pdev->stats.tx_comp_histogram.pkts_21_40);
  5627. DP_TRACE(FATAL, "41-60 Packets: %u",
  5628. pdev->stats.tx_comp_histogram.pkts_41_60);
  5629. DP_TRACE(FATAL, "61-80 Packets: %u",
  5630. pdev->stats.tx_comp_histogram.pkts_61_80);
  5631. DP_TRACE(FATAL, "81-100 Packets: %u",
  5632. pdev->stats.tx_comp_histogram.pkts_81_100);
  5633. DP_TRACE(FATAL, "101-200 Packets: %u",
  5634. pdev->stats.tx_comp_histogram.pkts_101_200);
  5635. DP_TRACE(FATAL, " 201+ Packets: %u",
  5636. pdev->stats.tx_comp_histogram.pkts_201_plus);
  5637. DP_TRACE(FATAL, "Rx path statistics");
  5638. DP_TRACE(FATAL, "delivered %u msdus ( %llu bytes),",
  5639. pdev->stats.rx.to_stack.num,
  5640. pdev->stats.rx.to_stack.bytes);
  5641. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  5642. DP_TRACE(FATAL, "received on reo[%d] %u msdus ( %llu bytes),",
  5643. i, pdev->stats.rx.rcvd_reo[i].num,
  5644. pdev->stats.rx.rcvd_reo[i].bytes);
  5645. DP_TRACE(FATAL, "intra-bss packets %u msdus ( %llu bytes),",
  5646. pdev->stats.rx.intra_bss.pkts.num,
  5647. pdev->stats.rx.intra_bss.pkts.bytes);
  5648. DP_TRACE(FATAL, "intra-bss fails %u msdus ( %llu bytes),",
  5649. pdev->stats.rx.intra_bss.fail.num,
  5650. pdev->stats.rx.intra_bss.fail.bytes);
  5651. DP_TRACE(FATAL, "raw packets %u msdus ( %llu bytes),",
  5652. pdev->stats.rx.raw.num,
  5653. pdev->stats.rx.raw.bytes);
  5654. DP_TRACE(FATAL, "dropped: error %u msdus",
  5655. pdev->stats.rx.err.mic_err);
  5656. DP_TRACE(FATAL, "peer invalid %u",
  5657. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  5658. DP_TRACE(FATAL, "Reo Statistics");
  5659. DP_TRACE(FATAL, "rbm error: %u msdus",
  5660. pdev->soc->stats.rx.err.invalid_rbm);
  5661. DP_TRACE(FATAL, "hal ring access fail: %u msdus",
  5662. pdev->soc->stats.rx.err.hal_ring_access_fail);
  5663. DP_TRACE(FATAL, "Reo errors");
  5664. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  5665. error_code++) {
  5666. DP_TRACE(FATAL, "Reo error number (%u): %u msdus",
  5667. error_code,
  5668. pdev->soc->stats.rx.err.reo_error[error_code]);
  5669. }
  5670. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  5671. error_code++) {
  5672. DP_TRACE(FATAL, "Rxdma error number (%u): %u msdus",
  5673. error_code,
  5674. pdev->soc->stats.rx.err
  5675. .rxdma_error[error_code]);
  5676. }
  5677. DP_TRACE(FATAL, "Rx packets reaped per interrupt:");
  5678. DP_TRACE(FATAL, "Single Packet: %u",
  5679. pdev->stats.rx_ind_histogram.pkts_1);
  5680. DP_TRACE(FATAL, "2-20 Packets: %u",
  5681. pdev->stats.rx_ind_histogram.pkts_2_20);
  5682. DP_TRACE(FATAL, "21-40 Packets: %u",
  5683. pdev->stats.rx_ind_histogram.pkts_21_40);
  5684. DP_TRACE(FATAL, "41-60 Packets: %u",
  5685. pdev->stats.rx_ind_histogram.pkts_41_60);
  5686. DP_TRACE(FATAL, "61-80 Packets: %u",
  5687. pdev->stats.rx_ind_histogram.pkts_61_80);
  5688. DP_TRACE(FATAL, "81-100 Packets: %u",
  5689. pdev->stats.rx_ind_histogram.pkts_81_100);
  5690. DP_TRACE(FATAL, "101-200 Packets: %u",
  5691. pdev->stats.rx_ind_histogram.pkts_101_200);
  5692. DP_TRACE(FATAL, " 201+ Packets: %u",
  5693. pdev->stats.rx_ind_histogram.pkts_201_plus);
  5694. DP_TRACE_STATS(ERROR, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  5695. __func__,
  5696. pdev->soc->wlan_cfg_ctx->tso_enabled,
  5697. pdev->soc->wlan_cfg_ctx->lro_enabled,
  5698. pdev->soc->wlan_cfg_ctx->rx_hash,
  5699. pdev->soc->wlan_cfg_ctx->napi_enabled);
  5700. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  5701. DP_TRACE_STATS(ERROR, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  5702. __func__,
  5703. pdev->soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold,
  5704. pdev->soc->wlan_cfg_ctx->tx_flow_start_queue_offset);
  5705. #endif
  5706. }
  5707. }
  5708. /*
  5709. * dp_txrx_dump_stats() - Dump statistics
  5710. * @value - Statistics option
  5711. */
  5712. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  5713. enum qdf_stats_verbosity_level level)
  5714. {
  5715. struct dp_soc *soc =
  5716. (struct dp_soc *)psoc;
  5717. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5718. if (!soc) {
  5719. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5720. "%s: soc is NULL", __func__);
  5721. return QDF_STATUS_E_INVAL;
  5722. }
  5723. switch (value) {
  5724. case CDP_TXRX_PATH_STATS:
  5725. dp_txrx_path_stats(soc);
  5726. break;
  5727. case CDP_RX_RING_STATS:
  5728. dp_print_per_ring_stats(soc);
  5729. break;
  5730. case CDP_TXRX_TSO_STATS:
  5731. /* TODO: NOT IMPLEMENTED */
  5732. break;
  5733. case CDP_DUMP_TX_FLOW_POOL_INFO:
  5734. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  5735. break;
  5736. case CDP_DP_NAPI_STATS:
  5737. dp_print_napi_stats(soc);
  5738. break;
  5739. case CDP_TXRX_DESC_STATS:
  5740. /* TODO: NOT IMPLEMENTED */
  5741. break;
  5742. default:
  5743. status = QDF_STATUS_E_INVAL;
  5744. break;
  5745. }
  5746. return status;
  5747. }
  5748. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  5749. /**
  5750. * dp_update_flow_control_parameters() - API to store datapath
  5751. * config parameters
  5752. * @soc: soc handle
  5753. * @cfg: ini parameter handle
  5754. *
  5755. * Return: void
  5756. */
  5757. static inline
  5758. void dp_update_flow_control_parameters(struct dp_soc *soc,
  5759. struct cdp_config_params *params)
  5760. {
  5761. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  5762. params->tx_flow_stop_queue_threshold;
  5763. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  5764. params->tx_flow_start_queue_offset;
  5765. }
  5766. #else
  5767. static inline
  5768. void dp_update_flow_control_parameters(struct dp_soc *soc,
  5769. struct cdp_config_params *params)
  5770. {
  5771. }
  5772. #endif
  5773. /**
  5774. * dp_update_config_parameters() - API to store datapath
  5775. * config parameters
  5776. * @soc: soc handle
  5777. * @cfg: ini parameter handle
  5778. *
  5779. * Return: status
  5780. */
  5781. static
  5782. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  5783. struct cdp_config_params *params)
  5784. {
  5785. struct dp_soc *soc = (struct dp_soc *)psoc;
  5786. if (!(soc)) {
  5787. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5788. "%s: Invalid handle", __func__);
  5789. return QDF_STATUS_E_INVAL;
  5790. }
  5791. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  5792. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  5793. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  5794. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  5795. params->tcp_udp_checksumoffload;
  5796. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  5797. dp_update_flow_control_parameters(soc, params);
  5798. return QDF_STATUS_SUCCESS;
  5799. }
  5800. /**
  5801. * dp_txrx_set_wds_rx_policy() - API to store datapath
  5802. * config parameters
  5803. * @vdev_handle - datapath vdev handle
  5804. * @cfg: ini parameter handle
  5805. *
  5806. * Return: status
  5807. */
  5808. #ifdef WDS_VENDOR_EXTENSION
  5809. void
  5810. dp_txrx_set_wds_rx_policy(
  5811. struct cdp_vdev *vdev_handle,
  5812. u_int32_t val)
  5813. {
  5814. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5815. struct dp_peer *peer;
  5816. if (vdev->opmode == wlan_op_mode_ap) {
  5817. /* for ap, set it on bss_peer */
  5818. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5819. if (peer->bss_peer) {
  5820. peer->wds_ecm.wds_rx_filter = 1;
  5821. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  5822. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  5823. break;
  5824. }
  5825. }
  5826. } else if (vdev->opmode == wlan_op_mode_sta) {
  5827. peer = TAILQ_FIRST(&vdev->peer_list);
  5828. peer->wds_ecm.wds_rx_filter = 1;
  5829. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  5830. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  5831. }
  5832. }
  5833. /**
  5834. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  5835. *
  5836. * @peer_handle - datapath peer handle
  5837. * @wds_tx_ucast: policy for unicast transmission
  5838. * @wds_tx_mcast: policy for multicast transmission
  5839. *
  5840. * Return: void
  5841. */
  5842. void
  5843. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  5844. int wds_tx_ucast, int wds_tx_mcast)
  5845. {
  5846. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5847. if (wds_tx_ucast || wds_tx_mcast) {
  5848. peer->wds_enabled = 1;
  5849. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  5850. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  5851. } else {
  5852. peer->wds_enabled = 0;
  5853. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  5854. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  5855. }
  5856. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5857. FL("Policy Update set to :\
  5858. peer->wds_enabled %d\
  5859. peer->wds_ecm.wds_tx_ucast_4addr %d\
  5860. peer->wds_ecm.wds_tx_mcast_4addr %d\n"),
  5861. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  5862. peer->wds_ecm.wds_tx_mcast_4addr);
  5863. return;
  5864. }
  5865. #endif
  5866. static struct cdp_wds_ops dp_ops_wds = {
  5867. .vdev_set_wds = dp_vdev_set_wds,
  5868. #ifdef WDS_VENDOR_EXTENSION
  5869. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  5870. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  5871. #endif
  5872. };
  5873. /*
  5874. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  5875. * @soc - datapath soc handle
  5876. * @peer - datapath peer handle
  5877. *
  5878. * Delete the AST entries belonging to a peer
  5879. */
  5880. #ifdef FEATURE_AST
  5881. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  5882. struct dp_peer *peer)
  5883. {
  5884. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  5885. qdf_spin_lock_bh(&soc->ast_lock);
  5886. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  5887. dp_peer_del_ast(soc, ast_entry);
  5888. qdf_spin_unlock_bh(&soc->ast_lock);
  5889. }
  5890. #else
  5891. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  5892. struct dp_peer *peer)
  5893. {
  5894. }
  5895. #endif
  5896. /*
  5897. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  5898. * @vdev_handle - datapath vdev handle
  5899. * @callback - callback function
  5900. * @ctxt: callback context
  5901. *
  5902. */
  5903. static void
  5904. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  5905. ol_txrx_data_tx_cb callback, void *ctxt)
  5906. {
  5907. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5908. vdev->tx_non_std_data_callback.func = callback;
  5909. vdev->tx_non_std_data_callback.ctxt = ctxt;
  5910. }
  5911. /**
  5912. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  5913. * @pdev_hdl: datapath pdev handle
  5914. *
  5915. * Return: opaque pointer to dp txrx handle
  5916. */
  5917. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  5918. {
  5919. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  5920. return pdev->dp_txrx_handle;
  5921. }
  5922. /**
  5923. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  5924. * @pdev_hdl: datapath pdev handle
  5925. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  5926. *
  5927. * Return: void
  5928. */
  5929. static void
  5930. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  5931. {
  5932. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  5933. pdev->dp_txrx_handle = dp_txrx_hdl;
  5934. }
  5935. /**
  5936. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  5937. * @soc_handle: datapath soc handle
  5938. *
  5939. * Return: opaque pointer to external dp (non-core DP)
  5940. */
  5941. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  5942. {
  5943. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  5944. return soc->external_txrx_handle;
  5945. }
  5946. /**
  5947. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  5948. * @soc_handle: datapath soc handle
  5949. * @txrx_handle: opaque pointer to external dp (non-core DP)
  5950. *
  5951. * Return: void
  5952. */
  5953. static void
  5954. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  5955. {
  5956. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  5957. soc->external_txrx_handle = txrx_handle;
  5958. }
  5959. #ifdef FEATURE_AST
  5960. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  5961. {
  5962. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  5963. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  5964. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  5965. /*
  5966. * For BSS peer, new peer is not created on alloc_node if the
  5967. * peer with same address already exists , instead refcnt is
  5968. * increased for existing peer. Correspondingly in delete path,
  5969. * only refcnt is decreased; and peer is only deleted , when all
  5970. * references are deleted. So delete_in_progress should not be set
  5971. * for bss_peer, unless only 2 reference remains (peer map reference
  5972. * and peer hash table reference).
  5973. */
  5974. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  5975. return;
  5976. }
  5977. peer->delete_in_progress = true;
  5978. dp_peer_delete_ast_entries(soc, peer);
  5979. }
  5980. #endif
  5981. #ifdef ATH_SUPPORT_NAC_RSSI
  5982. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  5983. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  5984. uint8_t chan_num)
  5985. {
  5986. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5987. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5988. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  5989. pdev->nac_rssi_filtering = 1;
  5990. /* Store address of NAC (neighbour peer) which will be checked
  5991. * against TA of received packets.
  5992. */
  5993. if (cmd == CDP_NAC_PARAM_ADD) {
  5994. qdf_mem_copy(vdev->cdp_nac_rssi.client_mac,
  5995. client_macaddr, DP_MAC_ADDR_LEN);
  5996. vdev->cdp_nac_rssi_enabled = 1;
  5997. } else if (cmd == CDP_NAC_PARAM_DEL) {
  5998. if (!qdf_mem_cmp(vdev->cdp_nac_rssi.client_mac,
  5999. client_macaddr, DP_MAC_ADDR_LEN)) {
  6000. /* delete this peer from the list */
  6001. qdf_mem_zero(vdev->cdp_nac_rssi.client_mac,
  6002. DP_MAC_ADDR_LEN);
  6003. }
  6004. vdev->cdp_nac_rssi_enabled = 0;
  6005. }
  6006. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  6007. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  6008. (vdev->pdev->osif_pdev, vdev->vdev_id, cmd, bssid);
  6009. return QDF_STATUS_SUCCESS;
  6010. }
  6011. #endif
  6012. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  6013. uint32_t max_peers)
  6014. {
  6015. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  6016. soc->max_peers = max_peers;
  6017. qdf_print ("%s max_peers %u\n", __func__, max_peers);
  6018. if (dp_peer_find_attach(soc))
  6019. return QDF_STATUS_E_FAILURE;
  6020. return QDF_STATUS_SUCCESS;
  6021. }
  6022. static struct cdp_cmn_ops dp_ops_cmn = {
  6023. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  6024. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  6025. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  6026. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  6027. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  6028. .txrx_peer_create = dp_peer_create_wifi3,
  6029. .txrx_peer_setup = dp_peer_setup_wifi3,
  6030. #ifdef FEATURE_AST
  6031. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  6032. #else
  6033. .txrx_peer_teardown = NULL,
  6034. #endif
  6035. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  6036. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  6037. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  6038. .txrx_peer_ast_hash_find = dp_peer_ast_hash_find_wifi3,
  6039. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  6040. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  6041. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  6042. .txrx_peer_delete = dp_peer_delete_wifi3,
  6043. .txrx_vdev_register = dp_vdev_register_wifi3,
  6044. .txrx_soc_detach = dp_soc_detach_wifi3,
  6045. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  6046. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  6047. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  6048. .txrx_ath_getstats = dp_get_device_stats,
  6049. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  6050. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  6051. .delba_process = dp_delba_process_wifi3,
  6052. .set_addba_response = dp_set_addba_response,
  6053. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  6054. .flush_cache_rx_queue = NULL,
  6055. /* TODO: get API's for dscp-tid need to be added*/
  6056. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  6057. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  6058. .txrx_stats_request = dp_txrx_stats_request,
  6059. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  6060. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  6061. .txrx_set_nac = dp_set_nac,
  6062. .txrx_get_tx_pending = dp_get_tx_pending,
  6063. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  6064. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  6065. .display_stats = dp_txrx_dump_stats,
  6066. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  6067. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  6068. #ifdef DP_INTR_POLL_BASED
  6069. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  6070. #else
  6071. .txrx_intr_attach = dp_soc_interrupt_attach,
  6072. #endif
  6073. .txrx_intr_detach = dp_soc_interrupt_detach,
  6074. .set_pn_check = dp_set_pn_check_wifi3,
  6075. .update_config_parameters = dp_update_config_parameters,
  6076. /* TODO: Add other functions */
  6077. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  6078. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  6079. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  6080. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  6081. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  6082. .tx_send = dp_tx_send,
  6083. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  6084. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  6085. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  6086. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  6087. };
  6088. static struct cdp_ctrl_ops dp_ops_ctrl = {
  6089. .txrx_peer_authorize = dp_peer_authorize,
  6090. #ifdef QCA_SUPPORT_SON
  6091. .txrx_set_inact_params = dp_set_inact_params,
  6092. .txrx_start_inact_timer = dp_start_inact_timer,
  6093. .txrx_set_overload = dp_set_overload,
  6094. .txrx_peer_is_inact = dp_peer_is_inact,
  6095. .txrx_mark_peer_inact = dp_mark_peer_inact,
  6096. #endif
  6097. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  6098. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  6099. #ifdef MESH_MODE_SUPPORT
  6100. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  6101. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  6102. #endif
  6103. .txrx_set_vdev_param = dp_set_vdev_param,
  6104. .txrx_peer_set_nawds = dp_peer_set_nawds,
  6105. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  6106. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  6107. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  6108. .txrx_update_filter_neighbour_peers =
  6109. dp_update_filter_neighbour_peers,
  6110. .txrx_get_sec_type = dp_get_sec_type,
  6111. /* TODO: Add other functions */
  6112. .txrx_wdi_event_sub = dp_wdi_event_sub,
  6113. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  6114. #ifdef WDI_EVENT_ENABLE
  6115. .txrx_get_pldev = dp_get_pldev,
  6116. #endif
  6117. .txrx_set_pdev_param = dp_set_pdev_param,
  6118. #ifdef ATH_SUPPORT_NAC_RSSI
  6119. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  6120. #endif
  6121. };
  6122. static struct cdp_me_ops dp_ops_me = {
  6123. #ifdef ATH_SUPPORT_IQUE
  6124. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  6125. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  6126. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  6127. #endif
  6128. };
  6129. static struct cdp_mon_ops dp_ops_mon = {
  6130. .txrx_monitor_set_filter_ucast_data = NULL,
  6131. .txrx_monitor_set_filter_mcast_data = NULL,
  6132. .txrx_monitor_set_filter_non_data = NULL,
  6133. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  6134. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  6135. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  6136. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  6137. /* Added support for HK advance filter */
  6138. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  6139. };
  6140. static struct cdp_host_stats_ops dp_ops_host_stats = {
  6141. .txrx_per_peer_stats = dp_get_host_peer_stats,
  6142. .get_fw_peer_stats = dp_get_fw_peer_stats,
  6143. .get_htt_stats = dp_get_htt_stats,
  6144. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  6145. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  6146. .txrx_stats_publish = dp_txrx_stats_publish,
  6147. /* TODO */
  6148. };
  6149. static struct cdp_raw_ops dp_ops_raw = {
  6150. /* TODO */
  6151. };
  6152. #ifdef CONFIG_WIN
  6153. static struct cdp_pflow_ops dp_ops_pflow = {
  6154. /* TODO */
  6155. };
  6156. #endif /* CONFIG_WIN */
  6157. #ifdef FEATURE_RUNTIME_PM
  6158. /**
  6159. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  6160. * @opaque_pdev: DP pdev context
  6161. *
  6162. * DP is ready to runtime suspend if there are no pending TX packets.
  6163. *
  6164. * Return: QDF_STATUS
  6165. */
  6166. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  6167. {
  6168. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6169. struct dp_soc *soc = pdev->soc;
  6170. /* Call DP TX flow control API to check if there is any
  6171. pending packets */
  6172. if (soc->intr_mode == DP_INTR_POLL)
  6173. qdf_timer_stop(&soc->int_timer);
  6174. return QDF_STATUS_SUCCESS;
  6175. }
  6176. /**
  6177. * dp_runtime_resume() - ensure DP is ready to runtime resume
  6178. * @opaque_pdev: DP pdev context
  6179. *
  6180. * Resume DP for runtime PM.
  6181. *
  6182. * Return: QDF_STATUS
  6183. */
  6184. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  6185. {
  6186. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6187. struct dp_soc *soc = pdev->soc;
  6188. void *hal_srng;
  6189. int i;
  6190. if (soc->intr_mode == DP_INTR_POLL)
  6191. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6192. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  6193. hal_srng = soc->tcl_data_ring[i].hal_srng;
  6194. if (hal_srng) {
  6195. /* We actually only need to acquire the lock */
  6196. hal_srng_access_start(soc->hal_soc, hal_srng);
  6197. /* Update SRC ring head pointer for HW to send
  6198. all pending packets */
  6199. hal_srng_access_end(soc->hal_soc, hal_srng);
  6200. }
  6201. }
  6202. return QDF_STATUS_SUCCESS;
  6203. }
  6204. #endif /* FEATURE_RUNTIME_PM */
  6205. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  6206. {
  6207. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6208. struct dp_soc *soc = pdev->soc;
  6209. if (soc->intr_mode == DP_INTR_POLL)
  6210. qdf_timer_stop(&soc->int_timer);
  6211. return QDF_STATUS_SUCCESS;
  6212. }
  6213. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  6214. {
  6215. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6216. struct dp_soc *soc = pdev->soc;
  6217. if (soc->intr_mode == DP_INTR_POLL)
  6218. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6219. return QDF_STATUS_SUCCESS;
  6220. }
  6221. #ifndef CONFIG_WIN
  6222. static struct cdp_misc_ops dp_ops_misc = {
  6223. .tx_non_std = dp_tx_non_std,
  6224. .get_opmode = dp_get_opmode,
  6225. #ifdef FEATURE_RUNTIME_PM
  6226. .runtime_suspend = dp_runtime_suspend,
  6227. .runtime_resume = dp_runtime_resume,
  6228. #endif /* FEATURE_RUNTIME_PM */
  6229. .pkt_log_init = dp_pkt_log_init,
  6230. .pkt_log_con_service = dp_pkt_log_con_service,
  6231. };
  6232. static struct cdp_flowctl_ops dp_ops_flowctl = {
  6233. /* WIFI 3.0 DP implement as required. */
  6234. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6235. .flow_pool_map_handler = dp_tx_flow_pool_map,
  6236. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  6237. .register_pause_cb = dp_txrx_register_pause_cb,
  6238. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  6239. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  6240. };
  6241. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  6242. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6243. };
  6244. #ifdef IPA_OFFLOAD
  6245. static struct cdp_ipa_ops dp_ops_ipa = {
  6246. .ipa_get_resource = dp_ipa_get_resource,
  6247. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  6248. .ipa_op_response = dp_ipa_op_response,
  6249. .ipa_register_op_cb = dp_ipa_register_op_cb,
  6250. .ipa_get_stat = dp_ipa_get_stat,
  6251. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  6252. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  6253. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  6254. .ipa_setup = dp_ipa_setup,
  6255. .ipa_cleanup = dp_ipa_cleanup,
  6256. .ipa_setup_iface = dp_ipa_setup_iface,
  6257. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  6258. .ipa_enable_pipes = dp_ipa_enable_pipes,
  6259. .ipa_disable_pipes = dp_ipa_disable_pipes,
  6260. .ipa_set_perf_level = dp_ipa_set_perf_level
  6261. };
  6262. #endif
  6263. static struct cdp_bus_ops dp_ops_bus = {
  6264. .bus_suspend = dp_bus_suspend,
  6265. .bus_resume = dp_bus_resume
  6266. };
  6267. static struct cdp_ocb_ops dp_ops_ocb = {
  6268. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6269. };
  6270. static struct cdp_throttle_ops dp_ops_throttle = {
  6271. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6272. };
  6273. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  6274. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6275. };
  6276. static struct cdp_cfg_ops dp_ops_cfg = {
  6277. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6278. };
  6279. /*
  6280. * dp_wrapper_peer_get_ref_by_addr - wrapper function to get to peer
  6281. * @dev: physical device instance
  6282. * @peer_mac_addr: peer mac address
  6283. * @local_id: local id for the peer
  6284. * @debug_id: to track enum peer access
  6285. * Return: peer instance pointer
  6286. */
  6287. static inline void *
  6288. dp_wrapper_peer_get_ref_by_addr(struct cdp_pdev *dev, u8 *peer_mac_addr,
  6289. u8 *local_id,
  6290. enum peer_debug_id_type debug_id)
  6291. {
  6292. /*
  6293. * Currently this function does not implement the "get ref"
  6294. * functionality and is mapped to dp_find_peer_by_addr which does not
  6295. * increment the peer ref count. So the peer state is uncertain after
  6296. * calling this API. The functionality needs to be implemented.
  6297. * Accordingly the corresponding release_ref function is NULL.
  6298. */
  6299. return dp_find_peer_by_addr(dev, peer_mac_addr, local_id);
  6300. }
  6301. static struct cdp_peer_ops dp_ops_peer = {
  6302. .register_peer = dp_register_peer,
  6303. .clear_peer = dp_clear_peer,
  6304. .find_peer_by_addr = dp_find_peer_by_addr,
  6305. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  6306. .peer_get_ref_by_addr = dp_wrapper_peer_get_ref_by_addr,
  6307. .peer_release_ref = NULL,
  6308. .local_peer_id = dp_local_peer_id,
  6309. .peer_find_by_local_id = dp_peer_find_by_local_id,
  6310. .peer_state_update = dp_peer_state_update,
  6311. .get_vdevid = dp_get_vdevid,
  6312. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  6313. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  6314. .get_vdev_for_peer = dp_get_vdev_for_peer,
  6315. .get_peer_state = dp_get_peer_state,
  6316. .last_assoc_received = dp_get_last_assoc_received,
  6317. .last_disassoc_received = dp_get_last_disassoc_received,
  6318. .last_deauth_received = dp_get_last_deauth_received,
  6319. };
  6320. #endif
  6321. static struct cdp_ops dp_txrx_ops = {
  6322. .cmn_drv_ops = &dp_ops_cmn,
  6323. .ctrl_ops = &dp_ops_ctrl,
  6324. .me_ops = &dp_ops_me,
  6325. .mon_ops = &dp_ops_mon,
  6326. .host_stats_ops = &dp_ops_host_stats,
  6327. .wds_ops = &dp_ops_wds,
  6328. .raw_ops = &dp_ops_raw,
  6329. #ifdef CONFIG_WIN
  6330. .pflow_ops = &dp_ops_pflow,
  6331. #endif /* CONFIG_WIN */
  6332. #ifndef CONFIG_WIN
  6333. .misc_ops = &dp_ops_misc,
  6334. .cfg_ops = &dp_ops_cfg,
  6335. .flowctl_ops = &dp_ops_flowctl,
  6336. .l_flowctl_ops = &dp_ops_l_flowctl,
  6337. #ifdef IPA_OFFLOAD
  6338. .ipa_ops = &dp_ops_ipa,
  6339. #endif
  6340. .bus_ops = &dp_ops_bus,
  6341. .ocb_ops = &dp_ops_ocb,
  6342. .peer_ops = &dp_ops_peer,
  6343. .throttle_ops = &dp_ops_throttle,
  6344. .mob_stats_ops = &dp_ops_mob_stats,
  6345. #endif
  6346. };
  6347. /*
  6348. * dp_soc_set_txrx_ring_map()
  6349. * @dp_soc: DP handler for soc
  6350. *
  6351. * Return: Void
  6352. */
  6353. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  6354. {
  6355. uint32_t i;
  6356. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  6357. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_DEFAULT_MAP][i];
  6358. }
  6359. }
  6360. /*
  6361. * dp_soc_attach_wifi3() - Attach txrx SOC
  6362. * @ctrl_psoc: Opaque SOC handle from control plane
  6363. * @htc_handle: Opaque HTC handle
  6364. * @hif_handle: Opaque HIF handle
  6365. * @qdf_osdev: QDF device
  6366. *
  6367. * Return: DP SOC handle on success, NULL on failure
  6368. */
  6369. /*
  6370. * Local prototype added to temporarily address warning caused by
  6371. * -Wmissing-prototypes. A more correct solution, namely to expose
  6372. * a prototype in an appropriate header file, will come later.
  6373. */
  6374. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  6375. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  6376. struct ol_if_ops *ol_ops);
  6377. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  6378. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  6379. struct ol_if_ops *ol_ops)
  6380. {
  6381. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  6382. if (!soc) {
  6383. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6384. FL("DP SOC memory allocation failed"));
  6385. goto fail0;
  6386. }
  6387. soc->cdp_soc.ops = &dp_txrx_ops;
  6388. soc->cdp_soc.ol_ops = ol_ops;
  6389. soc->ctrl_psoc = ctrl_psoc;
  6390. soc->osdev = qdf_osdev;
  6391. soc->hif_handle = hif_handle;
  6392. soc->hal_soc = hif_get_hal_handle(hif_handle);
  6393. soc->htt_handle = htt_soc_attach(soc, ctrl_psoc, htc_handle,
  6394. soc->hal_soc, qdf_osdev);
  6395. if (!soc->htt_handle) {
  6396. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6397. FL("HTT attach failed"));
  6398. goto fail1;
  6399. }
  6400. soc->wlan_cfg_ctx = wlan_cfg_soc_attach();
  6401. if (!soc->wlan_cfg_ctx) {
  6402. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6403. FL("wlan_cfg_soc_attach failed"));
  6404. goto fail2;
  6405. }
  6406. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx, rx_hash);
  6407. soc->cce_disable = false;
  6408. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  6409. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  6410. CDP_CFG_MAX_PEER_ID);
  6411. if (ret != -EINVAL) {
  6412. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  6413. }
  6414. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  6415. CDP_CFG_CCE_DISABLE);
  6416. if (ret == 1)
  6417. soc->cce_disable = true;
  6418. }
  6419. qdf_spinlock_create(&soc->peer_ref_mutex);
  6420. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  6421. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  6422. /* fill the tx/rx cpu ring map*/
  6423. dp_soc_set_txrx_ring_map(soc);
  6424. qdf_spinlock_create(&soc->htt_stats.lock);
  6425. /* initialize work queue for stats processing */
  6426. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  6427. /*Initialize inactivity timer for wifison */
  6428. dp_init_inact_timer(soc);
  6429. return (void *)soc;
  6430. fail2:
  6431. htt_soc_detach(soc->htt_handle);
  6432. fail1:
  6433. qdf_mem_free(soc);
  6434. fail0:
  6435. return NULL;
  6436. }
  6437. /*
  6438. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  6439. *
  6440. * @soc: handle to DP soc
  6441. * @mac_id: MAC id
  6442. *
  6443. * Return: Return pdev corresponding to MAC
  6444. */
  6445. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  6446. {
  6447. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  6448. return soc->pdev_list[mac_id];
  6449. /* Typically for MCL as there only 1 PDEV*/
  6450. return soc->pdev_list[0];
  6451. }
  6452. /*
  6453. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  6454. * @soc: DP SoC context
  6455. * @max_mac_rings: No of MAC rings
  6456. *
  6457. * Return: None
  6458. */
  6459. static
  6460. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  6461. int *max_mac_rings)
  6462. {
  6463. bool dbs_enable = false;
  6464. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  6465. dbs_enable = soc->cdp_soc.ol_ops->
  6466. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  6467. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  6468. }
  6469. /*
  6470. * dp_set_pktlog_wifi3() - attach txrx vdev
  6471. * @pdev: Datapath PDEV handle
  6472. * @event: which event's notifications are being subscribed to
  6473. * @enable: WDI event subscribe or not. (True or False)
  6474. *
  6475. * Return: Success, NULL on failure
  6476. */
  6477. #ifdef WDI_EVENT_ENABLE
  6478. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  6479. bool enable)
  6480. {
  6481. struct dp_soc *soc = pdev->soc;
  6482. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6483. int max_mac_rings = wlan_cfg_get_num_mac_rings
  6484. (pdev->wlan_cfg_ctx);
  6485. uint8_t mac_id = 0;
  6486. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  6487. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  6488. FL("Max_mac_rings %d \n"),
  6489. max_mac_rings);
  6490. if (enable) {
  6491. switch (event) {
  6492. case WDI_EVENT_RX_DESC:
  6493. if (pdev->monitor_vdev) {
  6494. /* Nothing needs to be done if monitor mode is
  6495. * enabled
  6496. */
  6497. return 0;
  6498. }
  6499. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  6500. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  6501. htt_tlv_filter.mpdu_start = 1;
  6502. htt_tlv_filter.msdu_start = 1;
  6503. htt_tlv_filter.msdu_end = 1;
  6504. htt_tlv_filter.mpdu_end = 1;
  6505. htt_tlv_filter.packet_header = 1;
  6506. htt_tlv_filter.attention = 1;
  6507. htt_tlv_filter.ppdu_start = 1;
  6508. htt_tlv_filter.ppdu_end = 1;
  6509. htt_tlv_filter.ppdu_end_user_stats = 1;
  6510. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6511. htt_tlv_filter.ppdu_end_status_done = 1;
  6512. htt_tlv_filter.enable_fp = 1;
  6513. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6514. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6515. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6516. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6517. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6518. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6519. for (mac_id = 0; mac_id < max_mac_rings;
  6520. mac_id++) {
  6521. int mac_for_pdev =
  6522. dp_get_mac_id_for_pdev(mac_id,
  6523. pdev->pdev_id);
  6524. htt_h2t_rx_ring_cfg(soc->htt_handle,
  6525. mac_for_pdev,
  6526. pdev->rxdma_mon_status_ring[mac_id]
  6527. .hal_srng,
  6528. RXDMA_MONITOR_STATUS,
  6529. RX_BUFFER_SIZE,
  6530. &htt_tlv_filter);
  6531. }
  6532. if (soc->reap_timer_init)
  6533. qdf_timer_mod(&soc->mon_reap_timer,
  6534. DP_INTR_POLL_TIMER_MS);
  6535. }
  6536. break;
  6537. case WDI_EVENT_LITE_RX:
  6538. if (pdev->monitor_vdev) {
  6539. /* Nothing needs to be done if monitor mode is
  6540. * enabled
  6541. */
  6542. return 0;
  6543. }
  6544. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  6545. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  6546. htt_tlv_filter.ppdu_start = 1;
  6547. htt_tlv_filter.ppdu_end = 1;
  6548. htt_tlv_filter.ppdu_end_user_stats = 1;
  6549. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6550. htt_tlv_filter.ppdu_end_status_done = 1;
  6551. htt_tlv_filter.mpdu_start = 1;
  6552. htt_tlv_filter.enable_fp = 1;
  6553. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6554. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6555. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6556. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6557. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6558. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6559. for (mac_id = 0; mac_id < max_mac_rings;
  6560. mac_id++) {
  6561. int mac_for_pdev =
  6562. dp_get_mac_id_for_pdev(mac_id,
  6563. pdev->pdev_id);
  6564. htt_h2t_rx_ring_cfg(soc->htt_handle,
  6565. mac_for_pdev,
  6566. pdev->rxdma_mon_status_ring[mac_id]
  6567. .hal_srng,
  6568. RXDMA_MONITOR_STATUS,
  6569. RX_BUFFER_SIZE_PKTLOG_LITE,
  6570. &htt_tlv_filter);
  6571. }
  6572. if (soc->reap_timer_init)
  6573. qdf_timer_mod(&soc->mon_reap_timer,
  6574. DP_INTR_POLL_TIMER_MS);
  6575. }
  6576. break;
  6577. case WDI_EVENT_LITE_T2H:
  6578. if (pdev->monitor_vdev) {
  6579. /* Nothing needs to be done if monitor mode is
  6580. * enabled
  6581. */
  6582. return 0;
  6583. }
  6584. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  6585. int mac_for_pdev = dp_get_mac_id_for_pdev(
  6586. mac_id, pdev->pdev_id);
  6587. pdev->pktlog_ppdu_stats = true;
  6588. dp_h2t_cfg_stats_msg_send(pdev,
  6589. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  6590. mac_for_pdev);
  6591. }
  6592. break;
  6593. default:
  6594. /* Nothing needs to be done for other pktlog types */
  6595. break;
  6596. }
  6597. } else {
  6598. switch (event) {
  6599. case WDI_EVENT_RX_DESC:
  6600. case WDI_EVENT_LITE_RX:
  6601. if (pdev->monitor_vdev) {
  6602. /* Nothing needs to be done if monitor mode is
  6603. * enabled
  6604. */
  6605. return 0;
  6606. }
  6607. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  6608. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  6609. for (mac_id = 0; mac_id < max_mac_rings;
  6610. mac_id++) {
  6611. int mac_for_pdev =
  6612. dp_get_mac_id_for_pdev(mac_id,
  6613. pdev->pdev_id);
  6614. htt_h2t_rx_ring_cfg(soc->htt_handle,
  6615. mac_for_pdev,
  6616. pdev->rxdma_mon_status_ring[mac_id]
  6617. .hal_srng,
  6618. RXDMA_MONITOR_STATUS,
  6619. RX_BUFFER_SIZE,
  6620. &htt_tlv_filter);
  6621. }
  6622. if (soc->reap_timer_init)
  6623. qdf_timer_stop(&soc->mon_reap_timer);
  6624. }
  6625. break;
  6626. case WDI_EVENT_LITE_T2H:
  6627. if (pdev->monitor_vdev) {
  6628. /* Nothing needs to be done if monitor mode is
  6629. * enabled
  6630. */
  6631. return 0;
  6632. }
  6633. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  6634. * passing value 0. Once these macros will define in htt
  6635. * header file will use proper macros
  6636. */
  6637. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  6638. int mac_for_pdev =
  6639. dp_get_mac_id_for_pdev(mac_id,
  6640. pdev->pdev_id);
  6641. pdev->pktlog_ppdu_stats = false;
  6642. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6643. dp_h2t_cfg_stats_msg_send(pdev, 0,
  6644. mac_for_pdev);
  6645. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  6646. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  6647. mac_for_pdev);
  6648. } else if (pdev->enhanced_stats_en) {
  6649. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  6650. mac_for_pdev);
  6651. }
  6652. }
  6653. break;
  6654. default:
  6655. /* Nothing needs to be done for other pktlog types */
  6656. break;
  6657. }
  6658. }
  6659. return 0;
  6660. }
  6661. #endif
  6662. #ifdef CONFIG_MCL
  6663. /*
  6664. * dp_service_mon_rings()- timer to reap monitor rings
  6665. * reqd as we are not getting ppdu end interrupts
  6666. * @arg: SoC Handle
  6667. *
  6668. * Return:
  6669. *
  6670. */
  6671. static void dp_service_mon_rings(void *arg)
  6672. {
  6673. struct dp_soc *soc = (struct dp_soc *) arg;
  6674. int ring = 0, work_done, mac_id;
  6675. struct dp_pdev *pdev = NULL;
  6676. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  6677. pdev = soc->pdev_list[ring];
  6678. if (pdev == NULL)
  6679. continue;
  6680. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6681. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6682. pdev->pdev_id);
  6683. work_done = dp_mon_process(soc, mac_for_pdev,
  6684. QCA_NAPI_BUDGET);
  6685. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  6686. FL("Reaped %d descs from Monitor rings"),
  6687. work_done);
  6688. }
  6689. }
  6690. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  6691. }
  6692. #ifndef REMOVE_PKT_LOG
  6693. /**
  6694. * dp_pkt_log_init() - API to initialize packet log
  6695. * @ppdev: physical device handle
  6696. * @scn: HIF context
  6697. *
  6698. * Return: none
  6699. */
  6700. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  6701. {
  6702. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  6703. if (handle->pkt_log_init) {
  6704. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6705. "%s: Packet log not initialized", __func__);
  6706. return;
  6707. }
  6708. pktlog_sethandle(&handle->pl_dev, scn);
  6709. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  6710. if (pktlogmod_init(scn)) {
  6711. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6712. "%s: pktlogmod_init failed", __func__);
  6713. handle->pkt_log_init = false;
  6714. } else {
  6715. handle->pkt_log_init = true;
  6716. }
  6717. }
  6718. /**
  6719. * dp_pkt_log_con_service() - connect packet log service
  6720. * @ppdev: physical device handle
  6721. * @scn: device context
  6722. *
  6723. * Return: none
  6724. */
  6725. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  6726. {
  6727. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  6728. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  6729. pktlog_htc_attach();
  6730. }
  6731. /**
  6732. * dp_pktlogmod_exit() - API to cleanup pktlog info
  6733. * @handle: Pdev handle
  6734. *
  6735. * Return: none
  6736. */
  6737. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  6738. {
  6739. void *scn = (void *)handle->soc->hif_handle;
  6740. if (!scn) {
  6741. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6742. "%s: Invalid hif(scn) handle", __func__);
  6743. return;
  6744. }
  6745. pktlogmod_exit(scn);
  6746. handle->pkt_log_init = false;
  6747. }
  6748. #endif
  6749. #else
  6750. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  6751. #endif