dp_main.c 150 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442
  1. /*
  2. * Copyright (c) 2016-2017 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_api.h>
  24. #include <hif.h>
  25. #include <htt.h>
  26. #include <wdi_event.h>
  27. #include <queue.h>
  28. #include "dp_htt.h"
  29. #include "dp_types.h"
  30. #include "dp_internal.h"
  31. #include "dp_tx.h"
  32. #include "dp_tx_desc.h"
  33. #include "dp_rx.h"
  34. #include <cdp_txrx_handle.h>
  35. #include <wlan_cfg.h>
  36. #include "cdp_txrx_cmn_struct.h"
  37. #include <qdf_util.h>
  38. #include "dp_peer.h"
  39. #include "dp_rx_mon.h"
  40. #include "htt_stats.h"
  41. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  42. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  43. #include "cdp_txrx_flow_ctrl_v2.h"
  44. #else
  45. static inline void
  46. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  47. {
  48. return;
  49. }
  50. #endif
  51. #include <ol_cfg.h>
  52. #include "dp_ipa.h"
  53. #define DP_INTR_POLL_TIMER_MS 10
  54. #define DP_WDS_AGING_TIMER_DEFAULT_MS 120000
  55. #define DP_MCS_LENGTH (6*MAX_MCS)
  56. #define DP_NSS_LENGTH (6*SS_COUNT)
  57. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  58. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  59. #define DP_MAX_MCS_STRING_LEN 30
  60. #define DP_CURR_FW_STATS_AVAIL 19
  61. #define DP_HTT_DBG_EXT_STATS_MAX 256
  62. #ifdef IPA_OFFLOAD
  63. /* Exclude IPA rings from the interrupt context */
  64. #define TX_RING_MASK_VAL 0x7
  65. #define RX_RING_MASK_VAL 0x7
  66. #else
  67. #define TX_RING_MASK_VAL 0xF
  68. #define RX_RING_MASK_VAL 0xF
  69. #endif
  70. bool rx_hash = 1;
  71. qdf_declare_param(rx_hash, bool);
  72. /**
  73. * default_dscp_tid_map - Default DSCP-TID mapping
  74. *
  75. * DSCP TID AC
  76. * 000000 0 WME_AC_BE
  77. * 001000 1 WME_AC_BK
  78. * 010000 1 WME_AC_BK
  79. * 011000 0 WME_AC_BE
  80. * 100000 5 WME_AC_VI
  81. * 101000 5 WME_AC_VI
  82. * 110000 6 WME_AC_VO
  83. * 111000 6 WME_AC_VO
  84. */
  85. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  86. 0, 0, 0, 0, 0, 0, 0, 0,
  87. 1, 1, 1, 1, 1, 1, 1, 1,
  88. 1, 1, 1, 1, 1, 1, 1, 1,
  89. 0, 0, 0, 0, 0, 0, 0, 0,
  90. 5, 5, 5, 5, 5, 5, 5, 5,
  91. 5, 5, 5, 5, 5, 5, 5, 5,
  92. 6, 6, 6, 6, 6, 6, 6, 6,
  93. 6, 6, 6, 6, 6, 6, 6, 6,
  94. };
  95. /*
  96. * struct dp_rate_debug
  97. *
  98. * @mcs_type: print string for a given mcs
  99. * @valid: valid mcs rate?
  100. */
  101. struct dp_rate_debug {
  102. char mcs_type[DP_MAX_MCS_STRING_LEN];
  103. uint8_t valid;
  104. };
  105. #define MCS_VALID 1
  106. #define MCS_INVALID 0
  107. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  108. {
  109. {"CCK 11 Mbps Long ", MCS_VALID},
  110. {"CCK 5.5 Mbps Long ", MCS_VALID},
  111. {"CCK 2 Mbps Long ", MCS_VALID},
  112. {"CCK 1 Mbps Long ", MCS_VALID},
  113. {"CCK 11 Mbps Short ", MCS_VALID},
  114. {"CCK 5.5 Mbps Short", MCS_VALID},
  115. {"CCK 2 Mbps Short ", MCS_VALID},
  116. {"INVALID ", MCS_INVALID},
  117. {"INVALID ", MCS_INVALID},
  118. {"INVALID ", MCS_INVALID},
  119. {"INVALID ", MCS_INVALID},
  120. {"INVALID ", MCS_INVALID},
  121. {"INVALID ", MCS_VALID},
  122. },
  123. {
  124. {"OFDM 48 Mbps", MCS_VALID},
  125. {"OFDM 24 Mbps", MCS_VALID},
  126. {"OFDM 12 Mbps", MCS_VALID},
  127. {"OFDM 6 Mbps ", MCS_VALID},
  128. {"OFDM 54 Mbps", MCS_VALID},
  129. {"OFDM 36 Mbps", MCS_VALID},
  130. {"OFDM 18 Mbps", MCS_VALID},
  131. {"OFDM 9 Mbps ", MCS_VALID},
  132. {"INVALID ", MCS_INVALID},
  133. {"INVALID ", MCS_INVALID},
  134. {"INVALID ", MCS_INVALID},
  135. {"INVALID ", MCS_INVALID},
  136. {"INVALID ", MCS_VALID},
  137. },
  138. {
  139. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  140. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  141. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  142. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  143. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  144. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  145. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  146. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  147. {"INVALID ", MCS_INVALID},
  148. {"INVALID ", MCS_INVALID},
  149. {"INVALID ", MCS_INVALID},
  150. {"INVALID ", MCS_INVALID},
  151. {"INVALID ", MCS_VALID},
  152. },
  153. {
  154. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  155. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  156. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  157. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  158. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  159. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  160. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  161. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  162. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  163. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  164. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  165. {"VHT MCS 10 (1024-QAM 5/6)", MCS_VALID},
  166. {"INVALID ", MCS_VALID},
  167. },
  168. {
  169. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  170. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  171. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  172. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  173. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  174. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  175. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  176. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  177. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  178. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  179. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  180. {"HE MCS 10 (1024-QAM 5/6)", MCS_VALID},
  181. {"INVALID ", MCS_VALID},
  182. }
  183. };
  184. /**
  185. * @brief Cpu ring map types
  186. */
  187. enum dp_cpu_ring_map_types {
  188. DP_DEFAULT_MAP,
  189. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  190. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  191. DP_NSS_ALL_RADIO_OFFLOADED_MAP,
  192. DP_CPU_RING_MAP_MAX
  193. };
  194. /**
  195. * @brief Cpu to tx ring map
  196. */
  197. static uint8_t dp_cpu_ring_map[DP_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  198. {0x0, 0x1, 0x2, 0x0},
  199. {0x1, 0x2, 0x1, 0x2},
  200. {0x0, 0x2, 0x0, 0x2},
  201. {0x2, 0x2, 0x2, 0x2}
  202. };
  203. /**
  204. * @brief Select the type of statistics
  205. */
  206. enum dp_stats_type {
  207. STATS_FW = 0,
  208. STATS_HOST = 1,
  209. STATS_TYPE_MAX = 2,
  210. };
  211. /**
  212. * @brief General Firmware statistics options
  213. *
  214. */
  215. enum dp_fw_stats {
  216. TXRX_FW_STATS_INVALID = -1,
  217. };
  218. /**
  219. * dp_stats_mapping_table - Firmware and Host statistics
  220. * currently supported
  221. */
  222. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  223. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  224. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  225. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  226. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  227. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  228. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  229. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  230. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  231. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  232. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  233. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  234. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  235. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  236. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  237. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  238. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  239. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  240. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  241. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  242. /* Last ENUM for HTT FW STATS */
  243. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  244. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  245. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  246. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  247. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  248. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  249. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  250. };
  251. /**
  252. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  253. * @ring_num: ring num of the ring being queried
  254. * @grp_mask: the grp_mask array for the ring type in question.
  255. *
  256. * The grp_mask array is indexed by group number and the bit fields correspond
  257. * to ring numbers. We are finding which interrupt group a ring belongs to.
  258. *
  259. * Return: the index in the grp_mask array with the ring number.
  260. * -QDF_STATUS_E_NOENT if no entry is found
  261. */
  262. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  263. {
  264. int ext_group_num;
  265. int mask = 1 << ring_num;
  266. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  267. ext_group_num++) {
  268. if (mask & grp_mask[ext_group_num])
  269. return ext_group_num;
  270. }
  271. return -QDF_STATUS_E_NOENT;
  272. }
  273. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  274. enum hal_ring_type ring_type,
  275. int ring_num)
  276. {
  277. int *grp_mask;
  278. switch (ring_type) {
  279. case WBM2SW_RELEASE:
  280. /* dp_tx_comp_handler - soc->tx_comp_ring */
  281. if (ring_num < 3)
  282. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  283. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  284. else if (ring_num == 3) {
  285. /* sw treats this as a separate ring type */
  286. grp_mask = &soc->wlan_cfg_ctx->
  287. int_rx_wbm_rel_ring_mask[0];
  288. ring_num = 0;
  289. } else {
  290. qdf_assert(0);
  291. return -QDF_STATUS_E_NOENT;
  292. }
  293. break;
  294. case REO_EXCEPTION:
  295. /* dp_rx_err_process - &soc->reo_exception_ring */
  296. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  297. break;
  298. case REO_DST:
  299. /* dp_rx_process - soc->reo_dest_ring */
  300. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  301. break;
  302. case REO_STATUS:
  303. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  304. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  305. break;
  306. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  307. case RXDMA_MONITOR_STATUS:
  308. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  309. case RXDMA_MONITOR_DST:
  310. /* dp_mon_process */
  311. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  312. break;
  313. case RXDMA_MONITOR_BUF:
  314. case RXDMA_BUF:
  315. /* TODO: support low_thresh interrupt */
  316. return -QDF_STATUS_E_NOENT;
  317. break;
  318. case TCL_DATA:
  319. case TCL_CMD:
  320. case REO_CMD:
  321. case SW2WBM_RELEASE:
  322. case WBM_IDLE_LINK:
  323. /* normally empty SW_TO_HW rings */
  324. return -QDF_STATUS_E_NOENT;
  325. break;
  326. case TCL_STATUS:
  327. case REO_REINJECT:
  328. case RXDMA_DST:
  329. /* misc unused rings */
  330. return -QDF_STATUS_E_NOENT;
  331. break;
  332. case CE_SRC:
  333. case CE_DST:
  334. case CE_DST_STATUS:
  335. /* CE_rings - currently handled by hif */
  336. default:
  337. return -QDF_STATUS_E_NOENT;
  338. break;
  339. }
  340. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  341. }
  342. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  343. *ring_params, int ring_type, int ring_num)
  344. {
  345. int msi_group_number;
  346. int msi_data_count;
  347. int ret;
  348. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  349. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  350. &msi_data_count, &msi_data_start,
  351. &msi_irq_start);
  352. if (ret)
  353. return;
  354. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  355. ring_num);
  356. if (msi_group_number < 0) {
  357. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  358. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  359. ring_type, ring_num);
  360. ring_params->msi_addr = 0;
  361. ring_params->msi_data = 0;
  362. return;
  363. }
  364. if (msi_group_number > msi_data_count) {
  365. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  366. FL("2 msi_groups will share an msi; msi_group_num %d"),
  367. msi_group_number);
  368. QDF_ASSERT(0);
  369. }
  370. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  371. ring_params->msi_addr = addr_low;
  372. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  373. ring_params->msi_data = (msi_group_number % msi_data_count)
  374. + msi_data_start;
  375. ring_params->flags |= HAL_SRNG_MSI_INTR;
  376. }
  377. /**
  378. * dp_print_ast_stats() - Dump AST table contents
  379. * @soc: Datapath soc handle
  380. *
  381. * return void
  382. */
  383. #ifdef FEATURE_WDS
  384. static void dp_print_ast_stats(struct dp_soc *soc)
  385. {
  386. uint8_t i;
  387. uint8_t num_entries = 0;
  388. struct dp_vdev *vdev;
  389. struct dp_pdev *pdev;
  390. struct dp_peer *peer;
  391. struct dp_ast_entry *ase, *tmp_ase;
  392. DP_PRINT_STATS("AST Stats:");
  393. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  394. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  395. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  396. DP_PRINT_STATS("AST Table:");
  397. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  398. pdev = soc->pdev_list[i];
  399. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  400. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  401. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  402. DP_PRINT_STATS("%6d mac_addr = %pM"
  403. " peer_mac_addr = %pM"
  404. " type = %d"
  405. " next_hop = %d"
  406. " is_active = %d"
  407. " is_bss = %d",
  408. ++num_entries,
  409. ase->mac_addr.raw,
  410. ase->peer->mac_addr.raw,
  411. ase->type,
  412. ase->next_hop,
  413. ase->is_active,
  414. ase->is_bss);
  415. }
  416. }
  417. }
  418. }
  419. }
  420. #else
  421. static void dp_print_ast_stats(struct dp_soc *soc)
  422. {
  423. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_WDS");
  424. return;
  425. }
  426. #endif
  427. /*
  428. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  429. */
  430. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  431. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  432. {
  433. void *hal_soc = soc->hal_soc;
  434. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  435. /* TODO: See if we should get align size from hal */
  436. uint32_t ring_base_align = 8;
  437. struct hal_srng_params ring_params;
  438. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  439. /* TODO: Currently hal layer takes care of endianness related settings.
  440. * See if these settings need to passed from DP layer
  441. */
  442. ring_params.flags = 0;
  443. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  444. FL("Ring type: %d, num:%d"), ring_type, ring_num);
  445. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  446. srng->hal_srng = NULL;
  447. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  448. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  449. soc->osdev, soc->osdev->dev, srng->alloc_size,
  450. &(srng->base_paddr_unaligned));
  451. if (!srng->base_vaddr_unaligned) {
  452. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  453. FL("alloc failed - ring_type: %d, ring_num %d"),
  454. ring_type, ring_num);
  455. return QDF_STATUS_E_NOMEM;
  456. }
  457. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  458. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  459. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  460. ((unsigned long)(ring_params.ring_base_vaddr) -
  461. (unsigned long)srng->base_vaddr_unaligned);
  462. ring_params.num_entries = num_entries;
  463. if (soc->intr_mode == DP_INTR_MSI) {
  464. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  465. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  466. FL("Using MSI for ring_type: %d, ring_num %d"),
  467. ring_type, ring_num);
  468. } else {
  469. ring_params.msi_data = 0;
  470. ring_params.msi_addr = 0;
  471. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  472. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  473. ring_type, ring_num);
  474. }
  475. /*
  476. * Setup interrupt timer and batch counter thresholds for
  477. * interrupt mitigation based on ring type
  478. */
  479. if (ring_type == REO_DST) {
  480. ring_params.intr_timer_thres_us =
  481. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  482. ring_params.intr_batch_cntr_thres_entries =
  483. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  484. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  485. ring_params.intr_timer_thres_us =
  486. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  487. ring_params.intr_batch_cntr_thres_entries =
  488. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  489. } else {
  490. ring_params.intr_timer_thres_us =
  491. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  492. ring_params.intr_batch_cntr_thres_entries =
  493. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  494. }
  495. /* Enable low threshold interrupts for rx buffer rings (regular and
  496. * monitor buffer rings.
  497. * TODO: See if this is required for any other ring
  498. */
  499. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF)) {
  500. /* TODO: Setting low threshold to 1/8th of ring size
  501. * see if this needs to be configurable
  502. */
  503. ring_params.low_threshold = num_entries >> 3;
  504. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  505. ring_params.intr_timer_thres_us = 0x1000;
  506. }
  507. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  508. mac_id, &ring_params);
  509. return 0;
  510. }
  511. /**
  512. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  513. * Any buffers allocated and attached to ring entries are expected to be freed
  514. * before calling this function.
  515. */
  516. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  517. int ring_type, int ring_num)
  518. {
  519. if (!srng->hal_srng) {
  520. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  521. FL("Ring type: %d, num:%d not setup"),
  522. ring_type, ring_num);
  523. return;
  524. }
  525. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  526. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  527. srng->alloc_size,
  528. srng->base_vaddr_unaligned,
  529. srng->base_paddr_unaligned, 0);
  530. srng->hal_srng = NULL;
  531. }
  532. #ifdef IPA_OFFLOAD
  533. /**
  534. * dp_tx_ipa_uc_detach - Free autonomy TX resources
  535. * @soc: data path instance
  536. * @pdev: core txrx pdev context
  537. *
  538. * Free allocated TX buffers with WBM SRNG
  539. *
  540. * Return: none
  541. */
  542. static void dp_tx_ipa_uc_detach(struct dp_soc *soc, struct dp_pdev *pdev)
  543. {
  544. int idx;
  545. for (idx = 0; idx < soc->ipa_uc_tx_rsc.alloc_tx_buf_cnt; idx++) {
  546. if (soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr[idx])
  547. qdf_mem_free(soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr[idx]);
  548. }
  549. qdf_mem_free(soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr);
  550. soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr = NULL;
  551. }
  552. /**
  553. * dp_rx_ipa_uc_detach - free autonomy RX resources
  554. * @soc: data path instance
  555. * @pdev: core txrx pdev context
  556. *
  557. * This function will detach DP RX into main device context
  558. * will free DP Rx resources.
  559. *
  560. * Return: none
  561. */
  562. static void dp_rx_ipa_uc_detach(struct dp_soc *soc, struct dp_pdev *pdev)
  563. {
  564. }
  565. static int dp_ipa_uc_detach(struct dp_soc *soc, struct dp_pdev *pdev)
  566. {
  567. /* TX resource detach */
  568. dp_tx_ipa_uc_detach(soc, pdev);
  569. /* RX resource detach */
  570. dp_rx_ipa_uc_detach(soc, pdev);
  571. dp_srng_cleanup(soc, &pdev->ipa_rx_refill_buf_ring, RXDMA_BUF, 2);
  572. return QDF_STATUS_SUCCESS; /* success */
  573. }
  574. /* Hard coded config parameters until dp_ops_cfg.cfg_attach implemented */
  575. #define CFG_IPA_UC_TX_BUF_SIZE_DEFAULT (2048)
  576. /**
  577. * dp_tx_ipa_uc_attach - Allocate autonomy TX resources
  578. * @soc: data path instance
  579. * @pdev: Physical device handle
  580. *
  581. * Allocate TX buffer from non-cacheable memory
  582. * Attache allocated TX buffers with WBM SRNG
  583. *
  584. * Return: int
  585. */
  586. static int dp_tx_ipa_uc_attach(struct dp_soc *soc, struct dp_pdev *pdev)
  587. {
  588. uint32_t tx_buffer_count;
  589. uint32_t ring_base_align = 8;
  590. void *buffer_vaddr_unaligned;
  591. void *buffer_vaddr;
  592. qdf_dma_addr_t buffer_paddr_unaligned;
  593. qdf_dma_addr_t buffer_paddr;
  594. void *wbm_srng = soc->tx_comp_ring[IPA_TX_COMP_RING_IDX].hal_srng;
  595. uint32_t paddr_lo;
  596. uint32_t paddr_hi;
  597. void *ring_entry;
  598. int ring_size = ((struct hal_srng *)wbm_srng)->ring_size;
  599. int retval = QDF_STATUS_SUCCESS;
  600. /*
  601. * Uncomment when dp_ops_cfg.cfg_attach is implemented
  602. * unsigned int uc_tx_buf_sz =
  603. * dp_cfg_ipa_uc_tx_buf_size(pdev->osif_pdev);
  604. */
  605. unsigned int uc_tx_buf_sz = CFG_IPA_UC_TX_BUF_SIZE_DEFAULT;
  606. unsigned int alloc_size = uc_tx_buf_sz + ring_base_align - 1;
  607. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  608. "requested %d buffers to be posted to wbm ring",
  609. ring_size);
  610. soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr = qdf_mem_malloc(ring_size *
  611. sizeof(*soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr));
  612. if (!soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr) {
  613. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  614. "%s: IPA WBM Ring mem_info alloc fail", __func__);
  615. return -ENOMEM;
  616. }
  617. hal_srng_access_start(soc->hal_soc, wbm_srng);
  618. /* Allocate TX buffers as many as possible */
  619. for (tx_buffer_count = 0;
  620. tx_buffer_count < ring_size; tx_buffer_count++) {
  621. ring_entry = hal_srng_src_get_next(soc->hal_soc, wbm_srng);
  622. if (!ring_entry) {
  623. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  624. "Failed to get WBM ring entry\n");
  625. goto fail;
  626. }
  627. buffer_vaddr_unaligned = qdf_mem_alloc_consistent(soc->osdev,
  628. soc->osdev->dev, alloc_size, &buffer_paddr_unaligned);
  629. if (!buffer_vaddr_unaligned) {
  630. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  631. "IPA WDI TX buffer alloc fail %d allocated\n",
  632. tx_buffer_count);
  633. break;
  634. }
  635. buffer_vaddr = buffer_vaddr_unaligned +
  636. ((unsigned long)buffer_vaddr_unaligned %
  637. ring_base_align);
  638. buffer_paddr = buffer_paddr_unaligned +
  639. ((unsigned long)(buffer_vaddr) -
  640. (unsigned long)buffer_vaddr_unaligned);
  641. paddr_lo = ((u64)buffer_paddr & 0x00000000ffffffff);
  642. paddr_hi = ((u64)buffer_paddr & 0x0000001f00000000) >> 32;
  643. HAL_WBM_PADDR_LO_SET(ring_entry, paddr_lo);
  644. HAL_WBM_PADDR_HI_SET(ring_entry, paddr_hi);
  645. soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr[tx_buffer_count] =
  646. buffer_vaddr;
  647. }
  648. hal_srng_access_end(soc->hal_soc, wbm_srng);
  649. soc->ipa_uc_tx_rsc.alloc_tx_buf_cnt = tx_buffer_count;
  650. return retval;
  651. fail:
  652. qdf_mem_free(soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr);
  653. return retval;
  654. }
  655. /**
  656. * dp_rx_ipa_uc_attach - Allocate autonomy RX resources
  657. * @soc: data path instance
  658. * @pdev: core txrx pdev context
  659. *
  660. * This function will attach a DP RX instance into the main
  661. * device (SOC) context.
  662. *
  663. * Return: QDF_STATUS_SUCCESS: success
  664. * QDF_STATUS_E_RESOURCES: Error return
  665. */
  666. static int dp_rx_ipa_uc_attach(struct dp_soc *soc, struct dp_pdev *pdev)
  667. {
  668. return QDF_STATUS_SUCCESS;
  669. }
  670. static int dp_ipa_uc_attach(struct dp_soc *soc, struct dp_pdev *pdev)
  671. {
  672. int error;
  673. /* TX resource attach */
  674. error = dp_tx_ipa_uc_attach(soc, pdev);
  675. if (error) {
  676. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  677. "DP IPA UC TX attach fail code %d\n", error);
  678. return error;
  679. }
  680. /* RX resource attach */
  681. error = dp_rx_ipa_uc_attach(soc, pdev);
  682. if (error) {
  683. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  684. "DP IPA UC RX attach fail code %d\n", error);
  685. dp_tx_ipa_uc_detach(soc, pdev);
  686. return error;
  687. }
  688. return QDF_STATUS_SUCCESS; /* success */
  689. }
  690. #else
  691. static int dp_ipa_uc_detach(struct dp_soc *soc, struct dp_pdev *pdev)
  692. {
  693. return QDF_STATUS_SUCCESS;
  694. }
  695. static int dp_ipa_uc_attach(struct dp_soc *soc, struct dp_pdev *pdev)
  696. {
  697. return QDF_STATUS_SUCCESS;
  698. }
  699. #endif
  700. /* TODO: Need this interface from HIF */
  701. void *hif_get_hal_handle(void *hif_handle);
  702. /*
  703. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  704. * @dp_ctx: DP SOC handle
  705. * @budget: Number of frames/descriptors that can be processed in one shot
  706. *
  707. * Return: remaining budget/quota for the soc device
  708. */
  709. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  710. {
  711. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  712. struct dp_soc *soc = int_ctx->soc;
  713. int ring = 0;
  714. uint32_t work_done = 0;
  715. int budget = dp_budget;
  716. uint8_t tx_mask = int_ctx->tx_ring_mask;
  717. uint8_t rx_mask = int_ctx->rx_ring_mask;
  718. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  719. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  720. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  721. uint32_t remaining_quota = dp_budget;
  722. /* Process Tx completion interrupts first to return back buffers */
  723. while (tx_mask) {
  724. if (tx_mask & 0x1) {
  725. work_done = dp_tx_comp_handler(soc,
  726. soc->tx_comp_ring[ring].hal_srng,
  727. remaining_quota);
  728. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  729. "tx mask 0x%x ring %d, budget %d, work_done %d",
  730. tx_mask, ring, budget, work_done);
  731. budget -= work_done;
  732. if (budget <= 0)
  733. goto budget_done;
  734. remaining_quota = budget;
  735. }
  736. tx_mask = tx_mask >> 1;
  737. ring++;
  738. }
  739. /* Process REO Exception ring interrupt */
  740. if (rx_err_mask) {
  741. work_done = dp_rx_err_process(soc,
  742. soc->reo_exception_ring.hal_srng,
  743. remaining_quota);
  744. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  745. "REO Exception Ring: work_done %d budget %d",
  746. work_done, budget);
  747. budget -= work_done;
  748. if (budget <= 0) {
  749. goto budget_done;
  750. }
  751. remaining_quota = budget;
  752. }
  753. /* Process Rx WBM release ring interrupt */
  754. if (rx_wbm_rel_mask) {
  755. work_done = dp_rx_wbm_err_process(soc,
  756. soc->rx_rel_ring.hal_srng, remaining_quota);
  757. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  758. "WBM Release Ring: work_done %d budget %d",
  759. work_done, budget);
  760. budget -= work_done;
  761. if (budget <= 0) {
  762. goto budget_done;
  763. }
  764. remaining_quota = budget;
  765. }
  766. /* Process Rx interrupts */
  767. if (rx_mask) {
  768. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  769. if (rx_mask & (1 << ring)) {
  770. work_done = dp_rx_process(int_ctx,
  771. soc->reo_dest_ring[ring].hal_srng,
  772. remaining_quota);
  773. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  774. "rx mask 0x%x ring %d, work_done %d budget %d",
  775. rx_mask, ring, work_done, budget);
  776. budget -= work_done;
  777. if (budget <= 0)
  778. goto budget_done;
  779. remaining_quota = budget;
  780. }
  781. }
  782. }
  783. if (reo_status_mask)
  784. dp_reo_status_ring_handler(soc);
  785. /* Process LMAC interrupts */
  786. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  787. if (soc->pdev_list[ring] == NULL)
  788. continue;
  789. if (int_ctx->rx_mon_ring_mask & (1 << ring)) {
  790. work_done = dp_mon_process(soc, ring, remaining_quota);
  791. budget -= work_done;
  792. remaining_quota = budget;
  793. }
  794. if (int_ctx->rxdma2host_ring_mask & (1 << ring)) {
  795. work_done = dp_rxdma_err_process(soc, ring,
  796. remaining_quota);
  797. budget -= work_done;
  798. }
  799. }
  800. qdf_lro_flush(int_ctx->lro_ctx);
  801. budget_done:
  802. return dp_budget - budget;
  803. }
  804. #ifdef DP_INTR_POLL_BASED
  805. /* dp_interrupt_timer()- timer poll for interrupts
  806. *
  807. * @arg: SoC Handle
  808. *
  809. * Return:
  810. *
  811. */
  812. static void dp_interrupt_timer(void *arg)
  813. {
  814. struct dp_soc *soc = (struct dp_soc *) arg;
  815. int i;
  816. if (qdf_atomic_read(&soc->cmn_init_done)) {
  817. for (i = 0;
  818. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  819. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  820. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  821. }
  822. }
  823. /*
  824. * dp_soc_interrupt_attach_poll() - Register handlers for DP interrupts
  825. * @txrx_soc: DP SOC handle
  826. *
  827. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  828. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  829. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  830. *
  831. * Return: 0 for success. nonzero for failure.
  832. */
  833. static QDF_STATUS dp_soc_interrupt_attach_poll(void *txrx_soc)
  834. {
  835. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  836. int i;
  837. soc->intr_mode = DP_INTR_POLL;
  838. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  839. soc->intr_ctx[i].dp_intr_id = i;
  840. soc->intr_ctx[i].tx_ring_mask = TX_RING_MASK_VAL;
  841. soc->intr_ctx[i].rx_ring_mask = RX_RING_MASK_VAL;
  842. soc->intr_ctx[i].rx_mon_ring_mask = 0x1;
  843. soc->intr_ctx[i].rx_err_ring_mask = 0x1;
  844. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0x1;
  845. soc->intr_ctx[i].reo_status_ring_mask = 0x1;
  846. soc->intr_ctx[i].rxdma2host_ring_mask = 0x1;
  847. soc->intr_ctx[i].soc = soc;
  848. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  849. }
  850. qdf_timer_init(soc->osdev, &soc->int_timer,
  851. dp_interrupt_timer, (void *)soc,
  852. QDF_TIMER_TYPE_WAKE_APPS);
  853. return QDF_STATUS_SUCCESS;
  854. }
  855. #ifdef CONFIG_MCL
  856. extern int con_mode_monitor;
  857. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  858. /*
  859. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  860. * @txrx_soc: DP SOC handle
  861. *
  862. * Call the appropriate attach function based on the mode of operation.
  863. * This is a WAR for enabling monitor mode.
  864. *
  865. * Return: 0 for success. nonzero for failure.
  866. */
  867. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  868. {
  869. if (con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  870. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  871. FL("Attach interrupts in Poll mode"));
  872. return dp_soc_interrupt_attach_poll(txrx_soc);
  873. } else {
  874. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  875. FL("Attach interrupts in MSI mode"));
  876. return dp_soc_interrupt_attach(txrx_soc);
  877. }
  878. }
  879. #else
  880. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  881. {
  882. return dp_soc_interrupt_attach_poll(txrx_soc);
  883. }
  884. #endif
  885. #endif
  886. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  887. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  888. {
  889. int j;
  890. int num_irq = 0;
  891. int tx_mask =
  892. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  893. int rx_mask =
  894. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  895. int rx_mon_mask =
  896. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  897. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  898. soc->wlan_cfg_ctx, intr_ctx_num);
  899. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  900. soc->wlan_cfg_ctx, intr_ctx_num);
  901. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  902. soc->wlan_cfg_ctx, intr_ctx_num);
  903. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  904. if (tx_mask & (1 << j)) {
  905. irq_id_map[num_irq++] =
  906. (wbm2host_tx_completions_ring1 - j);
  907. }
  908. if (rx_mask & (1 << j)) {
  909. irq_id_map[num_irq++] =
  910. (reo2host_destination_ring1 - j);
  911. }
  912. if (rx_mon_mask & (1 << j)) {
  913. irq_id_map[num_irq++] =
  914. (ppdu_end_interrupts_mac1 - j);
  915. }
  916. if (rx_wbm_rel_ring_mask & (1 << j))
  917. irq_id_map[num_irq++] = wbm2host_rx_release;
  918. if (rx_err_ring_mask & (1 << j))
  919. irq_id_map[num_irq++] = reo2host_exception;
  920. if (reo_status_ring_mask & (1 << j))
  921. irq_id_map[num_irq++] = reo2host_status;
  922. }
  923. *num_irq_r = num_irq;
  924. }
  925. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  926. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  927. int msi_vector_count, int msi_vector_start)
  928. {
  929. int tx_mask = wlan_cfg_get_tx_ring_mask(
  930. soc->wlan_cfg_ctx, intr_ctx_num);
  931. int rx_mask = wlan_cfg_get_rx_ring_mask(
  932. soc->wlan_cfg_ctx, intr_ctx_num);
  933. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  934. soc->wlan_cfg_ctx, intr_ctx_num);
  935. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  936. soc->wlan_cfg_ctx, intr_ctx_num);
  937. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  938. soc->wlan_cfg_ctx, intr_ctx_num);
  939. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  940. soc->wlan_cfg_ctx, intr_ctx_num);
  941. unsigned int vector =
  942. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  943. int num_irq = 0;
  944. soc->intr_mode = DP_INTR_MSI;
  945. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  946. rx_wbm_rel_ring_mask | reo_status_ring_mask)
  947. irq_id_map[num_irq++] =
  948. pld_get_msi_irq(soc->osdev->dev, vector);
  949. *num_irq_r = num_irq;
  950. }
  951. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  952. int *irq_id_map, int *num_irq)
  953. {
  954. int msi_vector_count, ret;
  955. uint32_t msi_base_data, msi_vector_start;
  956. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  957. &msi_vector_count,
  958. &msi_base_data,
  959. &msi_vector_start);
  960. if (ret)
  961. return dp_soc_interrupt_map_calculate_integrated(soc,
  962. intr_ctx_num, irq_id_map, num_irq);
  963. else
  964. dp_soc_interrupt_map_calculate_msi(soc,
  965. intr_ctx_num, irq_id_map, num_irq,
  966. msi_vector_count, msi_vector_start);
  967. }
  968. /*
  969. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  970. * @txrx_soc: DP SOC handle
  971. *
  972. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  973. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  974. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  975. *
  976. * Return: 0 for success. nonzero for failure.
  977. */
  978. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  979. {
  980. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  981. int i = 0;
  982. int num_irq = 0;
  983. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  984. int ret = 0;
  985. /* Map of IRQ ids registered with one interrupt context */
  986. int irq_id_map[HIF_MAX_GRP_IRQ];
  987. int tx_mask =
  988. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  989. int rx_mask =
  990. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  991. int rx_mon_mask =
  992. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  993. int rx_err_ring_mask =
  994. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  995. int rx_wbm_rel_ring_mask =
  996. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  997. int reo_status_ring_mask =
  998. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  999. int rxdma2host_ring_mask =
  1000. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1001. soc->intr_ctx[i].dp_intr_id = i;
  1002. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1003. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1004. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1005. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1006. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1007. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1008. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1009. soc->intr_ctx[i].soc = soc;
  1010. num_irq = 0;
  1011. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1012. &num_irq);
  1013. ret = hif_register_ext_group(soc->hif_handle,
  1014. num_irq, irq_id_map, dp_service_srngs,
  1015. &soc->intr_ctx[i], "dp_intr",
  1016. HIF_EXEC_NAPI_TYPE, 2);
  1017. if (ret) {
  1018. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1019. FL("failed, ret = %d"), ret);
  1020. return QDF_STATUS_E_FAILURE;
  1021. }
  1022. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1023. }
  1024. hif_configure_ext_group_interrupts(soc->hif_handle);
  1025. return QDF_STATUS_SUCCESS;
  1026. }
  1027. /*
  1028. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1029. * @txrx_soc: DP SOC handle
  1030. *
  1031. * Return: void
  1032. */
  1033. static void dp_soc_interrupt_detach(void *txrx_soc)
  1034. {
  1035. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1036. int i;
  1037. if (soc->intr_mode == DP_INTR_POLL) {
  1038. qdf_timer_stop(&soc->int_timer);
  1039. qdf_timer_free(&soc->int_timer);
  1040. } else {
  1041. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1042. }
  1043. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1044. soc->intr_ctx[i].tx_ring_mask = 0;
  1045. soc->intr_ctx[i].rx_ring_mask = 0;
  1046. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1047. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1048. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1049. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1050. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1051. }
  1052. }
  1053. #define AVG_MAX_MPDUS_PER_TID 128
  1054. #define AVG_TIDS_PER_CLIENT 2
  1055. #define AVG_FLOWS_PER_TID 2
  1056. #define AVG_MSDUS_PER_FLOW 128
  1057. #define AVG_MSDUS_PER_MPDU 4
  1058. /*
  1059. * Allocate and setup link descriptor pool that will be used by HW for
  1060. * various link and queue descriptors and managed by WBM
  1061. */
  1062. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1063. {
  1064. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1065. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1066. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1067. uint32_t num_mpdus_per_link_desc =
  1068. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1069. uint32_t num_msdus_per_link_desc =
  1070. hal_num_msdus_per_link_desc(soc->hal_soc);
  1071. uint32_t num_mpdu_links_per_queue_desc =
  1072. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1073. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1074. uint32_t total_link_descs, total_mem_size;
  1075. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1076. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1077. uint32_t num_link_desc_banks;
  1078. uint32_t last_bank_size = 0;
  1079. uint32_t entry_size, num_entries;
  1080. int i;
  1081. uint32_t desc_id = 0;
  1082. /* Only Tx queue descriptors are allocated from common link descriptor
  1083. * pool Rx queue descriptors are not included in this because (REO queue
  1084. * extension descriptors) they are expected to be allocated contiguously
  1085. * with REO queue descriptors
  1086. */
  1087. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1088. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1089. num_mpdu_queue_descs = num_mpdu_link_descs /
  1090. num_mpdu_links_per_queue_desc;
  1091. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1092. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1093. num_msdus_per_link_desc;
  1094. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1095. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1096. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1097. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1098. /* Round up to power of 2 */
  1099. total_link_descs = 1;
  1100. while (total_link_descs < num_entries)
  1101. total_link_descs <<= 1;
  1102. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1103. FL("total_link_descs: %u, link_desc_size: %d"),
  1104. total_link_descs, link_desc_size);
  1105. total_mem_size = total_link_descs * link_desc_size;
  1106. total_mem_size += link_desc_align;
  1107. if (total_mem_size <= max_alloc_size) {
  1108. num_link_desc_banks = 0;
  1109. last_bank_size = total_mem_size;
  1110. } else {
  1111. num_link_desc_banks = (total_mem_size) /
  1112. (max_alloc_size - link_desc_align);
  1113. last_bank_size = total_mem_size %
  1114. (max_alloc_size - link_desc_align);
  1115. }
  1116. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1117. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1118. total_mem_size, num_link_desc_banks);
  1119. for (i = 0; i < num_link_desc_banks; i++) {
  1120. soc->link_desc_banks[i].base_vaddr_unaligned =
  1121. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1122. max_alloc_size,
  1123. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1124. soc->link_desc_banks[i].size = max_alloc_size;
  1125. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1126. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1127. ((unsigned long)(
  1128. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1129. link_desc_align));
  1130. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1131. soc->link_desc_banks[i].base_paddr_unaligned) +
  1132. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1133. (unsigned long)(
  1134. soc->link_desc_banks[i].base_vaddr_unaligned));
  1135. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1136. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1137. FL("Link descriptor memory alloc failed"));
  1138. goto fail;
  1139. }
  1140. }
  1141. if (last_bank_size) {
  1142. /* Allocate last bank in case total memory required is not exact
  1143. * multiple of max_alloc_size
  1144. */
  1145. soc->link_desc_banks[i].base_vaddr_unaligned =
  1146. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1147. last_bank_size,
  1148. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1149. soc->link_desc_banks[i].size = last_bank_size;
  1150. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1151. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1152. ((unsigned long)(
  1153. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1154. link_desc_align));
  1155. soc->link_desc_banks[i].base_paddr =
  1156. (unsigned long)(
  1157. soc->link_desc_banks[i].base_paddr_unaligned) +
  1158. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1159. (unsigned long)(
  1160. soc->link_desc_banks[i].base_vaddr_unaligned));
  1161. }
  1162. /* Allocate and setup link descriptor idle list for HW internal use */
  1163. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1164. total_mem_size = entry_size * total_link_descs;
  1165. if (total_mem_size <= max_alloc_size) {
  1166. void *desc;
  1167. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1168. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1169. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1170. FL("Link desc idle ring setup failed"));
  1171. goto fail;
  1172. }
  1173. hal_srng_access_start_unlocked(soc->hal_soc,
  1174. soc->wbm_idle_link_ring.hal_srng);
  1175. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1176. soc->link_desc_banks[i].base_paddr; i++) {
  1177. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1178. ((unsigned long)(
  1179. soc->link_desc_banks[i].base_vaddr) -
  1180. (unsigned long)(
  1181. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1182. / link_desc_size;
  1183. unsigned long paddr = (unsigned long)(
  1184. soc->link_desc_banks[i].base_paddr);
  1185. while (num_entries && (desc = hal_srng_src_get_next(
  1186. soc->hal_soc,
  1187. soc->wbm_idle_link_ring.hal_srng))) {
  1188. hal_set_link_desc_addr(desc,
  1189. LINK_DESC_COOKIE(desc_id, i), paddr);
  1190. num_entries--;
  1191. desc_id++;
  1192. paddr += link_desc_size;
  1193. }
  1194. }
  1195. hal_srng_access_end_unlocked(soc->hal_soc,
  1196. soc->wbm_idle_link_ring.hal_srng);
  1197. } else {
  1198. uint32_t num_scatter_bufs;
  1199. uint32_t num_entries_per_buf;
  1200. uint32_t rem_entries;
  1201. uint8_t *scatter_buf_ptr;
  1202. uint16_t scatter_buf_num;
  1203. soc->wbm_idle_scatter_buf_size =
  1204. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1205. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1206. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1207. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1208. soc->hal_soc, total_mem_size,
  1209. soc->wbm_idle_scatter_buf_size);
  1210. for (i = 0; i < num_scatter_bufs; i++) {
  1211. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1212. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1213. soc->wbm_idle_scatter_buf_size,
  1214. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1215. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1216. QDF_TRACE(QDF_MODULE_ID_DP,
  1217. QDF_TRACE_LEVEL_ERROR,
  1218. FL("Scatter list memory alloc failed"));
  1219. goto fail;
  1220. }
  1221. }
  1222. /* Populate idle list scatter buffers with link descriptor
  1223. * pointers
  1224. */
  1225. scatter_buf_num = 0;
  1226. scatter_buf_ptr = (uint8_t *)(
  1227. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1228. rem_entries = num_entries_per_buf;
  1229. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1230. soc->link_desc_banks[i].base_paddr; i++) {
  1231. uint32_t num_link_descs =
  1232. (soc->link_desc_banks[i].size -
  1233. ((unsigned long)(
  1234. soc->link_desc_banks[i].base_vaddr) -
  1235. (unsigned long)(
  1236. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1237. / link_desc_size;
  1238. unsigned long paddr = (unsigned long)(
  1239. soc->link_desc_banks[i].base_paddr);
  1240. while (num_link_descs) {
  1241. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1242. LINK_DESC_COOKIE(desc_id, i), paddr);
  1243. num_link_descs--;
  1244. desc_id++;
  1245. paddr += link_desc_size;
  1246. rem_entries--;
  1247. if (rem_entries) {
  1248. scatter_buf_ptr += entry_size;
  1249. } else {
  1250. rem_entries = num_entries_per_buf;
  1251. scatter_buf_num++;
  1252. if (scatter_buf_num >= num_scatter_bufs)
  1253. break;
  1254. scatter_buf_ptr = (uint8_t *)(
  1255. soc->wbm_idle_scatter_buf_base_vaddr[
  1256. scatter_buf_num]);
  1257. }
  1258. }
  1259. }
  1260. /* Setup link descriptor idle list in HW */
  1261. hal_setup_link_idle_list(soc->hal_soc,
  1262. soc->wbm_idle_scatter_buf_base_paddr,
  1263. soc->wbm_idle_scatter_buf_base_vaddr,
  1264. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1265. (uint32_t)(scatter_buf_ptr -
  1266. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1267. scatter_buf_num-1])), total_link_descs);
  1268. }
  1269. return 0;
  1270. fail:
  1271. if (soc->wbm_idle_link_ring.hal_srng) {
  1272. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  1273. WBM_IDLE_LINK, 0);
  1274. }
  1275. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1276. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1277. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1278. soc->wbm_idle_scatter_buf_size,
  1279. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1280. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1281. }
  1282. }
  1283. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1284. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1285. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1286. soc->link_desc_banks[i].size,
  1287. soc->link_desc_banks[i].base_vaddr_unaligned,
  1288. soc->link_desc_banks[i].base_paddr_unaligned,
  1289. 0);
  1290. }
  1291. }
  1292. return QDF_STATUS_E_FAILURE;
  1293. }
  1294. /*
  1295. * Free link descriptor pool that was setup HW
  1296. */
  1297. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1298. {
  1299. int i;
  1300. if (soc->wbm_idle_link_ring.hal_srng) {
  1301. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1302. WBM_IDLE_LINK, 0);
  1303. }
  1304. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1305. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1306. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1307. soc->wbm_idle_scatter_buf_size,
  1308. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1309. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1310. }
  1311. }
  1312. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1313. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1314. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1315. soc->link_desc_banks[i].size,
  1316. soc->link_desc_banks[i].base_vaddr_unaligned,
  1317. soc->link_desc_banks[i].base_paddr_unaligned,
  1318. 0);
  1319. }
  1320. }
  1321. }
  1322. /* TODO: Following should be configurable */
  1323. #define WBM_RELEASE_RING_SIZE 64
  1324. #define TCL_CMD_RING_SIZE 32
  1325. #define TCL_STATUS_RING_SIZE 32
  1326. #if defined(QCA_WIFI_QCA6290)
  1327. #define REO_DST_RING_SIZE 1024
  1328. #else
  1329. #define REO_DST_RING_SIZE 2048
  1330. #endif
  1331. #define REO_REINJECT_RING_SIZE 32
  1332. #define RX_RELEASE_RING_SIZE 1024
  1333. #define REO_EXCEPTION_RING_SIZE 128
  1334. #define REO_CMD_RING_SIZE 32
  1335. #define REO_STATUS_RING_SIZE 32
  1336. #define RXDMA_BUF_RING_SIZE 1024
  1337. #define RXDMA_REFILL_RING_SIZE 2048
  1338. #define RXDMA_MONITOR_BUF_RING_SIZE 1024
  1339. #define RXDMA_MONITOR_DST_RING_SIZE 1024
  1340. #define RXDMA_MONITOR_STATUS_RING_SIZE 1024
  1341. #define RXDMA_MONITOR_DESC_RING_SIZE 1024
  1342. #define RXDMA_ERR_DST_RING_SIZE 1024
  1343. /*
  1344. * dp_wds_aging_timer_fn() - Timer callback function for WDS aging
  1345. * @soc: Datapath SOC handle
  1346. *
  1347. * This is a timer function used to age out stale WDS nodes from
  1348. * AST table
  1349. */
  1350. #ifdef FEATURE_WDS
  1351. static void dp_wds_aging_timer_fn(void *soc_hdl)
  1352. {
  1353. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1354. struct dp_pdev *pdev;
  1355. struct dp_vdev *vdev;
  1356. struct dp_peer *peer;
  1357. struct dp_ast_entry *ase, *temp_ase;
  1358. int i;
  1359. qdf_spin_lock_bh(&soc->ast_lock);
  1360. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1361. pdev = soc->pdev_list[i];
  1362. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1363. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1364. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1365. /*
  1366. * Do not expire static ast entries
  1367. */
  1368. if (ase->type == CDP_TXRX_AST_TYPE_STATIC)
  1369. continue;
  1370. if (ase->is_active) {
  1371. ase->is_active = FALSE;
  1372. continue;
  1373. }
  1374. DP_STATS_INC(soc, ast.aged_out, 1);
  1375. soc->cdp_soc.ol_ops->peer_del_wds_entry(
  1376. pdev->osif_pdev,
  1377. ase->mac_addr.raw);
  1378. dp_peer_del_ast(soc, ase);
  1379. }
  1380. }
  1381. }
  1382. }
  1383. qdf_spin_unlock_bh(&soc->ast_lock);
  1384. if (qdf_atomic_read(&soc->cmn_init_done))
  1385. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1386. }
  1387. /*
  1388. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1389. * @soc: Datapath SOC handle
  1390. *
  1391. * Return: None
  1392. */
  1393. static void dp_soc_wds_attach(struct dp_soc *soc)
  1394. {
  1395. qdf_spinlock_create(&soc->ast_lock);
  1396. qdf_timer_init(soc->osdev, &soc->wds_aging_timer,
  1397. dp_wds_aging_timer_fn, (void *)soc,
  1398. QDF_TIMER_TYPE_WAKE_APPS);
  1399. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1400. }
  1401. /*
  1402. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1403. * @txrx_soc: DP SOC handle
  1404. *
  1405. * Return: None
  1406. */
  1407. static void dp_soc_wds_detach(struct dp_soc *soc)
  1408. {
  1409. qdf_timer_stop(&soc->wds_aging_timer);
  1410. qdf_timer_free(&soc->wds_aging_timer);
  1411. qdf_spinlock_destroy(&soc->ast_lock);
  1412. }
  1413. #else
  1414. static void dp_soc_wds_attach(struct dp_soc *soc)
  1415. {
  1416. }
  1417. static void dp_soc_wds_detach(struct dp_soc *soc)
  1418. {
  1419. }
  1420. #endif
  1421. /*
  1422. * dp_soc_reset_ring_map() - Reset cpu ring map
  1423. * @soc: Datapath soc handler
  1424. *
  1425. * This api resets the default cpu ring map
  1426. */
  1427. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1428. {
  1429. uint8_t i;
  1430. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1431. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1432. if (nss_config == 1) {
  1433. /*
  1434. * Setting Tx ring map for one nss offloaded radio
  1435. */
  1436. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1437. } else if (nss_config == 2) {
  1438. /*
  1439. * Setting Tx ring for two nss offloaded radios
  1440. */
  1441. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1442. } else {
  1443. /*
  1444. * Setting Tx ring map for all nss offloaded radios
  1445. */
  1446. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_ALL_RADIO_OFFLOADED_MAP][i];
  1447. }
  1448. }
  1449. }
  1450. #ifdef IPA_OFFLOAD
  1451. /**
  1452. * dp_reo_remap_config() - configure reo remap register value based
  1453. * nss configuration.
  1454. * based on offload_radio value below remap configuration
  1455. * get applied.
  1456. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  1457. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  1458. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  1459. * 3 - both Radios handled by NSS (remap not required)
  1460. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  1461. *
  1462. * @remap1: output parameter indicates reo remap 1 register value
  1463. * @remap2: output parameter indicates reo remap 2 register value
  1464. * Return: bool type, true if remap is configured else false.
  1465. */
  1466. static bool dp_reo_remap_config(struct dp_soc *soc,
  1467. uint32_t *remap1,
  1468. uint32_t *remap2)
  1469. {
  1470. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  1471. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  1472. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  1473. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  1474. return true;
  1475. }
  1476. #else
  1477. static bool dp_reo_remap_config(struct dp_soc *soc,
  1478. uint32_t *remap1,
  1479. uint32_t *remap2)
  1480. {
  1481. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1482. switch (offload_radio) {
  1483. case 0:
  1484. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1485. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1486. (0x3 << 18) | (0x4 << 21)) << 8;
  1487. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1488. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1489. (0x3 << 18) | (0x4 << 21)) << 8;
  1490. break;
  1491. case 1:
  1492. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  1493. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  1494. (0x2 << 18) | (0x3 << 21)) << 8;
  1495. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  1496. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  1497. (0x4 << 18) | (0x2 << 21)) << 8;
  1498. break;
  1499. case 2:
  1500. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  1501. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  1502. (0x1 << 18) | (0x3 << 21)) << 8;
  1503. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  1504. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  1505. (0x4 << 18) | (0x1 << 21)) << 8;
  1506. break;
  1507. case 3:
  1508. /* return false if both radios are offloaded to NSS */
  1509. return false;
  1510. }
  1511. return true;
  1512. }
  1513. #endif
  1514. /*
  1515. * dp_soc_cmn_setup() - Common SoC level initializion
  1516. * @soc: Datapath SOC handle
  1517. *
  1518. * This is an internal function used to setup common SOC data structures,
  1519. * to be called from PDEV attach after receiving HW mode capabilities from FW
  1520. */
  1521. static int dp_soc_cmn_setup(struct dp_soc *soc)
  1522. {
  1523. int i;
  1524. struct hal_reo_params reo_params;
  1525. int tx_ring_size;
  1526. int tx_comp_ring_size;
  1527. if (qdf_atomic_read(&soc->cmn_init_done))
  1528. return 0;
  1529. if (dp_peer_find_attach(soc))
  1530. goto fail0;
  1531. if (dp_hw_link_desc_pool_setup(soc))
  1532. goto fail1;
  1533. /* Setup SRNG rings */
  1534. /* Common rings */
  1535. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  1536. WBM_RELEASE_RING_SIZE)) {
  1537. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1538. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  1539. goto fail1;
  1540. }
  1541. soc->num_tcl_data_rings = 0;
  1542. /* Tx data rings */
  1543. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1544. soc->num_tcl_data_rings =
  1545. wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1546. tx_comp_ring_size =
  1547. wlan_cfg_tx_comp_ring_size(soc->wlan_cfg_ctx);
  1548. tx_ring_size =
  1549. wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  1550. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  1551. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  1552. TCL_DATA, i, 0, tx_ring_size)) {
  1553. QDF_TRACE(QDF_MODULE_ID_DP,
  1554. QDF_TRACE_LEVEL_ERROR,
  1555. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  1556. goto fail1;
  1557. }
  1558. /*
  1559. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  1560. * count
  1561. */
  1562. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  1563. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  1564. QDF_TRACE(QDF_MODULE_ID_DP,
  1565. QDF_TRACE_LEVEL_ERROR,
  1566. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  1567. goto fail1;
  1568. }
  1569. }
  1570. } else {
  1571. /* This will be incremented during per pdev ring setup */
  1572. soc->num_tcl_data_rings = 0;
  1573. }
  1574. if (dp_tx_soc_attach(soc)) {
  1575. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1576. FL("dp_tx_soc_attach failed"));
  1577. goto fail1;
  1578. }
  1579. /* TCL command and status rings */
  1580. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  1581. TCL_CMD_RING_SIZE)) {
  1582. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1583. FL("dp_srng_setup failed for tcl_cmd_ring"));
  1584. goto fail1;
  1585. }
  1586. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  1587. TCL_STATUS_RING_SIZE)) {
  1588. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1589. FL("dp_srng_setup failed for tcl_status_ring"));
  1590. goto fail1;
  1591. }
  1592. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  1593. * descriptors
  1594. */
  1595. /* Rx data rings */
  1596. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1597. soc->num_reo_dest_rings =
  1598. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1599. QDF_TRACE(QDF_MODULE_ID_DP,
  1600. QDF_TRACE_LEVEL_ERROR,
  1601. FL("num_reo_dest_rings %d\n"), soc->num_reo_dest_rings);
  1602. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  1603. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  1604. i, 0, REO_DST_RING_SIZE)) {
  1605. QDF_TRACE(QDF_MODULE_ID_DP,
  1606. QDF_TRACE_LEVEL_ERROR,
  1607. FL("dp_srng_setup failed for reo_dest_ring[%d]"), i);
  1608. goto fail1;
  1609. }
  1610. }
  1611. } else {
  1612. /* This will be incremented during per pdev ring setup */
  1613. soc->num_reo_dest_rings = 0;
  1614. }
  1615. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  1616. /* REO reinjection ring */
  1617. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  1618. REO_REINJECT_RING_SIZE)) {
  1619. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1620. FL("dp_srng_setup failed for reo_reinject_ring"));
  1621. goto fail1;
  1622. }
  1623. /* Rx release ring */
  1624. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  1625. RX_RELEASE_RING_SIZE)) {
  1626. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1627. FL("dp_srng_setup failed for rx_rel_ring"));
  1628. goto fail1;
  1629. }
  1630. /* Rx exception ring */
  1631. if (dp_srng_setup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0,
  1632. MAX_REO_DEST_RINGS, REO_EXCEPTION_RING_SIZE)) {
  1633. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1634. FL("dp_srng_setup failed for reo_exception_ring"));
  1635. goto fail1;
  1636. }
  1637. /* REO command and status rings */
  1638. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  1639. REO_CMD_RING_SIZE)) {
  1640. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1641. FL("dp_srng_setup failed for reo_cmd_ring"));
  1642. goto fail1;
  1643. }
  1644. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  1645. TAILQ_INIT(&soc->rx.reo_cmd_list);
  1646. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  1647. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  1648. REO_STATUS_RING_SIZE)) {
  1649. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1650. FL("dp_srng_setup failed for reo_status_ring"));
  1651. goto fail1;
  1652. }
  1653. dp_soc_wds_attach(soc);
  1654. /* Reset the cpu ring map if radio is NSS offloaded */
  1655. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  1656. dp_soc_reset_cpu_ring_map(soc);
  1657. }
  1658. /* Setup HW REO */
  1659. qdf_mem_zero(&reo_params, sizeof(reo_params));
  1660. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  1661. /*
  1662. * Reo ring remap is not required if both radios
  1663. * are offloaded to NSS
  1664. */
  1665. if (!dp_reo_remap_config(soc,
  1666. &reo_params.remap1,
  1667. &reo_params.remap2))
  1668. goto out;
  1669. reo_params.rx_hash_enabled = true;
  1670. }
  1671. out:
  1672. hal_reo_setup(soc->hal_soc, &reo_params);
  1673. qdf_atomic_set(&soc->cmn_init_done, 1);
  1674. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  1675. return 0;
  1676. fail1:
  1677. /*
  1678. * Cleanup will be done as part of soc_detach, which will
  1679. * be called on pdev attach failure
  1680. */
  1681. fail0:
  1682. return QDF_STATUS_E_FAILURE;
  1683. }
  1684. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  1685. static void dp_lro_hash_setup(struct dp_soc *soc)
  1686. {
  1687. struct cdp_lro_hash_config lro_hash;
  1688. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  1689. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  1690. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1691. FL("LRO disabled RX hash disabled"));
  1692. return;
  1693. }
  1694. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  1695. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  1696. lro_hash.lro_enable = 1;
  1697. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  1698. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  1699. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  1700. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  1701. }
  1702. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR, FL("enabled"));
  1703. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  1704. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  1705. LRO_IPV4_SEED_ARR_SZ));
  1706. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  1707. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  1708. LRO_IPV6_SEED_ARR_SZ));
  1709. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1710. "lro_hash: lro_enable: 0x%x"
  1711. "lro_hash: tcp_flag 0x%x tcp_flag_mask 0x%x",
  1712. lro_hash.lro_enable, lro_hash.tcp_flag,
  1713. lro_hash.tcp_flag_mask);
  1714. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1715. FL("lro_hash: toeplitz_hash_ipv4:"));
  1716. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  1717. QDF_TRACE_LEVEL_ERROR,
  1718. (void *)lro_hash.toeplitz_hash_ipv4,
  1719. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  1720. LRO_IPV4_SEED_ARR_SZ));
  1721. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1722. FL("lro_hash: toeplitz_hash_ipv6:"));
  1723. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  1724. QDF_TRACE_LEVEL_ERROR,
  1725. (void *)lro_hash.toeplitz_hash_ipv6,
  1726. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  1727. LRO_IPV6_SEED_ARR_SZ));
  1728. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  1729. if (soc->cdp_soc.ol_ops->lro_hash_config)
  1730. (void)soc->cdp_soc.ol_ops->lro_hash_config
  1731. (soc->osif_soc, &lro_hash);
  1732. }
  1733. /*
  1734. * dp_rxdma_ring_setup() - configure the RX DMA rings
  1735. * @soc: data path SoC handle
  1736. * @pdev: Physical device handle
  1737. *
  1738. * Return: 0 - success, > 0 - failure
  1739. */
  1740. #ifdef QCA_HOST2FW_RXBUF_RING
  1741. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  1742. struct dp_pdev *pdev)
  1743. {
  1744. int max_mac_rings =
  1745. wlan_cfg_get_num_mac_rings
  1746. (pdev->wlan_cfg_ctx);
  1747. int i;
  1748. for (i = 0; i < max_mac_rings; i++) {
  1749. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1750. "%s: pdev_id %d mac_id %d\n",
  1751. __func__, pdev->pdev_id, i);
  1752. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  1753. RXDMA_BUF, 1, i, RXDMA_BUF_RING_SIZE)) {
  1754. QDF_TRACE(QDF_MODULE_ID_DP,
  1755. QDF_TRACE_LEVEL_ERROR,
  1756. FL("failed rx mac ring setup"));
  1757. return QDF_STATUS_E_FAILURE;
  1758. }
  1759. }
  1760. return QDF_STATUS_SUCCESS;
  1761. }
  1762. #else
  1763. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  1764. struct dp_pdev *pdev)
  1765. {
  1766. return QDF_STATUS_SUCCESS;
  1767. }
  1768. #endif
  1769. /**
  1770. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  1771. * @pdev - DP_PDEV handle
  1772. *
  1773. * Return: void
  1774. */
  1775. static inline void
  1776. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  1777. {
  1778. uint8_t map_id;
  1779. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  1780. qdf_mem_copy(pdev->dscp_tid_map[map_id], default_dscp_tid_map,
  1781. sizeof(default_dscp_tid_map));
  1782. }
  1783. for (map_id = 0; map_id < HAL_MAX_HW_DSCP_TID_MAPS; map_id++) {
  1784. hal_tx_set_dscp_tid_map(pdev->soc->hal_soc,
  1785. pdev->dscp_tid_map[map_id],
  1786. map_id);
  1787. }
  1788. }
  1789. /*
  1790. * dp_reset_intr_mask() - reset interrupt mask
  1791. * @dp_soc - DP Soc handle
  1792. * @dp_pdev - DP pdev handle
  1793. *
  1794. * Return: Return void
  1795. */
  1796. static inline
  1797. void dp_soc_reset_intr_mask(struct dp_soc *soc, struct dp_pdev *pdev)
  1798. {
  1799. /*
  1800. * We will set the interrupt mask to zero for NSS offloaded radio
  1801. */
  1802. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, pdev->pdev_id, 0x0);
  1803. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, pdev->pdev_id, 0x0);
  1804. wlan_cfg_set_rxdma2host_ring_mask(soc->wlan_cfg_ctx, pdev->pdev_id, 0x0);
  1805. }
  1806. /*
  1807. * dp_ipa_ring_resource_setup() - setup IPA ring resources
  1808. * @soc: data path SoC handle
  1809. *
  1810. * Return: none
  1811. */
  1812. #ifdef IPA_OFFLOAD
  1813. static inline int dp_ipa_ring_resource_setup(struct dp_soc *soc,
  1814. struct dp_pdev *pdev)
  1815. {
  1816. void *hal_srng;
  1817. struct hal_srng_params srng_params;
  1818. qdf_dma_addr_t hp_addr, tp_addr;
  1819. /* IPA TCL_DATA Ring - HAL_SRNG_SW2TCL4 */
  1820. hal_srng = soc->tcl_data_ring[IPA_TCL_DATA_RING_IDX].hal_srng;
  1821. hal_get_srng_params(soc->hal_soc, hal_srng, &srng_params);
  1822. soc->ipa_uc_tx_rsc.ipa_tcl_ring_base_paddr =
  1823. srng_params.ring_base_paddr;
  1824. soc->ipa_uc_tx_rsc.ipa_tcl_ring_base_vaddr =
  1825. srng_params.ring_base_vaddr;
  1826. soc->ipa_uc_tx_rsc.ipa_tcl_ring_size =
  1827. srng_params.num_entries * srng_params.entry_size;
  1828. hp_addr = hal_srng_get_hp_addr(soc->hal_soc, hal_srng);
  1829. soc->ipa_uc_tx_rsc.ipa_tcl_hp_paddr = hp_addr;
  1830. /* IPA TX COMP Ring - HAL_SRNG_WBM2SW3_RELEASE */
  1831. hal_srng = soc->tx_comp_ring[IPA_TX_COMP_RING_IDX].hal_srng;
  1832. hal_get_srng_params(soc->hal_soc, hal_srng, &srng_params);
  1833. soc->ipa_uc_tx_rsc.ipa_wbm_ring_base_paddr =
  1834. srng_params.ring_base_paddr;
  1835. soc->ipa_uc_tx_rsc.ipa_wbm_ring_base_vaddr =
  1836. srng_params.ring_base_vaddr;
  1837. soc->ipa_uc_tx_rsc.ipa_wbm_ring_size =
  1838. srng_params.num_entries * srng_params.entry_size;
  1839. tp_addr = hal_srng_get_tp_addr(soc->hal_soc, hal_srng);
  1840. soc->ipa_uc_tx_rsc.ipa_wbm_tp_paddr = tp_addr;
  1841. /* IPA REO_DEST Ring - HAL_SRNG_REO2SW4 */
  1842. hal_srng = soc->reo_dest_ring[IPA_REO_DEST_RING_IDX].hal_srng;
  1843. hal_get_srng_params(soc->hal_soc, hal_srng, &srng_params);
  1844. soc->ipa_uc_rx_rsc.ipa_reo_ring_base_paddr =
  1845. srng_params.ring_base_paddr;
  1846. soc->ipa_uc_rx_rsc.ipa_reo_ring_base_vaddr =
  1847. srng_params.ring_base_vaddr;
  1848. soc->ipa_uc_rx_rsc.ipa_reo_ring_size =
  1849. srng_params.num_entries * srng_params.entry_size;
  1850. tp_addr = hal_srng_get_tp_addr(soc->hal_soc, hal_srng);
  1851. soc->ipa_uc_rx_rsc.ipa_reo_tp_paddr = tp_addr;
  1852. /* IPA RX_REFILL_BUF Ring - ipa_rx_refill_buf_ring */
  1853. if (dp_srng_setup(soc, &pdev->ipa_rx_refill_buf_ring, RXDMA_BUF, 2,
  1854. pdev->pdev_id, RXDMA_BUF_RING_SIZE)) {
  1855. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1856. "%s: dp_srng_setup failed IPA rx refill ring\n",
  1857. __func__);
  1858. return -EFAULT;
  1859. }
  1860. hal_srng = pdev->ipa_rx_refill_buf_ring.hal_srng;
  1861. hal_get_srng_params(soc->hal_soc, hal_srng, &srng_params);
  1862. soc->ipa_uc_rx_rsc.ipa_rx_refill_buf_ring_base_paddr =
  1863. srng_params.ring_base_paddr;
  1864. soc->ipa_uc_rx_rsc.ipa_rx_refill_buf_ring_base_vaddr =
  1865. srng_params.ring_base_vaddr;
  1866. soc->ipa_uc_rx_rsc.ipa_rx_refill_buf_ring_size =
  1867. srng_params.num_entries * srng_params.entry_size;
  1868. hp_addr = hal_srng_get_hp_addr(soc->hal_soc, hal_srng);
  1869. soc->ipa_uc_rx_rsc.ipa_rx_refill_buf_hp_paddr = hp_addr;
  1870. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1871. "%s: ring_base_paddr:%p, ring_base_vaddr:%p"
  1872. "_entries:%d, hp_addr:%p\n",
  1873. __func__,
  1874. (void *)srng_params.ring_base_paddr,
  1875. (void *)srng_params.ring_base_vaddr,
  1876. srng_params.num_entries,
  1877. (void *)hp_addr);
  1878. return 0;
  1879. }
  1880. #else
  1881. static inline int dp_ipa_ring_resource_setup(struct dp_soc *soc,
  1882. struct dp_pdev *pdev)
  1883. {
  1884. return 0;
  1885. }
  1886. #endif
  1887. /*
  1888. * dp_pdev_attach_wifi3() - attach txrx pdev
  1889. * @osif_pdev: Opaque PDEV handle from OSIF/HDD
  1890. * @txrx_soc: Datapath SOC handle
  1891. * @htc_handle: HTC handle for host-target interface
  1892. * @qdf_osdev: QDF OS device
  1893. * @pdev_id: PDEV ID
  1894. *
  1895. * Return: DP PDEV handle on success, NULL on failure
  1896. */
  1897. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  1898. struct cdp_cfg *ctrl_pdev,
  1899. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  1900. {
  1901. int tx_ring_size;
  1902. int tx_comp_ring_size;
  1903. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1904. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  1905. if (!pdev) {
  1906. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1907. FL("DP PDEV memory allocation failed"));
  1908. goto fail0;
  1909. }
  1910. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach();
  1911. if (!pdev->wlan_cfg_ctx) {
  1912. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1913. FL("pdev cfg_attach failed"));
  1914. qdf_mem_free(pdev);
  1915. goto fail0;
  1916. }
  1917. /*
  1918. * set nss pdev config based on soc config
  1919. */
  1920. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  1921. (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx) & (1 << pdev_id)));
  1922. pdev->soc = soc;
  1923. pdev->osif_pdev = ctrl_pdev;
  1924. pdev->pdev_id = pdev_id;
  1925. soc->pdev_list[pdev_id] = pdev;
  1926. soc->pdev_count++;
  1927. TAILQ_INIT(&pdev->vdev_list);
  1928. pdev->vdev_count = 0;
  1929. qdf_spinlock_create(&pdev->tx_mutex);
  1930. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  1931. TAILQ_INIT(&pdev->neighbour_peers_list);
  1932. if (dp_soc_cmn_setup(soc)) {
  1933. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1934. FL("dp_soc_cmn_setup failed"));
  1935. goto fail1;
  1936. }
  1937. /* Setup per PDEV TCL rings if configured */
  1938. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1939. tx_ring_size =
  1940. wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  1941. tx_comp_ring_size =
  1942. wlan_cfg_tx_comp_ring_size(soc->wlan_cfg_ctx);
  1943. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  1944. pdev_id, pdev_id, tx_ring_size)) {
  1945. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1946. FL("dp_srng_setup failed for tcl_data_ring"));
  1947. goto fail1;
  1948. }
  1949. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  1950. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  1951. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1952. FL("dp_srng_setup failed for tx_comp_ring"));
  1953. goto fail1;
  1954. }
  1955. soc->num_tcl_data_rings++;
  1956. }
  1957. /* Tx specific init */
  1958. if (dp_tx_pdev_attach(pdev)) {
  1959. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1960. FL("dp_tx_pdev_attach failed"));
  1961. goto fail1;
  1962. }
  1963. /* Setup per PDEV REO rings if configured */
  1964. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1965. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  1966. pdev_id, pdev_id, REO_DST_RING_SIZE)) {
  1967. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1968. FL("dp_srng_setup failed for reo_dest_ringn"));
  1969. goto fail1;
  1970. }
  1971. soc->num_reo_dest_rings++;
  1972. }
  1973. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  1974. RXDMA_REFILL_RING_SIZE)) {
  1975. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1976. FL("dp_srng_setup failed rx refill ring"));
  1977. goto fail1;
  1978. }
  1979. if (dp_rxdma_ring_setup(soc, pdev)) {
  1980. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1981. FL("RXDMA ring config failed"));
  1982. goto fail1;
  1983. }
  1984. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0,
  1985. pdev_id, RXDMA_MONITOR_BUF_RING_SIZE)) {
  1986. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1987. FL("dp_srng_setup failed for rxdma_mon_buf_ring"));
  1988. goto fail1;
  1989. }
  1990. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0,
  1991. pdev_id, RXDMA_MONITOR_DST_RING_SIZE)) {
  1992. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1993. FL("dp_srng_setup failed for rxdma_mon_dst_ring"));
  1994. goto fail1;
  1995. }
  1996. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring,
  1997. RXDMA_MONITOR_STATUS, 0, pdev_id,
  1998. RXDMA_MONITOR_STATUS_RING_SIZE)) {
  1999. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2000. FL("dp_srng_setup failed for rxdma_mon_status_ring"));
  2001. goto fail1;
  2002. }
  2003. if (dp_srng_setup(soc, &pdev->rxdma_mon_desc_ring,
  2004. RXDMA_MONITOR_DESC, 0, pdev_id, RXDMA_MONITOR_DESC_RING_SIZE)) {
  2005. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2006. "dp_srng_setup failed for rxdma_mon_desc_ring\n");
  2007. goto fail1;
  2008. }
  2009. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring, RXDMA_DST, 0,
  2010. pdev_id, RXDMA_ERR_DST_RING_SIZE)) {
  2011. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2012. FL("dp_srng_setup failed for rxdma_mon_dst_ring"));
  2013. goto fail1;
  2014. }
  2015. if (dp_ipa_ring_resource_setup(soc, pdev))
  2016. goto fail1;
  2017. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2018. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2019. "%s: dp_ipa_uc_attach failed\n", __func__);
  2020. goto fail1;
  2021. }
  2022. /* Rx specific init */
  2023. if (dp_rx_pdev_attach(pdev)) {
  2024. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2025. FL("dp_rx_pdev_attach failed "));
  2026. goto fail0;
  2027. }
  2028. DP_STATS_INIT(pdev);
  2029. #ifndef CONFIG_WIN
  2030. /* MCL */
  2031. dp_local_peer_id_pool_init(pdev);
  2032. #endif
  2033. dp_dscp_tid_map_setup(pdev);
  2034. /* Rx monitor mode specific init */
  2035. if (dp_rx_pdev_mon_attach(pdev)) {
  2036. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2037. "dp_rx_pdev_attach failed\n");
  2038. goto fail1;
  2039. }
  2040. if (dp_wdi_event_attach(pdev)) {
  2041. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2042. "dp_wdi_evet_attach failed\n");
  2043. goto fail1;
  2044. }
  2045. /* set the reo destination during initialization */
  2046. pdev->reo_dest = pdev->pdev_id + 1;
  2047. /*
  2048. * reset the interrupt mask for offloaded radio
  2049. */
  2050. if (wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx)) {
  2051. dp_soc_reset_intr_mask(soc, pdev);
  2052. }
  2053. return (struct cdp_pdev *)pdev;
  2054. fail1:
  2055. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  2056. fail0:
  2057. return NULL;
  2058. }
  2059. /*
  2060. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2061. * @soc: data path SoC handle
  2062. * @pdev: Physical device handle
  2063. *
  2064. * Return: void
  2065. */
  2066. #ifdef QCA_HOST2FW_RXBUF_RING
  2067. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2068. struct dp_pdev *pdev)
  2069. {
  2070. int max_mac_rings =
  2071. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2072. int i;
  2073. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2074. max_mac_rings : MAX_RX_MAC_RINGS;
  2075. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2076. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2077. RXDMA_BUF, 1);
  2078. }
  2079. #else
  2080. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2081. struct dp_pdev *pdev)
  2082. {
  2083. }
  2084. #endif
  2085. /*
  2086. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2087. * @pdev: device object
  2088. *
  2089. * Return: void
  2090. */
  2091. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2092. {
  2093. struct dp_neighbour_peer *peer = NULL;
  2094. struct dp_neighbour_peer *temp_peer = NULL;
  2095. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2096. neighbour_peer_list_elem, temp_peer) {
  2097. /* delete this peer from the list */
  2098. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2099. peer, neighbour_peer_list_elem);
  2100. qdf_mem_free(peer);
  2101. }
  2102. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2103. }
  2104. /*
  2105. * dp_pdev_detach_wifi3() - detach txrx pdev
  2106. * @txrx_pdev: Datapath PDEV handle
  2107. * @force: Force detach
  2108. *
  2109. */
  2110. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  2111. {
  2112. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2113. struct dp_soc *soc = pdev->soc;
  2114. dp_wdi_event_detach(pdev);
  2115. dp_tx_pdev_detach(pdev);
  2116. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2117. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2118. TCL_DATA, pdev->pdev_id);
  2119. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2120. WBM2SW_RELEASE, pdev->pdev_id);
  2121. }
  2122. dp_rx_pdev_detach(pdev);
  2123. dp_rx_pdev_mon_detach(pdev);
  2124. dp_neighbour_peers_detach(pdev);
  2125. qdf_spinlock_destroy(&pdev->tx_mutex);
  2126. dp_ipa_uc_detach(soc, pdev);
  2127. /* Cleanup per PDEV REO rings if configured */
  2128. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2129. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2130. REO_DST, pdev->pdev_id);
  2131. }
  2132. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2133. dp_rxdma_ring_cleanup(soc, pdev);
  2134. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0);
  2135. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0);
  2136. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring,
  2137. RXDMA_MONITOR_STATUS, 0);
  2138. dp_srng_cleanup(soc, &pdev->rxdma_mon_desc_ring,
  2139. RXDMA_MONITOR_DESC, 0);
  2140. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring, RXDMA_DST, 0);
  2141. soc->pdev_list[pdev->pdev_id] = NULL;
  2142. soc->pdev_count--;
  2143. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2144. qdf_mem_free(pdev);
  2145. }
  2146. /*
  2147. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2148. * @soc: DP SOC handle
  2149. */
  2150. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2151. {
  2152. struct reo_desc_list_node *desc;
  2153. struct dp_rx_tid *rx_tid;
  2154. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2155. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2156. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2157. rx_tid = &desc->rx_tid;
  2158. qdf_mem_unmap_nbytes_single(soc->osdev,
  2159. rx_tid->hw_qdesc_paddr,
  2160. QDF_DMA_BIDIRECTIONAL,
  2161. rx_tid->hw_qdesc_alloc_size);
  2162. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2163. qdf_mem_free(desc);
  2164. }
  2165. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2166. qdf_list_destroy(&soc->reo_desc_freelist);
  2167. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2168. }
  2169. /*
  2170. * dp_soc_detach_wifi3() - Detach txrx SOC
  2171. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2172. */
  2173. static void dp_soc_detach_wifi3(void *txrx_soc)
  2174. {
  2175. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2176. int i;
  2177. qdf_atomic_set(&soc->cmn_init_done, 0);
  2178. qdf_flush_work(0, &soc->htt_stats.work);
  2179. qdf_disable_work(0, &soc->htt_stats.work);
  2180. /* Free pending htt stats messages */
  2181. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  2182. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2183. if (soc->pdev_list[i])
  2184. dp_pdev_detach_wifi3(
  2185. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2186. }
  2187. dp_peer_find_detach(soc);
  2188. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2189. * SW descriptors
  2190. */
  2191. /* Free the ring memories */
  2192. /* Common rings */
  2193. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2194. dp_tx_soc_detach(soc);
  2195. /* Tx data rings */
  2196. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2197. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2198. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  2199. TCL_DATA, i);
  2200. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  2201. WBM2SW_RELEASE, i);
  2202. }
  2203. }
  2204. /* TCL command and status rings */
  2205. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  2206. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  2207. /* Rx data rings */
  2208. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2209. soc->num_reo_dest_rings =
  2210. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2211. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2212. /* TODO: Get number of rings and ring sizes
  2213. * from wlan_cfg
  2214. */
  2215. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  2216. REO_DST, i);
  2217. }
  2218. }
  2219. /* REO reinjection ring */
  2220. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  2221. /* Rx release ring */
  2222. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  2223. /* Rx exception ring */
  2224. /* TODO: Better to store ring_type and ring_num in
  2225. * dp_srng during setup
  2226. */
  2227. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  2228. /* REO command and status rings */
  2229. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  2230. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  2231. dp_hw_link_desc_pool_cleanup(soc);
  2232. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2233. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  2234. qdf_spinlock_destroy(&soc->htt_stats.lock);
  2235. htt_soc_detach(soc->htt_handle);
  2236. dp_reo_cmdlist_destroy(soc);
  2237. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2238. dp_reo_desc_freelist_destroy(soc);
  2239. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  2240. dp_soc_wds_detach(soc);
  2241. qdf_mem_free(soc);
  2242. }
  2243. /*
  2244. * dp_setup_ipa_rx_refill_buf_ring() - setup IPA RX Refill buffer ring
  2245. * @soc: data path SoC handle
  2246. * @pdev: physical device handle
  2247. *
  2248. * Return: void
  2249. */
  2250. #ifdef IPA_OFFLOAD
  2251. static inline void dp_config_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2252. struct dp_pdev *pdev)
  2253. {
  2254. htt_srng_setup(soc->htt_handle, 0,
  2255. pdev->ipa_rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  2256. }
  2257. #else
  2258. static inline void dp_config_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2259. struct dp_pdev *pdev)
  2260. {
  2261. }
  2262. #endif
  2263. /*
  2264. * dp_rxdma_ring_config() - configure the RX DMA rings
  2265. *
  2266. * This function is used to configure the MAC rings.
  2267. * On MCL host provides buffers in Host2FW ring
  2268. * FW refills (copies) buffers to the ring and updates
  2269. * ring_idx in register
  2270. *
  2271. * @soc: data path SoC handle
  2272. *
  2273. * Return: void
  2274. */
  2275. #ifdef QCA_HOST2FW_RXBUF_RING
  2276. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2277. {
  2278. int i;
  2279. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2280. struct dp_pdev *pdev = soc->pdev_list[i];
  2281. if (pdev) {
  2282. int mac_id = 0;
  2283. int j;
  2284. bool dbs_enable = 0;
  2285. int max_mac_rings =
  2286. wlan_cfg_get_num_mac_rings
  2287. (pdev->wlan_cfg_ctx);
  2288. htt_srng_setup(soc->htt_handle, 0,
  2289. pdev->rx_refill_buf_ring.hal_srng,
  2290. RXDMA_BUF);
  2291. dp_config_ipa_rx_refill_buf_ring(soc, pdev);
  2292. if (soc->cdp_soc.ol_ops->
  2293. is_hw_dbs_2x2_capable) {
  2294. dbs_enable = soc->cdp_soc.ol_ops->
  2295. is_hw_dbs_2x2_capable(soc->psoc);
  2296. }
  2297. if (dbs_enable) {
  2298. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2299. QDF_TRACE_LEVEL_ERROR,
  2300. FL("DBS enabled max_mac_rings %d\n"),
  2301. max_mac_rings);
  2302. } else {
  2303. max_mac_rings = 1;
  2304. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2305. QDF_TRACE_LEVEL_ERROR,
  2306. FL("DBS disabled, max_mac_rings %d\n"),
  2307. max_mac_rings);
  2308. }
  2309. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2310. FL("pdev_id %d max_mac_rings %d\n"),
  2311. pdev->pdev_id, max_mac_rings);
  2312. for (j = 0; j < max_mac_rings; j++) {
  2313. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2314. QDF_TRACE_LEVEL_ERROR,
  2315. FL("mac_id %d\n"), mac_id);
  2316. htt_srng_setup(soc->htt_handle, mac_id,
  2317. pdev->rx_mac_buf_ring[j]
  2318. .hal_srng,
  2319. RXDMA_BUF);
  2320. mac_id++;
  2321. }
  2322. /* Configure monitor mode rings */
  2323. htt_srng_setup(soc->htt_handle, i,
  2324. pdev->rxdma_mon_buf_ring.hal_srng,
  2325. RXDMA_MONITOR_BUF);
  2326. htt_srng_setup(soc->htt_handle, i,
  2327. pdev->rxdma_mon_dst_ring.hal_srng,
  2328. RXDMA_MONITOR_DST);
  2329. htt_srng_setup(soc->htt_handle, i,
  2330. pdev->rxdma_mon_status_ring.hal_srng,
  2331. RXDMA_MONITOR_STATUS);
  2332. htt_srng_setup(soc->htt_handle, i,
  2333. pdev->rxdma_mon_desc_ring.hal_srng,
  2334. RXDMA_MONITOR_DESC);
  2335. htt_srng_setup(soc->htt_handle, i,
  2336. pdev->rxdma_err_dst_ring.hal_srng,
  2337. RXDMA_DST);
  2338. }
  2339. }
  2340. }
  2341. #else
  2342. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2343. {
  2344. int i;
  2345. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2346. struct dp_pdev *pdev = soc->pdev_list[i];
  2347. if (pdev) {
  2348. htt_srng_setup(soc->htt_handle, i,
  2349. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  2350. htt_srng_setup(soc->htt_handle, i,
  2351. pdev->rxdma_mon_buf_ring.hal_srng,
  2352. RXDMA_MONITOR_BUF);
  2353. htt_srng_setup(soc->htt_handle, i,
  2354. pdev->rxdma_mon_dst_ring.hal_srng,
  2355. RXDMA_MONITOR_DST);
  2356. htt_srng_setup(soc->htt_handle, i,
  2357. pdev->rxdma_mon_status_ring.hal_srng,
  2358. RXDMA_MONITOR_STATUS);
  2359. htt_srng_setup(soc->htt_handle, i,
  2360. pdev->rxdma_mon_desc_ring.hal_srng,
  2361. RXDMA_MONITOR_DESC);
  2362. htt_srng_setup(soc->htt_handle, i,
  2363. pdev->rxdma_err_dst_ring.hal_srng,
  2364. RXDMA_DST);
  2365. }
  2366. }
  2367. }
  2368. #endif
  2369. /*
  2370. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  2371. * @txrx_soc: Datapath SOC handle
  2372. */
  2373. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  2374. {
  2375. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  2376. htt_soc_attach_target(soc->htt_handle);
  2377. dp_rxdma_ring_config(soc);
  2378. DP_STATS_INIT(soc);
  2379. /* initialize work queue for stats processing */
  2380. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  2381. return 0;
  2382. }
  2383. /*
  2384. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  2385. * @txrx_soc: Datapath SOC handle
  2386. */
  2387. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  2388. {
  2389. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  2390. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  2391. }
  2392. /*
  2393. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  2394. * @txrx_soc: Datapath SOC handle
  2395. * @nss_cfg: nss config
  2396. */
  2397. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  2398. {
  2399. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  2400. wlan_cfg_set_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx, config);
  2401. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2402. FL("nss-wifi<0> nss config is enabled"));
  2403. }
  2404. /*
  2405. * dp_vdev_attach_wifi3() - attach txrx vdev
  2406. * @txrx_pdev: Datapath PDEV handle
  2407. * @vdev_mac_addr: MAC address of the virtual interface
  2408. * @vdev_id: VDEV Id
  2409. * @wlan_op_mode: VDEV operating mode
  2410. *
  2411. * Return: DP VDEV handle on success, NULL on failure
  2412. */
  2413. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  2414. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  2415. {
  2416. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2417. struct dp_soc *soc = pdev->soc;
  2418. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  2419. int tx_ring_size;
  2420. if (!vdev) {
  2421. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2422. FL("DP VDEV memory allocation failed"));
  2423. goto fail0;
  2424. }
  2425. vdev->pdev = pdev;
  2426. vdev->vdev_id = vdev_id;
  2427. vdev->opmode = op_mode;
  2428. vdev->osdev = soc->osdev;
  2429. vdev->osif_rx = NULL;
  2430. vdev->osif_rsim_rx_decap = NULL;
  2431. vdev->osif_get_key = NULL;
  2432. vdev->osif_rx_mon = NULL;
  2433. vdev->osif_tx_free_ext = NULL;
  2434. vdev->osif_vdev = NULL;
  2435. vdev->delete.pending = 0;
  2436. vdev->safemode = 0;
  2437. vdev->drop_unenc = 1;
  2438. #ifdef notyet
  2439. vdev->filters_num = 0;
  2440. #endif
  2441. qdf_mem_copy(
  2442. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  2443. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  2444. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  2445. vdev->dscp_tid_map_id = 0;
  2446. vdev->mcast_enhancement_en = 0;
  2447. tx_ring_size = wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  2448. /* TODO: Initialize default HTT meta data that will be used in
  2449. * TCL descriptors for packets transmitted from this VDEV
  2450. */
  2451. TAILQ_INIT(&vdev->peer_list);
  2452. /* add this vdev into the pdev's list */
  2453. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  2454. pdev->vdev_count++;
  2455. dp_tx_vdev_attach(vdev);
  2456. if (QDF_STATUS_SUCCESS != dp_tx_flow_pool_map_handler(pdev, vdev_id,
  2457. FLOW_TYPE_VDEV, vdev_id, tx_ring_size))
  2458. goto fail1;
  2459. if ((soc->intr_mode == DP_INTR_POLL) &&
  2460. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  2461. if (pdev->vdev_count == 1)
  2462. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  2463. }
  2464. dp_lro_hash_setup(soc);
  2465. /* LRO */
  2466. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2467. wlan_op_mode_sta == vdev->opmode)
  2468. vdev->lro_enable = true;
  2469. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2470. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  2471. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2472. "Created vdev %p (%pM)", vdev, vdev->mac_addr.raw);
  2473. DP_STATS_INIT(vdev);
  2474. return (struct cdp_vdev *)vdev;
  2475. fail1:
  2476. dp_tx_vdev_detach(vdev);
  2477. qdf_mem_free(vdev);
  2478. fail0:
  2479. return NULL;
  2480. }
  2481. /**
  2482. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  2483. * @vdev: Datapath VDEV handle
  2484. * @osif_vdev: OSIF vdev handle
  2485. * @txrx_ops: Tx and Rx operations
  2486. *
  2487. * Return: DP VDEV handle on success, NULL on failure
  2488. */
  2489. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  2490. void *osif_vdev,
  2491. struct ol_txrx_ops *txrx_ops)
  2492. {
  2493. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2494. vdev->osif_vdev = osif_vdev;
  2495. vdev->osif_rx = txrx_ops->rx.rx;
  2496. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  2497. vdev->osif_get_key = txrx_ops->get_key;
  2498. vdev->osif_rx_mon = txrx_ops->rx.mon;
  2499. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  2500. #ifdef notyet
  2501. #if ATH_SUPPORT_WAPI
  2502. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  2503. #endif
  2504. #endif
  2505. #ifdef UMAC_SUPPORT_PROXY_ARP
  2506. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  2507. #endif
  2508. vdev->me_convert = txrx_ops->me_convert;
  2509. /* TODO: Enable the following once Tx code is integrated */
  2510. txrx_ops->tx.tx = dp_tx_send;
  2511. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2512. "DP Vdev Register success");
  2513. }
  2514. /*
  2515. * dp_vdev_detach_wifi3() - Detach txrx vdev
  2516. * @txrx_vdev: Datapath VDEV handle
  2517. * @callback: Callback OL_IF on completion of detach
  2518. * @cb_context: Callback context
  2519. *
  2520. */
  2521. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  2522. ol_txrx_vdev_delete_cb callback, void *cb_context)
  2523. {
  2524. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2525. struct dp_pdev *pdev = vdev->pdev;
  2526. struct dp_soc *soc = pdev->soc;
  2527. /* preconditions */
  2528. qdf_assert(vdev);
  2529. /* remove the vdev from its parent pdev's list */
  2530. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  2531. /*
  2532. * Use peer_ref_mutex while accessing peer_list, in case
  2533. * a peer is in the process of being removed from the list.
  2534. */
  2535. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2536. /* check that the vdev has no peers allocated */
  2537. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  2538. /* debug print - will be removed later */
  2539. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  2540. FL("not deleting vdev object %p (%pM)"
  2541. "until deletion finishes for all its peers"),
  2542. vdev, vdev->mac_addr.raw);
  2543. /* indicate that the vdev needs to be deleted */
  2544. vdev->delete.pending = 1;
  2545. vdev->delete.callback = callback;
  2546. vdev->delete.context = cb_context;
  2547. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2548. return;
  2549. }
  2550. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2551. dp_tx_flow_pool_unmap_handler(pdev, vdev->vdev_id, FLOW_TYPE_VDEV,
  2552. vdev->vdev_id);
  2553. dp_tx_vdev_detach(vdev);
  2554. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2555. FL("deleting vdev object %p (%pM)"), vdev, vdev->mac_addr.raw);
  2556. qdf_mem_free(vdev);
  2557. if (callback)
  2558. callback(cb_context);
  2559. }
  2560. /*
  2561. * dp_peer_create_wifi3() - attach txrx peer
  2562. * @txrx_vdev: Datapath VDEV handle
  2563. * @peer_mac_addr: Peer MAC address
  2564. *
  2565. * Return: DP peeer handle on success, NULL on failure
  2566. */
  2567. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  2568. uint8_t *peer_mac_addr)
  2569. {
  2570. struct dp_peer *peer;
  2571. int i;
  2572. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2573. struct dp_pdev *pdev;
  2574. struct dp_soc *soc;
  2575. /* preconditions */
  2576. qdf_assert(vdev);
  2577. qdf_assert(peer_mac_addr);
  2578. pdev = vdev->pdev;
  2579. soc = pdev->soc;
  2580. #ifdef notyet
  2581. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  2582. soc->mempool_ol_ath_peer);
  2583. #else
  2584. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  2585. #endif
  2586. if (!peer)
  2587. return NULL; /* failure */
  2588. qdf_mem_zero(peer, sizeof(struct dp_peer));
  2589. TAILQ_INIT(&peer->ast_entry_list);
  2590. /* store provided params */
  2591. peer->vdev = vdev;
  2592. dp_peer_add_ast(soc, peer, peer_mac_addr, 1);
  2593. qdf_spinlock_create(&peer->peer_info_lock);
  2594. qdf_mem_copy(
  2595. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  2596. /* TODO: See of rx_opt_proc is really required */
  2597. peer->rx_opt_proc = soc->rx_opt_proc;
  2598. /* initialize the peer_id */
  2599. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  2600. peer->peer_ids[i] = HTT_INVALID_PEER;
  2601. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2602. qdf_atomic_init(&peer->ref_cnt);
  2603. /* keep one reference for attach */
  2604. qdf_atomic_inc(&peer->ref_cnt);
  2605. /* add this peer into the vdev's list */
  2606. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  2607. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2608. /* TODO: See if hash based search is required */
  2609. dp_peer_find_hash_add(soc, peer);
  2610. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2611. "vdev %p created peer %p (%pM) ref_cnt: %d",
  2612. vdev, peer, peer->mac_addr.raw,
  2613. qdf_atomic_read(&peer->ref_cnt));
  2614. /*
  2615. * For every peer MAp message search and set if bss_peer
  2616. */
  2617. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  2618. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2619. "vdev bss_peer!!!!");
  2620. peer->bss_peer = 1;
  2621. vdev->vap_bss_peer = peer;
  2622. }
  2623. #ifndef CONFIG_WIN
  2624. dp_local_peer_id_alloc(pdev, peer);
  2625. #endif
  2626. DP_STATS_INIT(peer);
  2627. return (void *)peer;
  2628. }
  2629. /*
  2630. * dp_peer_setup_wifi3() - initialize the peer
  2631. * @vdev_hdl: virtual device object
  2632. * @peer: Peer object
  2633. *
  2634. * Return: void
  2635. */
  2636. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  2637. {
  2638. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  2639. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  2640. struct dp_pdev *pdev;
  2641. struct dp_soc *soc;
  2642. bool hash_based = 0;
  2643. enum cdp_host_reo_dest_ring reo_dest;
  2644. /* preconditions */
  2645. qdf_assert(vdev);
  2646. qdf_assert(peer);
  2647. pdev = vdev->pdev;
  2648. soc = pdev->soc;
  2649. dp_peer_rx_init(pdev, peer);
  2650. peer->last_assoc_rcvd = 0;
  2651. peer->last_disassoc_rcvd = 0;
  2652. peer->last_deauth_rcvd = 0;
  2653. /*
  2654. * hash based steering is disabled for Radios which are offloaded
  2655. * to NSS
  2656. */
  2657. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  2658. hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  2659. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2660. FL("hash based steering for pdev: %d is %d\n"),
  2661. pdev->pdev_id, hash_based);
  2662. if (!hash_based)
  2663. reo_dest = pdev->reo_dest;
  2664. else
  2665. reo_dest = 1;
  2666. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  2667. /* TODO: Check the destination ring number to be passed to FW */
  2668. soc->cdp_soc.ol_ops->peer_set_default_routing(
  2669. pdev->osif_pdev, peer->mac_addr.raw,
  2670. peer->vdev->vdev_id, hash_based, reo_dest);
  2671. }
  2672. return;
  2673. }
  2674. /*
  2675. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  2676. * @vdev_handle: virtual device object
  2677. * @htt_pkt_type: type of pkt
  2678. *
  2679. * Return: void
  2680. */
  2681. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  2682. enum htt_cmn_pkt_type val)
  2683. {
  2684. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2685. vdev->tx_encap_type = val;
  2686. }
  2687. /*
  2688. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  2689. * @vdev_handle: virtual device object
  2690. * @htt_pkt_type: type of pkt
  2691. *
  2692. * Return: void
  2693. */
  2694. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  2695. enum htt_cmn_pkt_type val)
  2696. {
  2697. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2698. vdev->rx_decap_type = val;
  2699. }
  2700. /*
  2701. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  2702. * @pdev_handle: physical device object
  2703. * @val: reo destination ring index (1 - 4)
  2704. *
  2705. * Return: void
  2706. */
  2707. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  2708. enum cdp_host_reo_dest_ring val)
  2709. {
  2710. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2711. if (pdev)
  2712. pdev->reo_dest = val;
  2713. }
  2714. /*
  2715. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  2716. * @pdev_handle: physical device object
  2717. *
  2718. * Return: reo destination ring index
  2719. */
  2720. static enum cdp_host_reo_dest_ring
  2721. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  2722. {
  2723. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2724. if (pdev)
  2725. return pdev->reo_dest;
  2726. else
  2727. return cdp_host_reo_dest_ring_unknown;
  2728. }
  2729. #ifdef QCA_SUPPORT_SON
  2730. static void dp_son_peer_authorize(struct dp_peer *peer)
  2731. {
  2732. struct dp_soc *soc;
  2733. soc = peer->vdev->pdev->soc;
  2734. peer->peer_bs_inact_flag = 0;
  2735. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2736. return;
  2737. }
  2738. #else
  2739. static void dp_son_peer_authorize(struct dp_peer *peer)
  2740. {
  2741. return;
  2742. }
  2743. #endif
  2744. /*
  2745. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  2746. * @pdev_handle: device object
  2747. * @val: value to be set
  2748. *
  2749. * Return: void
  2750. */
  2751. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  2752. uint32_t val)
  2753. {
  2754. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2755. /* Enable/Disable smart mesh filtering. This flag will be checked
  2756. * during rx processing to check if packets are from NAC clients.
  2757. */
  2758. pdev->filter_neighbour_peers = val;
  2759. return 0;
  2760. }
  2761. /*
  2762. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  2763. * address for smart mesh filtering
  2764. * @pdev_handle: device object
  2765. * @cmd: Add/Del command
  2766. * @macaddr: nac client mac address
  2767. *
  2768. * Return: void
  2769. */
  2770. static int dp_update_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  2771. uint32_t cmd, uint8_t *macaddr)
  2772. {
  2773. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2774. struct dp_neighbour_peer *peer = NULL;
  2775. if (!macaddr)
  2776. goto fail0;
  2777. /* Store address of NAC (neighbour peer) which will be checked
  2778. * against TA of received packets.
  2779. */
  2780. if (cmd == DP_NAC_PARAM_ADD) {
  2781. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  2782. sizeof(*peer));
  2783. if (!peer) {
  2784. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2785. FL("DP neighbour peer node memory allocation failed"));
  2786. goto fail0;
  2787. }
  2788. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  2789. macaddr, DP_MAC_ADDR_LEN);
  2790. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  2791. /* add this neighbour peer into the list */
  2792. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  2793. neighbour_peer_list_elem);
  2794. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  2795. return 1;
  2796. } else if (cmd == DP_NAC_PARAM_DEL) {
  2797. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  2798. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  2799. neighbour_peer_list_elem) {
  2800. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  2801. macaddr, DP_MAC_ADDR_LEN)) {
  2802. /* delete this peer from the list */
  2803. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2804. peer, neighbour_peer_list_elem);
  2805. qdf_mem_free(peer);
  2806. break;
  2807. }
  2808. }
  2809. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  2810. return 1;
  2811. }
  2812. fail0:
  2813. return 0;
  2814. }
  2815. /*
  2816. * dp_get_sec_type() - Get the security type
  2817. * @peer: Datapath peer handle
  2818. * @sec_idx: Security id (mcast, ucast)
  2819. *
  2820. * return sec_type: Security type
  2821. */
  2822. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  2823. {
  2824. struct dp_peer *dpeer = (struct dp_peer *)peer;
  2825. return dpeer->security[sec_idx].sec_type;
  2826. }
  2827. /*
  2828. * dp_peer_authorize() - authorize txrx peer
  2829. * @peer_handle: Datapath peer handle
  2830. * @authorize
  2831. *
  2832. */
  2833. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  2834. {
  2835. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  2836. struct dp_soc *soc;
  2837. if (peer != NULL) {
  2838. soc = peer->vdev->pdev->soc;
  2839. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2840. dp_son_peer_authorize(peer);
  2841. peer->authorize = authorize ? 1 : 0;
  2842. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2843. }
  2844. }
  2845. /*
  2846. * dp_peer_unref_delete() - unref and delete peer
  2847. * @peer_handle: Datapath peer handle
  2848. *
  2849. */
  2850. void dp_peer_unref_delete(void *peer_handle)
  2851. {
  2852. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  2853. struct dp_vdev *vdev = peer->vdev;
  2854. struct dp_pdev *pdev = vdev->pdev;
  2855. struct dp_soc *soc = pdev->soc;
  2856. struct dp_peer *tmppeer;
  2857. int found = 0;
  2858. uint16_t peer_id;
  2859. /*
  2860. * Hold the lock all the way from checking if the peer ref count
  2861. * is zero until the peer references are removed from the hash
  2862. * table and vdev list (if the peer ref count is zero).
  2863. * This protects against a new HL tx operation starting to use the
  2864. * peer object just after this function concludes it's done being used.
  2865. * Furthermore, the lock needs to be held while checking whether the
  2866. * vdev's list of peers is empty, to make sure that list is not modified
  2867. * concurrently with the empty check.
  2868. */
  2869. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2870. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2871. "%s: peer %p ref_cnt(before decrement): %d\n", __func__,
  2872. peer, qdf_atomic_read(&peer->ref_cnt));
  2873. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  2874. peer_id = peer->peer_ids[0];
  2875. /*
  2876. * Make sure that the reference to the peer in
  2877. * peer object map is removed
  2878. */
  2879. if (peer_id != HTT_INVALID_PEER)
  2880. soc->peer_id_to_obj_map[peer_id] = NULL;
  2881. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2882. "Deleting peer %p (%pM)", peer, peer->mac_addr.raw);
  2883. /* remove the reference to the peer from the hash table */
  2884. dp_peer_find_hash_remove(soc, peer);
  2885. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  2886. if (tmppeer == peer) {
  2887. found = 1;
  2888. break;
  2889. }
  2890. }
  2891. if (found) {
  2892. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  2893. peer_list_elem);
  2894. } else {
  2895. /*Ignoring the remove operation as peer not found*/
  2896. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  2897. "peer %p not found in vdev (%p)->peer_list:%p",
  2898. peer, vdev, &peer->vdev->peer_list);
  2899. }
  2900. /* cleanup the peer data */
  2901. dp_peer_cleanup(vdev, peer);
  2902. /* check whether the parent vdev has no peers left */
  2903. if (TAILQ_EMPTY(&vdev->peer_list)) {
  2904. /*
  2905. * Now that there are no references to the peer, we can
  2906. * release the peer reference lock.
  2907. */
  2908. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2909. /*
  2910. * Check if the parent vdev was waiting for its peers
  2911. * to be deleted, in order for it to be deleted too.
  2912. */
  2913. if (vdev->delete.pending) {
  2914. ol_txrx_vdev_delete_cb vdev_delete_cb =
  2915. vdev->delete.callback;
  2916. void *vdev_delete_context =
  2917. vdev->delete.context;
  2918. QDF_TRACE(QDF_MODULE_ID_DP,
  2919. QDF_TRACE_LEVEL_INFO_HIGH,
  2920. FL("deleting vdev object %p (%pM)"
  2921. " - its last peer is done"),
  2922. vdev, vdev->mac_addr.raw);
  2923. /* all peers are gone, go ahead and delete it */
  2924. qdf_mem_free(vdev);
  2925. if (vdev_delete_cb)
  2926. vdev_delete_cb(vdev_delete_context);
  2927. }
  2928. } else {
  2929. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2930. }
  2931. #ifdef notyet
  2932. qdf_mempool_free(soc->osdev, soc->mempool_ol_ath_peer, peer);
  2933. #else
  2934. qdf_mem_free(peer);
  2935. #endif
  2936. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  2937. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->osif_pdev,
  2938. vdev->vdev_id, peer->mac_addr.raw);
  2939. }
  2940. } else {
  2941. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2942. }
  2943. }
  2944. /*
  2945. * dp_peer_detach_wifi3() – Detach txrx peer
  2946. * @peer_handle: Datapath peer handle
  2947. *
  2948. */
  2949. static void dp_peer_delete_wifi3(void *peer_handle)
  2950. {
  2951. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  2952. /* redirect the peer's rx delivery function to point to a
  2953. * discard func
  2954. */
  2955. peer->rx_opt_proc = dp_rx_discard;
  2956. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2957. FL("peer %p (%pM)"), peer, peer->mac_addr.raw);
  2958. #ifndef CONFIG_WIN
  2959. dp_local_peer_id_free(peer->vdev->pdev, peer);
  2960. #endif
  2961. qdf_spinlock_destroy(&peer->peer_info_lock);
  2962. /*
  2963. * Remove the reference added during peer_attach.
  2964. * The peer will still be left allocated until the
  2965. * PEER_UNMAP message arrives to remove the other
  2966. * reference, added by the PEER_MAP message.
  2967. */
  2968. dp_peer_unref_delete(peer_handle);
  2969. }
  2970. /*
  2971. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  2972. * @peer_handle: Datapath peer handle
  2973. *
  2974. */
  2975. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  2976. {
  2977. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  2978. return vdev->mac_addr.raw;
  2979. }
  2980. /*
  2981. * dp_vdev_set_wds() - Enable per packet stats
  2982. * @vdev_handle: DP VDEV handle
  2983. * @val: value
  2984. *
  2985. * Return: none
  2986. */
  2987. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  2988. {
  2989. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2990. vdev->wds_enabled = val;
  2991. return 0;
  2992. }
  2993. /*
  2994. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  2995. * @peer_handle: Datapath peer handle
  2996. *
  2997. */
  2998. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  2999. uint8_t vdev_id)
  3000. {
  3001. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  3002. struct dp_vdev *vdev = NULL;
  3003. if (qdf_unlikely(!pdev))
  3004. return NULL;
  3005. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3006. if (vdev->vdev_id == vdev_id)
  3007. break;
  3008. }
  3009. return (struct cdp_vdev *)vdev;
  3010. }
  3011. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  3012. {
  3013. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3014. return vdev->opmode;
  3015. }
  3016. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  3017. {
  3018. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  3019. struct dp_pdev *pdev = vdev->pdev;
  3020. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  3021. }
  3022. /**
  3023. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  3024. * @vdev_handle: Datapath VDEV handle
  3025. * @smart_monitor: Flag to denote if its smart monitor mode
  3026. *
  3027. * Return: 0 on success, not 0 on failure
  3028. */
  3029. static int dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  3030. uint8_t smart_monitor)
  3031. {
  3032. /* Many monitor VAPs can exists in a system but only one can be up at
  3033. * anytime
  3034. */
  3035. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3036. struct dp_pdev *pdev;
  3037. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3038. struct dp_soc *soc;
  3039. uint8_t pdev_id;
  3040. qdf_assert(vdev);
  3041. pdev = vdev->pdev;
  3042. pdev_id = pdev->pdev_id;
  3043. soc = pdev->soc;
  3044. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  3045. "pdev=%p, pdev_id=%d, soc=%p vdev=%p\n",
  3046. pdev, pdev_id, soc, vdev);
  3047. /*Check if current pdev's monitor_vdev exists */
  3048. if (pdev->monitor_vdev) {
  3049. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3050. "vdev=%p\n", vdev);
  3051. qdf_assert(vdev);
  3052. }
  3053. pdev->monitor_vdev = vdev;
  3054. /* If smart monitor mode, do not configure monitor ring */
  3055. if (smart_monitor)
  3056. return QDF_STATUS_SUCCESS;
  3057. htt_tlv_filter.mpdu_start = 1;
  3058. htt_tlv_filter.msdu_start = 1;
  3059. htt_tlv_filter.packet = 1;
  3060. htt_tlv_filter.msdu_end = 1;
  3061. htt_tlv_filter.mpdu_end = 1;
  3062. htt_tlv_filter.packet_header = 1;
  3063. htt_tlv_filter.attention = 1;
  3064. htt_tlv_filter.ppdu_start = 0;
  3065. htt_tlv_filter.ppdu_end = 0;
  3066. htt_tlv_filter.ppdu_end_user_stats = 0;
  3067. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  3068. htt_tlv_filter.ppdu_end_status_done = 0;
  3069. htt_tlv_filter.header_per_msdu = 1;
  3070. htt_tlv_filter.enable_fp = 1;
  3071. htt_tlv_filter.enable_md = 0;
  3072. htt_tlv_filter.enable_mo = 1;
  3073. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3074. pdev->rxdma_mon_buf_ring.hal_srng,
  3075. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3076. htt_tlv_filter.mpdu_start = 1;
  3077. htt_tlv_filter.msdu_start = 1;
  3078. htt_tlv_filter.packet = 0;
  3079. htt_tlv_filter.msdu_end = 1;
  3080. htt_tlv_filter.mpdu_end = 1;
  3081. htt_tlv_filter.packet_header = 1;
  3082. htt_tlv_filter.attention = 1;
  3083. htt_tlv_filter.ppdu_start = 1;
  3084. htt_tlv_filter.ppdu_end = 1;
  3085. htt_tlv_filter.ppdu_end_user_stats = 1;
  3086. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  3087. htt_tlv_filter.ppdu_end_status_done = 1;
  3088. htt_tlv_filter.header_per_msdu = 0;
  3089. htt_tlv_filter.enable_fp = 1;
  3090. htt_tlv_filter.enable_md = 0;
  3091. htt_tlv_filter.enable_mo = 1;
  3092. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3093. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  3094. RX_BUFFER_SIZE, &htt_tlv_filter);
  3095. return QDF_STATUS_SUCCESS;
  3096. }
  3097. #ifdef MESH_MODE_SUPPORT
  3098. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  3099. {
  3100. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3101. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3102. FL("val %d"), val);
  3103. vdev->mesh_vdev = val;
  3104. }
  3105. /*
  3106. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  3107. * @vdev_hdl: virtual device object
  3108. * @val: value to be set
  3109. *
  3110. * Return: void
  3111. */
  3112. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  3113. {
  3114. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3115. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3116. FL("val %d"), val);
  3117. vdev->mesh_rx_filter = val;
  3118. }
  3119. #endif
  3120. /**
  3121. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  3122. * @vdev: DP VDEV handle
  3123. *
  3124. * return: void
  3125. */
  3126. void dp_aggregate_vdev_stats(struct dp_vdev *vdev)
  3127. {
  3128. struct dp_peer *peer = NULL;
  3129. struct dp_soc *soc = vdev->pdev->soc;
  3130. int i;
  3131. uint8_t pream_type;
  3132. qdf_mem_set(&(vdev->stats.tx), sizeof(vdev->stats.tx), 0x0);
  3133. qdf_mem_set(&(vdev->stats.rx), sizeof(vdev->stats.rx), 0x0);
  3134. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3135. for (pream_type = 0; pream_type < DOT11_MAX; pream_type++) {
  3136. for (i = 0; i < MAX_MCS; i++) {
  3137. DP_STATS_AGGR(vdev, peer,
  3138. tx.pkt_type[pream_type].mcs_count[i]);
  3139. DP_STATS_AGGR(vdev, peer,
  3140. rx.pkt_type[pream_type].mcs_count[i]);
  3141. }
  3142. }
  3143. for (i = 0; i < MAX_BW; i++) {
  3144. DP_STATS_AGGR(vdev, peer, tx.bw[i]);
  3145. DP_STATS_AGGR(vdev, peer, rx.bw[i]);
  3146. }
  3147. for (i = 0; i < SS_COUNT; i++)
  3148. DP_STATS_AGGR(vdev, peer, rx.nss[i]);
  3149. for (i = 0; i < WME_AC_MAX; i++) {
  3150. DP_STATS_AGGR(vdev, peer, tx.wme_ac_type[i]);
  3151. DP_STATS_AGGR(vdev, peer, rx.wme_ac_type[i]);
  3152. DP_STATS_AGGR(vdev, peer, tx.excess_retries_ac[i]);
  3153. }
  3154. for (i = 0; i < MAX_GI; i++) {
  3155. DP_STATS_AGGR(vdev, peer, tx.sgi_count[i]);
  3156. DP_STATS_AGGR(vdev, peer, rx.sgi_count[i]);
  3157. }
  3158. DP_STATS_AGGR_PKT(vdev, peer, tx.comp_pkt);
  3159. DP_STATS_AGGR_PKT(vdev, peer, tx.ucast);
  3160. DP_STATS_AGGR_PKT(vdev, peer, tx.mcast);
  3161. DP_STATS_AGGR_PKT(vdev, peer, tx.tx_success);
  3162. DP_STATS_AGGR(vdev, peer, tx.tx_failed);
  3163. DP_STATS_AGGR(vdev, peer, tx.ofdma);
  3164. DP_STATS_AGGR(vdev, peer, tx.stbc);
  3165. DP_STATS_AGGR(vdev, peer, tx.ldpc);
  3166. DP_STATS_AGGR(vdev, peer, tx.retries);
  3167. DP_STATS_AGGR(vdev, peer, tx.non_amsdu_cnt);
  3168. DP_STATS_AGGR(vdev, peer, tx.amsdu_cnt);
  3169. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_rem);
  3170. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_rem_tx);
  3171. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_rem_notx);
  3172. DP_STATS_AGGR(vdev, peer, tx.dropped.age_out);
  3173. DP_STATS_AGGR(vdev, peer, rx.err.mic_err);
  3174. DP_STATS_AGGR(vdev, peer, rx.err.decrypt_err);
  3175. DP_STATS_AGGR(vdev, peer, rx.non_ampdu_cnt);
  3176. DP_STATS_AGGR(vdev, peer, rx.ampdu_cnt);
  3177. DP_STATS_AGGR(vdev, peer, rx.non_amsdu_cnt);
  3178. DP_STATS_AGGR(vdev, peer, rx.amsdu_cnt);
  3179. DP_STATS_AGGR_PKT(vdev, peer, rx.to_stack);
  3180. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  3181. DP_STATS_AGGR_PKT(vdev, peer, rx.rcvd_reo[i]);
  3182. peer->stats.rx.unicast.num = peer->stats.rx.to_stack.num -
  3183. peer->stats.rx.multicast.num;
  3184. peer->stats.rx.unicast.bytes = peer->stats.rx.to_stack.bytes -
  3185. peer->stats.rx.multicast.bytes;
  3186. DP_STATS_AGGR_PKT(vdev, peer, rx.unicast);
  3187. DP_STATS_AGGR_PKT(vdev, peer, rx.multicast);
  3188. DP_STATS_AGGR_PKT(vdev, peer, rx.wds);
  3189. DP_STATS_AGGR_PKT(vdev, peer, rx.raw);
  3190. DP_STATS_AGGR_PKT(vdev, peer, rx.intra_bss.pkts);
  3191. DP_STATS_AGGR_PKT(vdev, peer, rx.intra_bss.fail);
  3192. vdev->stats.tx.last_ack_rssi =
  3193. peer->stats.tx.last_ack_rssi;
  3194. }
  3195. if (soc->cdp_soc.ol_ops->update_dp_stats)
  3196. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->osif_pdev,
  3197. &vdev->stats, vdev->vdev_id, UPDATE_VDEV_STATS);
  3198. }
  3199. /**
  3200. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  3201. * @pdev: DP PDEV handle
  3202. *
  3203. * return: void
  3204. */
  3205. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  3206. {
  3207. struct dp_vdev *vdev = NULL;
  3208. uint8_t i;
  3209. uint8_t pream_type;
  3210. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  3211. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  3212. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  3213. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3214. dp_aggregate_vdev_stats(vdev);
  3215. for (pream_type = 0; pream_type < DOT11_MAX; pream_type++) {
  3216. for (i = 0; i < MAX_MCS; i++) {
  3217. DP_STATS_AGGR(pdev, vdev,
  3218. tx.pkt_type[pream_type].mcs_count[i]);
  3219. DP_STATS_AGGR(pdev, vdev,
  3220. rx.pkt_type[pream_type].mcs_count[i]);
  3221. }
  3222. }
  3223. for (i = 0; i < MAX_BW; i++) {
  3224. DP_STATS_AGGR(pdev, vdev, tx.bw[i]);
  3225. DP_STATS_AGGR(pdev, vdev, rx.bw[i]);
  3226. }
  3227. for (i = 0; i < SS_COUNT; i++)
  3228. DP_STATS_AGGR(pdev, vdev, rx.nss[i]);
  3229. for (i = 0; i < WME_AC_MAX; i++) {
  3230. DP_STATS_AGGR(pdev, vdev, tx.wme_ac_type[i]);
  3231. DP_STATS_AGGR(pdev, vdev, rx.wme_ac_type[i]);
  3232. DP_STATS_AGGR(pdev, vdev,
  3233. tx.excess_retries_ac[i]);
  3234. }
  3235. for (i = 0; i < MAX_GI; i++) {
  3236. DP_STATS_AGGR(pdev, vdev, tx.sgi_count[i]);
  3237. DP_STATS_AGGR(pdev, vdev, rx.sgi_count[i]);
  3238. }
  3239. DP_STATS_AGGR_PKT(pdev, vdev, tx.comp_pkt);
  3240. DP_STATS_AGGR_PKT(pdev, vdev, tx.ucast);
  3241. DP_STATS_AGGR_PKT(pdev, vdev, tx.mcast);
  3242. DP_STATS_AGGR_PKT(pdev, vdev, tx.tx_success);
  3243. DP_STATS_AGGR(pdev, vdev, tx.tx_failed);
  3244. DP_STATS_AGGR(pdev, vdev, tx.ofdma);
  3245. DP_STATS_AGGR(pdev, vdev, tx.stbc);
  3246. DP_STATS_AGGR(pdev, vdev, tx.ldpc);
  3247. DP_STATS_AGGR(pdev, vdev, tx.retries);
  3248. DP_STATS_AGGR(pdev, vdev, tx.non_amsdu_cnt);
  3249. DP_STATS_AGGR(pdev, vdev, tx.amsdu_cnt);
  3250. DP_STATS_AGGR(pdev, vdev, tx.dropped.fw_rem);
  3251. DP_STATS_AGGR(pdev, vdev, tx.dropped.fw_rem_tx);
  3252. DP_STATS_AGGR(pdev, vdev, tx.dropped.fw_rem_notx);
  3253. DP_STATS_AGGR(pdev, vdev, tx.dropped.age_out);
  3254. DP_STATS_AGGR(pdev, vdev, rx.err.mic_err);
  3255. DP_STATS_AGGR(pdev, vdev, rx.err.decrypt_err);
  3256. DP_STATS_AGGR(pdev, vdev, rx.non_ampdu_cnt);
  3257. DP_STATS_AGGR(pdev, vdev, rx.ampdu_cnt);
  3258. DP_STATS_AGGR(pdev, vdev, rx.non_amsdu_cnt);
  3259. DP_STATS_AGGR(pdev, vdev, rx.amsdu_cnt);
  3260. DP_STATS_AGGR_PKT(pdev, vdev, rx.to_stack);
  3261. DP_STATS_AGGR_PKT(pdev, vdev, rx.rcvd_reo[0]);
  3262. DP_STATS_AGGR_PKT(pdev, vdev, rx.rcvd_reo[1]);
  3263. DP_STATS_AGGR_PKT(pdev, vdev, rx.rcvd_reo[2]);
  3264. DP_STATS_AGGR_PKT(pdev, vdev, rx.rcvd_reo[3]);
  3265. DP_STATS_AGGR_PKT(pdev, vdev, rx.unicast);
  3266. DP_STATS_AGGR_PKT(pdev, vdev, rx.multicast);
  3267. DP_STATS_AGGR_PKT(pdev, vdev, rx.wds);
  3268. DP_STATS_AGGR_PKT(pdev, vdev, rx.intra_bss.pkts);
  3269. DP_STATS_AGGR_PKT(pdev, vdev, rx.intra_bss.fail);
  3270. DP_STATS_AGGR_PKT(pdev, vdev, rx.raw);
  3271. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  3272. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  3273. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  3274. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  3275. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  3276. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  3277. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  3278. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host);
  3279. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  3280. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host);
  3281. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  3282. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  3283. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  3284. DP_STATS_AGGR(pdev, vdev,
  3285. tx_i.mcast_en.dropped_map_error);
  3286. DP_STATS_AGGR(pdev, vdev,
  3287. tx_i.mcast_en.dropped_self_mac);
  3288. DP_STATS_AGGR(pdev, vdev,
  3289. tx_i.mcast_en.dropped_send_fail);
  3290. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  3291. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  3292. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  3293. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  3294. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na);
  3295. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  3296. pdev->stats.tx_i.dropped.dropped_pkt.num =
  3297. pdev->stats.tx_i.dropped.dma_error +
  3298. pdev->stats.tx_i.dropped.ring_full +
  3299. pdev->stats.tx_i.dropped.enqueue_fail +
  3300. pdev->stats.tx_i.dropped.desc_na +
  3301. pdev->stats.tx_i.dropped.res_full;
  3302. pdev->stats.tx.last_ack_rssi =
  3303. vdev->stats.tx.last_ack_rssi;
  3304. pdev->stats.tx_i.tso.num_seg =
  3305. vdev->stats.tx_i.tso.num_seg;
  3306. }
  3307. }
  3308. /**
  3309. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  3310. * @pdev: DP_PDEV Handle
  3311. *
  3312. * Return:void
  3313. */
  3314. static inline void
  3315. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  3316. {
  3317. DP_PRINT_STATS("PDEV Tx Stats:\n");
  3318. DP_PRINT_STATS("Received From Stack:");
  3319. DP_PRINT_STATS(" Packets = %d",
  3320. pdev->stats.tx_i.rcvd.num);
  3321. DP_PRINT_STATS(" Bytes = %d",
  3322. pdev->stats.tx_i.rcvd.bytes);
  3323. DP_PRINT_STATS("Processed:");
  3324. DP_PRINT_STATS(" Packets = %d",
  3325. pdev->stats.tx_i.processed.num);
  3326. DP_PRINT_STATS(" Bytes = %d",
  3327. pdev->stats.tx_i.processed.bytes);
  3328. DP_PRINT_STATS("Completions:");
  3329. DP_PRINT_STATS(" Packets = %d",
  3330. pdev->stats.tx.comp_pkt.num);
  3331. DP_PRINT_STATS(" Bytes = %d",
  3332. pdev->stats.tx.comp_pkt.bytes);
  3333. DP_PRINT_STATS("Dropped:");
  3334. DP_PRINT_STATS(" Total = %d",
  3335. pdev->stats.tx_i.dropped.dropped_pkt.num);
  3336. DP_PRINT_STATS(" Dma_map_error = %d",
  3337. pdev->stats.tx_i.dropped.dma_error);
  3338. DP_PRINT_STATS(" Ring Full = %d",
  3339. pdev->stats.tx_i.dropped.ring_full);
  3340. DP_PRINT_STATS(" Descriptor Not available = %d",
  3341. pdev->stats.tx_i.dropped.desc_na);
  3342. DP_PRINT_STATS(" HW enqueue failed= %d",
  3343. pdev->stats.tx_i.dropped.enqueue_fail);
  3344. DP_PRINT_STATS(" Resources Full = %d",
  3345. pdev->stats.tx_i.dropped.res_full);
  3346. DP_PRINT_STATS(" FW removed = %d",
  3347. pdev->stats.tx.dropped.fw_rem);
  3348. DP_PRINT_STATS(" FW removed transmitted = %d",
  3349. pdev->stats.tx.dropped.fw_rem_tx);
  3350. DP_PRINT_STATS(" FW removed untransmitted = %d",
  3351. pdev->stats.tx.dropped.fw_rem_notx);
  3352. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  3353. pdev->stats.tx.dropped.age_out);
  3354. DP_PRINT_STATS("Scatter Gather:");
  3355. DP_PRINT_STATS(" Packets = %d",
  3356. pdev->stats.tx_i.sg.sg_pkt.num);
  3357. DP_PRINT_STATS(" Bytes = %d",
  3358. pdev->stats.tx_i.sg.sg_pkt.bytes);
  3359. DP_PRINT_STATS(" Dropped By Host = %d",
  3360. pdev->stats.tx_i.sg.dropped_host);
  3361. DP_PRINT_STATS(" Dropped By Target = %d",
  3362. pdev->stats.tx_i.sg.dropped_target);
  3363. DP_PRINT_STATS("TSO:");
  3364. DP_PRINT_STATS(" Number of Segments = %d",
  3365. pdev->stats.tx_i.tso.num_seg);
  3366. DP_PRINT_STATS(" Packets = %d",
  3367. pdev->stats.tx_i.tso.tso_pkt.num);
  3368. DP_PRINT_STATS(" Bytes = %d",
  3369. pdev->stats.tx_i.tso.tso_pkt.bytes);
  3370. DP_PRINT_STATS(" Dropped By Host = %d",
  3371. pdev->stats.tx_i.tso.dropped_host);
  3372. DP_PRINT_STATS("Mcast Enhancement:");
  3373. DP_PRINT_STATS(" Packets = %d",
  3374. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  3375. DP_PRINT_STATS(" Bytes = %d",
  3376. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  3377. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  3378. pdev->stats.tx_i.mcast_en.dropped_map_error);
  3379. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  3380. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  3381. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  3382. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  3383. DP_PRINT_STATS(" Unicast sent = %d",
  3384. pdev->stats.tx_i.mcast_en.ucast);
  3385. DP_PRINT_STATS("Raw:");
  3386. DP_PRINT_STATS(" Packets = %d",
  3387. pdev->stats.tx_i.raw.raw_pkt.num);
  3388. DP_PRINT_STATS(" Bytes = %d",
  3389. pdev->stats.tx_i.raw.raw_pkt.bytes);
  3390. DP_PRINT_STATS(" DMA map error = %d",
  3391. pdev->stats.tx_i.raw.dma_map_error);
  3392. DP_PRINT_STATS("Reinjected:");
  3393. DP_PRINT_STATS(" Packets = %d",
  3394. pdev->stats.tx_i.reinject_pkts.num);
  3395. DP_PRINT_STATS("Bytes = %d\n",
  3396. pdev->stats.tx_i.reinject_pkts.bytes);
  3397. DP_PRINT_STATS("Inspected:");
  3398. DP_PRINT_STATS(" Packets = %d",
  3399. pdev->stats.tx_i.inspect_pkts.num);
  3400. DP_PRINT_STATS(" Bytes = %d",
  3401. pdev->stats.tx_i.inspect_pkts.bytes);
  3402. }
  3403. /**
  3404. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  3405. * @pdev: DP_PDEV Handle
  3406. *
  3407. * Return: void
  3408. */
  3409. static inline void
  3410. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  3411. {
  3412. DP_PRINT_STATS("PDEV Rx Stats:\n");
  3413. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  3414. DP_PRINT_STATS(" Packets = %d %d %d %d",
  3415. pdev->stats.rx.rcvd_reo[0].num,
  3416. pdev->stats.rx.rcvd_reo[1].num,
  3417. pdev->stats.rx.rcvd_reo[2].num,
  3418. pdev->stats.rx.rcvd_reo[3].num);
  3419. DP_PRINT_STATS(" Bytes = %d %d %d %d",
  3420. pdev->stats.rx.rcvd_reo[0].bytes,
  3421. pdev->stats.rx.rcvd_reo[1].bytes,
  3422. pdev->stats.rx.rcvd_reo[2].bytes,
  3423. pdev->stats.rx.rcvd_reo[3].bytes);
  3424. DP_PRINT_STATS("Replenished:");
  3425. DP_PRINT_STATS(" Packets = %d",
  3426. pdev->stats.replenish.pkts.num);
  3427. DP_PRINT_STATS(" Bytes = %d",
  3428. pdev->stats.replenish.pkts.bytes);
  3429. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  3430. pdev->stats.buf_freelist);
  3431. DP_PRINT_STATS("Dropped:");
  3432. DP_PRINT_STATS(" msdu_not_done = %d",
  3433. pdev->stats.dropped.msdu_not_done);
  3434. DP_PRINT_STATS("Sent To Stack:");
  3435. DP_PRINT_STATS(" Packets = %d",
  3436. pdev->stats.rx.to_stack.num);
  3437. DP_PRINT_STATS(" Bytes = %d",
  3438. pdev->stats.rx.to_stack.bytes);
  3439. DP_PRINT_STATS("Multicast/Broadcast:");
  3440. DP_PRINT_STATS(" Packets = %d",
  3441. pdev->stats.rx.multicast.num);
  3442. DP_PRINT_STATS(" Bytes = %d",
  3443. pdev->stats.rx.multicast.bytes);
  3444. DP_PRINT_STATS("Errors:");
  3445. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  3446. pdev->stats.replenish.rxdma_err);
  3447. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  3448. pdev->stats.err.desc_alloc_fail);
  3449. }
  3450. /**
  3451. * dp_print_soc_tx_stats(): Print SOC level stats
  3452. * @soc DP_SOC Handle
  3453. *
  3454. * Return: void
  3455. */
  3456. static inline void
  3457. dp_print_soc_tx_stats(struct dp_soc *soc)
  3458. {
  3459. DP_PRINT_STATS("SOC Tx Stats:\n");
  3460. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  3461. soc->stats.tx.desc_in_use);
  3462. DP_PRINT_STATS("Invalid peer:");
  3463. DP_PRINT_STATS(" Packets = %d",
  3464. soc->stats.tx.tx_invalid_peer.num);
  3465. DP_PRINT_STATS(" Bytes = %d",
  3466. soc->stats.tx.tx_invalid_peer.bytes);
  3467. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  3468. soc->stats.tx.tcl_ring_full[0],
  3469. soc->stats.tx.tcl_ring_full[1],
  3470. soc->stats.tx.tcl_ring_full[2]);
  3471. }
  3472. /**
  3473. * dp_print_soc_rx_stats: Print SOC level Rx stats
  3474. * @soc: DP_SOC Handle
  3475. *
  3476. * Return:void
  3477. */
  3478. static inline void
  3479. dp_print_soc_rx_stats(struct dp_soc *soc)
  3480. {
  3481. uint32_t i;
  3482. char reo_error[DP_REO_ERR_LENGTH];
  3483. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  3484. uint8_t index = 0;
  3485. DP_PRINT_STATS("SOC Rx Stats:\n");
  3486. DP_PRINT_STATS("Errors:\n");
  3487. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  3488. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  3489. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  3490. DP_PRINT_STATS("Invalid RBM = %d",
  3491. soc->stats.rx.err.invalid_rbm);
  3492. DP_PRINT_STATS("Invalid Vdev = %d",
  3493. soc->stats.rx.err.invalid_vdev);
  3494. DP_PRINT_STATS("Invalid Pdev = %d",
  3495. soc->stats.rx.err.invalid_pdev);
  3496. DP_PRINT_STATS("Invalid Peer = %d",
  3497. soc->stats.rx.err.rx_invalid_peer.num);
  3498. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  3499. soc->stats.rx.err.hal_ring_access_fail);
  3500. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  3501. index += qdf_snprint(&rxdma_error[index],
  3502. DP_RXDMA_ERR_LENGTH - index,
  3503. " %d", soc->stats.rx.err.rxdma_error[i]);
  3504. }
  3505. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  3506. rxdma_error);
  3507. index = 0;
  3508. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  3509. index += qdf_snprint(&reo_error[index],
  3510. DP_REO_ERR_LENGTH - index,
  3511. " %d", soc->stats.rx.err.reo_error[i]);
  3512. }
  3513. DP_PRINT_STATS("REO Error(0-14):%s",
  3514. reo_error);
  3515. }
  3516. /**
  3517. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  3518. * @vdev: DP_VDEV handle
  3519. *
  3520. * Return:void
  3521. */
  3522. static inline void
  3523. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  3524. {
  3525. struct dp_peer *peer = NULL;
  3526. DP_STATS_CLR(vdev->pdev);
  3527. DP_STATS_CLR(vdev->pdev->soc);
  3528. DP_STATS_CLR(vdev);
  3529. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3530. if (!peer)
  3531. return;
  3532. DP_STATS_CLR(peer);
  3533. }
  3534. }
  3535. /**
  3536. * dp_print_rx_rates(): Print Rx rate stats
  3537. * @vdev: DP_VDEV handle
  3538. *
  3539. * Return:void
  3540. */
  3541. static inline void
  3542. dp_print_rx_rates(struct dp_vdev *vdev)
  3543. {
  3544. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  3545. uint8_t i, mcs, pkt_type;
  3546. uint8_t index = 0;
  3547. char nss[DP_NSS_LENGTH];
  3548. DP_PRINT_STATS("Rx Rate Info:\n");
  3549. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  3550. index = 0;
  3551. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  3552. if (!dp_rate_string[pkt_type][mcs].valid)
  3553. continue;
  3554. DP_PRINT_STATS(" %s = %d",
  3555. dp_rate_string[pkt_type][mcs].mcs_type,
  3556. pdev->stats.rx.pkt_type[pkt_type].
  3557. mcs_count[mcs]);
  3558. }
  3559. DP_PRINT_STATS("\n");
  3560. }
  3561. index = 0;
  3562. for (i = 0; i < SS_COUNT; i++) {
  3563. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  3564. " %d", pdev->stats.rx.nss[i]);
  3565. }
  3566. DP_PRINT_STATS("NSS(0-7) = %s",
  3567. nss);
  3568. DP_PRINT_STATS("SGI ="
  3569. " 0.8us %d,"
  3570. " 0.4us %d,"
  3571. " 1.6us %d,"
  3572. " 3.2us %d,",
  3573. pdev->stats.rx.sgi_count[0],
  3574. pdev->stats.rx.sgi_count[1],
  3575. pdev->stats.rx.sgi_count[2],
  3576. pdev->stats.rx.sgi_count[3]);
  3577. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  3578. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  3579. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  3580. DP_PRINT_STATS("Reception Type ="
  3581. " SU: %d,"
  3582. " MU_MIMO:%d,"
  3583. " MU_OFDMA:%d,"
  3584. " MU_OFDMA_MIMO:%d\n",
  3585. pdev->stats.rx.reception_type[0],
  3586. pdev->stats.rx.reception_type[1],
  3587. pdev->stats.rx.reception_type[2],
  3588. pdev->stats.rx.reception_type[3]);
  3589. DP_PRINT_STATS("Aggregation:\n");
  3590. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  3591. pdev->stats.rx.ampdu_cnt);
  3592. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  3593. pdev->stats.rx.non_ampdu_cnt);
  3594. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  3595. pdev->stats.rx.amsdu_cnt);
  3596. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  3597. pdev->stats.rx.non_amsdu_cnt);
  3598. }
  3599. /**
  3600. * dp_print_tx_rates(): Print tx rates
  3601. * @vdev: DP_VDEV handle
  3602. *
  3603. * Return:void
  3604. */
  3605. static inline void
  3606. dp_print_tx_rates(struct dp_vdev *vdev)
  3607. {
  3608. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  3609. uint8_t mcs, pkt_type;
  3610. uint32_t index;
  3611. DP_PRINT_STATS("Tx Rate Info:\n");
  3612. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  3613. index = 0;
  3614. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  3615. if (!dp_rate_string[pkt_type][mcs].valid)
  3616. continue;
  3617. DP_PRINT_STATS(" %s = %d",
  3618. dp_rate_string[pkt_type][mcs].mcs_type,
  3619. pdev->stats.tx.pkt_type[pkt_type].
  3620. mcs_count[mcs]);
  3621. }
  3622. DP_PRINT_STATS("\n");
  3623. }
  3624. DP_PRINT_STATS("SGI ="
  3625. " 0.8us %d"
  3626. " 0.4us %d"
  3627. " 1.6us %d"
  3628. " 3.2us %d",
  3629. pdev->stats.tx.sgi_count[0],
  3630. pdev->stats.tx.sgi_count[1],
  3631. pdev->stats.tx.sgi_count[2],
  3632. pdev->stats.tx.sgi_count[3]);
  3633. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  3634. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  3635. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  3636. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  3637. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  3638. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  3639. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  3640. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  3641. DP_PRINT_STATS("Aggregation:\n");
  3642. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  3643. pdev->stats.tx.amsdu_cnt);
  3644. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  3645. pdev->stats.tx.non_amsdu_cnt);
  3646. }
  3647. /**
  3648. * dp_print_peer_stats():print peer stats
  3649. * @peer: DP_PEER handle
  3650. *
  3651. * return void
  3652. */
  3653. static inline void dp_print_peer_stats(struct dp_peer *peer)
  3654. {
  3655. uint8_t i, mcs, pkt_type;
  3656. uint32_t index;
  3657. char nss[DP_NSS_LENGTH];
  3658. DP_PRINT_STATS("Node Tx Stats:\n");
  3659. DP_PRINT_STATS("Total Packet Completions = %d",
  3660. peer->stats.tx.comp_pkt.num);
  3661. DP_PRINT_STATS("Total Bytes Completions = %d",
  3662. peer->stats.tx.comp_pkt.bytes);
  3663. DP_PRINT_STATS("Success Packets = %d",
  3664. peer->stats.tx.tx_success.num);
  3665. DP_PRINT_STATS("Success Bytes = %d",
  3666. peer->stats.tx.tx_success.bytes);
  3667. DP_PRINT_STATS("Packets Failed = %d",
  3668. peer->stats.tx.tx_failed);
  3669. DP_PRINT_STATS("Packets In OFDMA = %d",
  3670. peer->stats.tx.ofdma);
  3671. DP_PRINT_STATS("Packets In STBC = %d",
  3672. peer->stats.tx.stbc);
  3673. DP_PRINT_STATS("Packets In LDPC = %d",
  3674. peer->stats.tx.ldpc);
  3675. DP_PRINT_STATS("Packet Retries = %d",
  3676. peer->stats.tx.retries);
  3677. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  3678. peer->stats.tx.amsdu_cnt);
  3679. DP_PRINT_STATS("Last Packet RSSI = %d",
  3680. peer->stats.tx.last_ack_rssi);
  3681. DP_PRINT_STATS("Dropped At FW: Removed = %d",
  3682. peer->stats.tx.dropped.fw_rem);
  3683. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  3684. peer->stats.tx.dropped.fw_rem_tx);
  3685. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  3686. peer->stats.tx.dropped.fw_rem_notx);
  3687. DP_PRINT_STATS("Dropped : Age Out = %d",
  3688. peer->stats.tx.dropped.age_out);
  3689. DP_PRINT_STATS("Rate Info:");
  3690. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  3691. index = 0;
  3692. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  3693. if (!dp_rate_string[pkt_type][mcs].valid)
  3694. continue;
  3695. DP_PRINT_STATS(" %s = %d",
  3696. dp_rate_string[pkt_type][mcs].mcs_type,
  3697. peer->stats.tx.pkt_type[pkt_type].
  3698. mcs_count[mcs]);
  3699. }
  3700. DP_PRINT_STATS("\n");
  3701. }
  3702. DP_PRINT_STATS("SGI = "
  3703. " 0.8us %d"
  3704. " 0.4us %d"
  3705. " 1.6us %d"
  3706. " 3.2us %d",
  3707. peer->stats.tx.sgi_count[0],
  3708. peer->stats.tx.sgi_count[1],
  3709. peer->stats.tx.sgi_count[2],
  3710. peer->stats.tx.sgi_count[3]);
  3711. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  3712. peer->stats.tx.bw[0], peer->stats.tx.bw[1],
  3713. peer->stats.tx.bw[2], peer->stats.tx.bw[3]);
  3714. DP_PRINT_STATS("Aggregation:");
  3715. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  3716. peer->stats.tx.amsdu_cnt);
  3717. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  3718. peer->stats.tx.non_amsdu_cnt);
  3719. DP_PRINT_STATS("Node Rx Stats:");
  3720. DP_PRINT_STATS("Packets Sent To Stack = %d",
  3721. peer->stats.rx.to_stack.num);
  3722. DP_PRINT_STATS("Bytes Sent To Stack = %d",
  3723. peer->stats.rx.to_stack.bytes);
  3724. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  3725. DP_PRINT_STATS("Packets Received = %d",
  3726. peer->stats.rx.rcvd_reo[i].num);
  3727. DP_PRINT_STATS("Bytes Received = %d",
  3728. peer->stats.rx.rcvd_reo[i].bytes);
  3729. }
  3730. DP_PRINT_STATS("Multicast Packets Received = %d",
  3731. peer->stats.rx.multicast.num);
  3732. DP_PRINT_STATS("Multicast Bytes Received = %d",
  3733. peer->stats.rx.multicast.bytes);
  3734. DP_PRINT_STATS("WDS Packets Received = %d",
  3735. peer->stats.rx.wds.num);
  3736. DP_PRINT_STATS("WDS Bytes Received = %d",
  3737. peer->stats.rx.wds.bytes);
  3738. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  3739. peer->stats.rx.intra_bss.pkts.num);
  3740. DP_PRINT_STATS("Intra BSS Bytes Received = %d",
  3741. peer->stats.rx.intra_bss.pkts.bytes);
  3742. DP_PRINT_STATS("Raw Packets Received = %d",
  3743. peer->stats.rx.raw.num);
  3744. DP_PRINT_STATS("Raw Bytes Received = %d",
  3745. peer->stats.rx.raw.bytes);
  3746. DP_PRINT_STATS("Errors: MIC Errors = %d",
  3747. peer->stats.rx.err.mic_err);
  3748. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  3749. peer->stats.rx.err.decrypt_err);
  3750. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  3751. peer->stats.rx.non_ampdu_cnt);
  3752. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  3753. peer->stats.rx.ampdu_cnt);
  3754. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  3755. peer->stats.rx.non_amsdu_cnt);
  3756. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  3757. peer->stats.rx.amsdu_cnt);
  3758. DP_PRINT_STATS("SGI ="
  3759. " 0.8us %d"
  3760. " 0.4us %d"
  3761. " 1.6us %d"
  3762. " 3.2us %d",
  3763. peer->stats.rx.sgi_count[0],
  3764. peer->stats.rx.sgi_count[1],
  3765. peer->stats.rx.sgi_count[2],
  3766. peer->stats.rx.sgi_count[3]);
  3767. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  3768. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  3769. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  3770. DP_PRINT_STATS("Reception Type ="
  3771. " SU %d,"
  3772. " MU_MIMO %d,"
  3773. " MU_OFDMA %d,"
  3774. " MU_OFDMA_MIMO %d",
  3775. peer->stats.rx.reception_type[0],
  3776. peer->stats.rx.reception_type[1],
  3777. peer->stats.rx.reception_type[2],
  3778. peer->stats.rx.reception_type[3]);
  3779. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  3780. index = 0;
  3781. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  3782. if (!dp_rate_string[pkt_type][mcs].valid)
  3783. continue;
  3784. DP_PRINT_STATS(" %s = %d",
  3785. dp_rate_string[pkt_type][mcs].mcs_type,
  3786. peer->stats.rx.pkt_type[pkt_type].
  3787. mcs_count[mcs]);
  3788. }
  3789. DP_PRINT_STATS("\n");
  3790. }
  3791. index = 0;
  3792. for (i = 0; i < SS_COUNT; i++) {
  3793. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  3794. " %d", peer->stats.rx.nss[i]);
  3795. }
  3796. DP_PRINT_STATS("NSS(0-7) = %s",
  3797. nss);
  3798. DP_PRINT_STATS("Aggregation:");
  3799. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  3800. peer->stats.rx.ampdu_cnt);
  3801. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  3802. peer->stats.rx.non_ampdu_cnt);
  3803. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  3804. peer->stats.rx.amsdu_cnt);
  3805. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  3806. peer->stats.rx.non_amsdu_cnt);
  3807. }
  3808. /**
  3809. * dp_print_host_stats()- Function to print the stats aggregated at host
  3810. * @vdev_handle: DP_VDEV handle
  3811. * @type: host stats type
  3812. *
  3813. * Available Stat types
  3814. * TXRX_CLEAR_STATS : Clear the stats
  3815. * TXRX_RX_RATE_STATS: Print Rx Rate Info
  3816. * TXRX_TX_RATE_STATS: Print Tx Rate Info
  3817. * TXRX_TX_HOST_STATS: Print Tx Stats
  3818. * TXRX_RX_HOST_STATS: Print Rx Stats
  3819. * TXRX_AST_STATS: Print AST Stats
  3820. *
  3821. * Return: 0 on success, print error message in case of failure
  3822. */
  3823. static int
  3824. dp_print_host_stats(struct cdp_vdev *vdev_handle, enum cdp_host_txrx_stats type)
  3825. {
  3826. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3827. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  3828. dp_aggregate_pdev_stats(pdev);
  3829. switch (type) {
  3830. case TXRX_CLEAR_STATS:
  3831. dp_txrx_host_stats_clr(vdev);
  3832. break;
  3833. case TXRX_RX_RATE_STATS:
  3834. dp_print_rx_rates(vdev);
  3835. break;
  3836. case TXRX_TX_RATE_STATS:
  3837. dp_print_tx_rates(vdev);
  3838. break;
  3839. case TXRX_TX_HOST_STATS:
  3840. dp_print_pdev_tx_stats(pdev);
  3841. dp_print_soc_tx_stats(pdev->soc);
  3842. break;
  3843. case TXRX_RX_HOST_STATS:
  3844. dp_print_pdev_rx_stats(pdev);
  3845. dp_print_soc_rx_stats(pdev->soc);
  3846. break;
  3847. case TXRX_AST_STATS:
  3848. dp_print_ast_stats(pdev->soc);
  3849. break;
  3850. default:
  3851. DP_TRACE(FATAL, "Wrong Input For TxRx Host Stats");
  3852. break;
  3853. }
  3854. return 0;
  3855. }
  3856. /*
  3857. * dp_get_host_peer_stats()- function to print peer stats
  3858. * @pdev_handle: DP_PDEV handle
  3859. * @mac_addr: mac address of the peer
  3860. *
  3861. * Return: void
  3862. */
  3863. static void
  3864. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  3865. {
  3866. struct dp_peer *peer;
  3867. uint8_t local_id;
  3868. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  3869. &local_id);
  3870. if (!peer) {
  3871. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3872. "%s: Invalid peer\n", __func__);
  3873. return;
  3874. }
  3875. dp_print_peer_stats(peer);
  3876. dp_peer_rxtid_stats(peer);
  3877. return;
  3878. }
  3879. /*
  3880. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  3881. * @pdev: DP_PDEV handle
  3882. *
  3883. * Return: void
  3884. */
  3885. static void
  3886. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  3887. {
  3888. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  3889. htt_tlv_filter.mpdu_start = 0;
  3890. htt_tlv_filter.msdu_start = 0;
  3891. htt_tlv_filter.packet = 0;
  3892. htt_tlv_filter.msdu_end = 0;
  3893. htt_tlv_filter.mpdu_end = 0;
  3894. htt_tlv_filter.packet_header = 1;
  3895. htt_tlv_filter.attention = 1;
  3896. htt_tlv_filter.ppdu_start = 1;
  3897. htt_tlv_filter.ppdu_end = 1;
  3898. htt_tlv_filter.ppdu_end_user_stats = 1;
  3899. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  3900. htt_tlv_filter.ppdu_end_status_done = 1;
  3901. htt_tlv_filter.enable_fp = 1;
  3902. htt_tlv_filter.enable_md = 0;
  3903. htt_tlv_filter.enable_mo = 0;
  3904. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, pdev->pdev_id,
  3905. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  3906. RX_BUFFER_SIZE, &htt_tlv_filter);
  3907. }
  3908. /*
  3909. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  3910. * @pdev_handle: DP_PDEV handle
  3911. *
  3912. * Return: void
  3913. */
  3914. static void
  3915. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  3916. {
  3917. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3918. pdev->enhanced_stats_en = 1;
  3919. dp_ppdu_ring_cfg(pdev);
  3920. dp_h2t_cfg_stats_msg_send(pdev, 0xffff);
  3921. }
  3922. /*
  3923. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  3924. * @pdev_handle: DP_PDEV handle
  3925. *
  3926. * Return: void
  3927. */
  3928. static void
  3929. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  3930. {
  3931. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3932. pdev->enhanced_stats_en = 0;
  3933. }
  3934. /*
  3935. * dp_get_fw_peer_stats()- function to print peer stats
  3936. * @pdev_handle: DP_PDEV handle
  3937. * @mac_addr: mac address of the peer
  3938. * @cap: Type of htt stats requested
  3939. *
  3940. * Currently Supporting only MAC ID based requests Only
  3941. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  3942. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  3943. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  3944. *
  3945. * Return: void
  3946. */
  3947. static void
  3948. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  3949. uint32_t cap)
  3950. {
  3951. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3952. uint32_t config_param0 = 0;
  3953. uint32_t config_param1 = 0;
  3954. uint32_t config_param2 = 0;
  3955. uint32_t config_param3 = 0;
  3956. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  3957. config_param0 |= (1 << (cap + 1));
  3958. config_param1 = 0x8f;
  3959. config_param2 |= (mac_addr[0] & 0x000000ff);
  3960. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  3961. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  3962. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  3963. config_param3 |= (mac_addr[4] & 0x000000ff);
  3964. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  3965. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  3966. config_param0, config_param1, config_param2,
  3967. config_param3);
  3968. }
  3969. /*
  3970. * dp_set_vdev_param: function to set parameters in vdev
  3971. * @param: parameter type to be set
  3972. * @val: value of parameter to be set
  3973. *
  3974. * return: void
  3975. */
  3976. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  3977. enum cdp_vdev_param_type param, uint32_t val)
  3978. {
  3979. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3980. switch (param) {
  3981. case CDP_ENABLE_WDS:
  3982. vdev->wds_enabled = val;
  3983. break;
  3984. case CDP_ENABLE_NAWDS:
  3985. vdev->nawds_enabled = val;
  3986. break;
  3987. case CDP_ENABLE_MCAST_EN:
  3988. vdev->mcast_enhancement_en = val;
  3989. break;
  3990. case CDP_ENABLE_PROXYSTA:
  3991. vdev->proxysta_vdev = val;
  3992. break;
  3993. case CDP_UPDATE_TDLS_FLAGS:
  3994. vdev->tdls_link_connected = val;
  3995. break;
  3996. case CDP_CFG_WDS_AGING_TIMER:
  3997. if (val == 0)
  3998. qdf_timer_stop(&vdev->pdev->soc->wds_aging_timer);
  3999. else if (val != vdev->wds_aging_timer_val)
  4000. qdf_timer_mod(&vdev->pdev->soc->wds_aging_timer, val);
  4001. vdev->wds_aging_timer_val = val;
  4002. break;
  4003. case CDP_ENABLE_AP_BRIDGE:
  4004. if (wlan_op_mode_sta != vdev->opmode)
  4005. vdev->ap_bridge_enabled = val;
  4006. else
  4007. vdev->ap_bridge_enabled = false;
  4008. break;
  4009. default:
  4010. break;
  4011. }
  4012. dp_tx_vdev_update_search_flags(vdev);
  4013. }
  4014. /**
  4015. * dp_peer_set_nawds: set nawds bit in peer
  4016. * @peer_handle: pointer to peer
  4017. * @value: enable/disable nawds
  4018. *
  4019. * return: void
  4020. */
  4021. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  4022. {
  4023. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4024. peer->nawds_enabled = value;
  4025. }
  4026. /*
  4027. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  4028. * @vdev_handle: DP_VDEV handle
  4029. * @map_id:ID of map that needs to be updated
  4030. *
  4031. * Return: void
  4032. */
  4033. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  4034. uint8_t map_id)
  4035. {
  4036. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4037. vdev->dscp_tid_map_id = map_id;
  4038. return;
  4039. }
  4040. /**
  4041. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  4042. * @pdev: DP_PDEV handle
  4043. * @map_id: ID of map that needs to be updated
  4044. * @tos: index value in map
  4045. * @tid: tid value passed by the user
  4046. *
  4047. * Return: void
  4048. */
  4049. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  4050. uint8_t map_id, uint8_t tos, uint8_t tid)
  4051. {
  4052. uint8_t dscp;
  4053. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  4054. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  4055. pdev->dscp_tid_map[map_id][dscp] = tid;
  4056. if (map_id < HAL_MAX_HW_DSCP_TID_MAPS)
  4057. hal_tx_update_dscp_tid(pdev->soc->hal_soc, tid,
  4058. map_id, dscp);
  4059. return;
  4060. }
  4061. /**
  4062. * dp_fw_stats_process(): Process TxRX FW stats request
  4063. * @vdev_handle: DP VDEV handle
  4064. * @val: value passed by user
  4065. *
  4066. * return: int
  4067. */
  4068. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle, uint32_t val)
  4069. {
  4070. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4071. struct dp_pdev *pdev = NULL;
  4072. if (!vdev) {
  4073. DP_TRACE(NONE, "VDEV not found");
  4074. return 1;
  4075. }
  4076. pdev = vdev->pdev;
  4077. return dp_h2t_ext_stats_msg_send(pdev, val, 0, 0, 0, 0);
  4078. }
  4079. /*
  4080. * dp_txrx_stats() - function to map to firmware and host stats
  4081. * @vdev: virtual handle
  4082. * @stats: type of statistics requested
  4083. *
  4084. * Return: integer
  4085. */
  4086. static int dp_txrx_stats(struct cdp_vdev *vdev, enum cdp_stats stats)
  4087. {
  4088. int host_stats;
  4089. int fw_stats;
  4090. if (stats >= CDP_TXRX_MAX_STATS)
  4091. return 0;
  4092. /*
  4093. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  4094. * has to be updated if new FW HTT stats added
  4095. */
  4096. if (stats > CDP_TXRX_STATS_HTT_MAX)
  4097. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  4098. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  4099. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  4100. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4101. "stats: %u fw_stats_type: %d host_stats_type: %d",
  4102. stats, fw_stats, host_stats);
  4103. if (fw_stats != TXRX_FW_STATS_INVALID)
  4104. return dp_fw_stats_process(vdev, fw_stats);
  4105. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  4106. (host_stats <= TXRX_HOST_STATS_MAX))
  4107. return dp_print_host_stats(vdev, host_stats);
  4108. else
  4109. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4110. "Wrong Input for TxRx Stats");
  4111. return 0;
  4112. }
  4113. /*
  4114. * dp_print_napi_stats(): NAPI stats
  4115. * @soc - soc handle
  4116. */
  4117. static void dp_print_napi_stats(struct dp_soc *soc)
  4118. {
  4119. hif_print_napi_stats(soc->hif_handle);
  4120. }
  4121. /*
  4122. * dp_print_per_ring_stats(): Packet count per ring
  4123. * @soc - soc handle
  4124. */
  4125. static void dp_print_per_ring_stats(struct dp_soc *soc)
  4126. {
  4127. uint8_t core, ring;
  4128. uint64_t total_packets;
  4129. DP_TRACE(FATAL, "Reo packets per ring:");
  4130. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  4131. total_packets = 0;
  4132. DP_TRACE(FATAL, "Packets on ring %u:", ring);
  4133. for (core = 0; core < NR_CPUS; core++) {
  4134. DP_TRACE(FATAL, "Packets arriving on core %u: %llu",
  4135. core, soc->stats.rx.ring_packets[core][ring]);
  4136. total_packets += soc->stats.rx.ring_packets[core][ring];
  4137. }
  4138. DP_TRACE(FATAL, "Total packets on ring %u: %llu",
  4139. ring, total_packets);
  4140. }
  4141. }
  4142. /*
  4143. * dp_txrx_path_stats() - Function to display dump stats
  4144. * @soc - soc handle
  4145. *
  4146. * return: none
  4147. */
  4148. static void dp_txrx_path_stats(struct dp_soc *soc)
  4149. {
  4150. uint8_t error_code;
  4151. uint8_t loop_pdev;
  4152. struct dp_pdev *pdev;
  4153. uint8_t i;
  4154. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  4155. pdev = soc->pdev_list[loop_pdev];
  4156. dp_aggregate_pdev_stats(pdev);
  4157. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4158. "Tx path Statistics:");
  4159. DP_TRACE(FATAL, "from stack: %u msdus (%u bytes)",
  4160. pdev->stats.tx_i.rcvd.num,
  4161. pdev->stats.tx_i.rcvd.bytes);
  4162. DP_TRACE(FATAL, "processed from host: %u msdus (%u bytes)",
  4163. pdev->stats.tx_i.processed.num,
  4164. pdev->stats.tx_i.processed.bytes);
  4165. DP_TRACE(FATAL, "successfully transmitted: %u msdus (%u bytes)",
  4166. pdev->stats.tx.tx_success.num,
  4167. pdev->stats.tx.tx_success.bytes);
  4168. DP_TRACE(FATAL, "Dropped in host:");
  4169. DP_TRACE(FATAL, "Total packets dropped: %u,",
  4170. pdev->stats.tx_i.dropped.dropped_pkt.num);
  4171. DP_TRACE(FATAL, "Descriptor not available: %u",
  4172. pdev->stats.tx_i.dropped.desc_na);
  4173. DP_TRACE(FATAL, "Ring full: %u",
  4174. pdev->stats.tx_i.dropped.ring_full);
  4175. DP_TRACE(FATAL, "Enqueue fail: %u",
  4176. pdev->stats.tx_i.dropped.enqueue_fail);
  4177. DP_TRACE(FATAL, "DMA Error: %u",
  4178. pdev->stats.tx_i.dropped.dma_error);
  4179. DP_TRACE(FATAL, "Dropped in hardware:");
  4180. DP_TRACE(FATAL, "total packets dropped: %u",
  4181. pdev->stats.tx.tx_failed);
  4182. DP_TRACE(FATAL, "mpdu age out: %u",
  4183. pdev->stats.tx.dropped.age_out);
  4184. DP_TRACE(FATAL, "firmware removed: %u",
  4185. pdev->stats.tx.dropped.fw_rem);
  4186. DP_TRACE(FATAL, "firmware removed tx: %u",
  4187. pdev->stats.tx.dropped.fw_rem_tx);
  4188. DP_TRACE(FATAL, "firmware removed notx %u",
  4189. pdev->stats.tx.dropped.fw_rem_notx);
  4190. DP_TRACE(FATAL, "peer_invalid: %u",
  4191. pdev->soc->stats.tx.tx_invalid_peer.num);
  4192. DP_TRACE(FATAL, "Tx packets sent per interrupt:");
  4193. DP_TRACE(FATAL, "Single Packet: %u",
  4194. pdev->stats.tx_comp_histogram.pkts_1);
  4195. DP_TRACE(FATAL, "2-20 Packets: %u",
  4196. pdev->stats.tx_comp_histogram.pkts_2_20);
  4197. DP_TRACE(FATAL, "21-40 Packets: %u",
  4198. pdev->stats.tx_comp_histogram.pkts_21_40);
  4199. DP_TRACE(FATAL, "41-60 Packets: %u",
  4200. pdev->stats.tx_comp_histogram.pkts_41_60);
  4201. DP_TRACE(FATAL, "61-80 Packets: %u",
  4202. pdev->stats.tx_comp_histogram.pkts_61_80);
  4203. DP_TRACE(FATAL, "81-100 Packets: %u",
  4204. pdev->stats.tx_comp_histogram.pkts_81_100);
  4205. DP_TRACE(FATAL, "101-200 Packets: %u",
  4206. pdev->stats.tx_comp_histogram.pkts_101_200);
  4207. DP_TRACE(FATAL, " 201+ Packets: %u",
  4208. pdev->stats.tx_comp_histogram.pkts_201_plus);
  4209. DP_TRACE(FATAL, "Rx path statistics");
  4210. DP_TRACE(FATAL, "delivered %u msdus ( %u bytes),",
  4211. pdev->stats.rx.to_stack.num,
  4212. pdev->stats.rx.to_stack.bytes);
  4213. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  4214. DP_TRACE(FATAL, "received on reo[%d] %u msdus ( %u bytes),",
  4215. i, pdev->stats.rx.rcvd_reo[i].num,
  4216. pdev->stats.rx.rcvd_reo[i].bytes);
  4217. DP_TRACE(FATAL, "intra-bss packets %u msdus ( %u bytes),",
  4218. pdev->stats.rx.intra_bss.pkts.num,
  4219. pdev->stats.rx.intra_bss.pkts.bytes);
  4220. DP_TRACE(FATAL, "raw packets %u msdus ( %u bytes),",
  4221. pdev->stats.rx.raw.num,
  4222. pdev->stats.rx.raw.bytes);
  4223. DP_TRACE(FATAL, "dropped: error %u msdus",
  4224. pdev->stats.rx.err.mic_err);
  4225. DP_TRACE(FATAL, "peer invalid %u",
  4226. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  4227. DP_TRACE(FATAL, "Reo Statistics");
  4228. DP_TRACE(FATAL, "rbm error: %u msdus",
  4229. pdev->soc->stats.rx.err.invalid_rbm);
  4230. DP_TRACE(FATAL, "hal ring access fail: %u msdus",
  4231. pdev->soc->stats.rx.err.hal_ring_access_fail);
  4232. DP_TRACE(FATAL, "Reo errors");
  4233. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  4234. error_code++) {
  4235. DP_TRACE(FATAL, "Reo error number (%u): %u msdus",
  4236. error_code,
  4237. pdev->soc->stats.rx.err.reo_error[error_code]);
  4238. }
  4239. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  4240. error_code++) {
  4241. DP_TRACE(FATAL, "Rxdma error number (%u): %u msdus",
  4242. error_code,
  4243. pdev->soc->stats.rx.err
  4244. .rxdma_error[error_code]);
  4245. }
  4246. DP_TRACE(FATAL, "Rx packets reaped per interrupt:");
  4247. DP_TRACE(FATAL, "Single Packet: %u",
  4248. pdev->stats.rx_ind_histogram.pkts_1);
  4249. DP_TRACE(FATAL, "2-20 Packets: %u",
  4250. pdev->stats.rx_ind_histogram.pkts_2_20);
  4251. DP_TRACE(FATAL, "21-40 Packets: %u",
  4252. pdev->stats.rx_ind_histogram.pkts_21_40);
  4253. DP_TRACE(FATAL, "41-60 Packets: %u",
  4254. pdev->stats.rx_ind_histogram.pkts_41_60);
  4255. DP_TRACE(FATAL, "61-80 Packets: %u",
  4256. pdev->stats.rx_ind_histogram.pkts_61_80);
  4257. DP_TRACE(FATAL, "81-100 Packets: %u",
  4258. pdev->stats.rx_ind_histogram.pkts_81_100);
  4259. DP_TRACE(FATAL, "101-200 Packets: %u",
  4260. pdev->stats.rx_ind_histogram.pkts_101_200);
  4261. DP_TRACE(FATAL, " 201+ Packets: %u",
  4262. pdev->stats.rx_ind_histogram.pkts_201_plus);
  4263. }
  4264. }
  4265. /*
  4266. * dp_txrx_dump_stats() - Dump statistics
  4267. * @value - Statistics option
  4268. */
  4269. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value)
  4270. {
  4271. struct dp_soc *soc =
  4272. (struct dp_soc *)psoc;
  4273. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4274. if (!soc) {
  4275. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4276. "%s: soc is NULL", __func__);
  4277. return QDF_STATUS_E_INVAL;
  4278. }
  4279. switch (value) {
  4280. case CDP_TXRX_PATH_STATS:
  4281. dp_txrx_path_stats(soc);
  4282. break;
  4283. case CDP_RX_RING_STATS:
  4284. dp_print_per_ring_stats(soc);
  4285. break;
  4286. case CDP_TXRX_TSO_STATS:
  4287. /* TODO: NOT IMPLEMENTED */
  4288. break;
  4289. case CDP_DUMP_TX_FLOW_POOL_INFO:
  4290. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  4291. break;
  4292. case CDP_DP_NAPI_STATS:
  4293. dp_print_napi_stats(soc);
  4294. break;
  4295. case CDP_TXRX_DESC_STATS:
  4296. /* TODO: NOT IMPLEMENTED */
  4297. break;
  4298. default:
  4299. status = QDF_STATUS_E_INVAL;
  4300. break;
  4301. }
  4302. return status;
  4303. }
  4304. static struct cdp_wds_ops dp_ops_wds = {
  4305. .vdev_set_wds = dp_vdev_set_wds,
  4306. };
  4307. /*
  4308. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  4309. * @soc - datapath soc handle
  4310. * @peer - datapath peer handle
  4311. *
  4312. * Delete the AST entries belonging to a peer
  4313. */
  4314. #ifdef FEATURE_WDS
  4315. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  4316. struct dp_peer *peer)
  4317. {
  4318. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  4319. qdf_spin_lock_bh(&soc->ast_lock);
  4320. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry) {
  4321. if (ast_entry->next_hop) {
  4322. soc->cdp_soc.ol_ops->peer_del_wds_entry(
  4323. peer->vdev->pdev->osif_pdev,
  4324. ast_entry->mac_addr.raw);
  4325. }
  4326. dp_peer_del_ast(soc, ast_entry);
  4327. }
  4328. qdf_spin_unlock_bh(&soc->ast_lock);
  4329. }
  4330. #else
  4331. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  4332. struct dp_peer *peer)
  4333. {
  4334. }
  4335. #endif
  4336. #ifdef CONFIG_WIN
  4337. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  4338. {
  4339. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  4340. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  4341. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  4342. dp_peer_delete_ast_entries(soc, peer);
  4343. }
  4344. #endif
  4345. static struct cdp_cmn_ops dp_ops_cmn = {
  4346. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  4347. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  4348. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  4349. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  4350. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  4351. .txrx_peer_create = dp_peer_create_wifi3,
  4352. .txrx_peer_setup = dp_peer_setup_wifi3,
  4353. #ifdef CONFIG_WIN
  4354. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  4355. #else
  4356. .txrx_peer_teardown = NULL,
  4357. #endif
  4358. .txrx_peer_delete = dp_peer_delete_wifi3,
  4359. .txrx_vdev_register = dp_vdev_register_wifi3,
  4360. .txrx_soc_detach = dp_soc_detach_wifi3,
  4361. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  4362. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  4363. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  4364. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  4365. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  4366. .delba_process = dp_delba_process_wifi3,
  4367. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  4368. .flush_cache_rx_queue = NULL,
  4369. /* TODO: get API's for dscp-tid need to be added*/
  4370. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  4371. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  4372. .txrx_stats = dp_txrx_stats,
  4373. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  4374. .display_stats = dp_txrx_dump_stats,
  4375. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  4376. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  4377. #ifdef DP_INTR_POLL_BASED
  4378. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  4379. #else
  4380. .txrx_intr_attach = dp_soc_interrupt_attach,
  4381. #endif
  4382. .txrx_intr_detach = dp_soc_interrupt_detach,
  4383. .set_pn_check = dp_set_pn_check_wifi3,
  4384. /* TODO: Add other functions */
  4385. };
  4386. static struct cdp_ctrl_ops dp_ops_ctrl = {
  4387. .txrx_peer_authorize = dp_peer_authorize,
  4388. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  4389. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  4390. #ifdef MESH_MODE_SUPPORT
  4391. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  4392. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  4393. #endif
  4394. .txrx_set_vdev_param = dp_set_vdev_param,
  4395. .txrx_peer_set_nawds = dp_peer_set_nawds,
  4396. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  4397. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  4398. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  4399. .txrx_update_filter_neighbour_peers =
  4400. dp_update_filter_neighbour_peers,
  4401. .txrx_get_sec_type = dp_get_sec_type,
  4402. /* TODO: Add other functions */
  4403. .txrx_wdi_event_sub = dp_wdi_event_sub,
  4404. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  4405. };
  4406. static struct cdp_me_ops dp_ops_me = {
  4407. #ifdef ATH_SUPPORT_IQUE
  4408. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  4409. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  4410. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  4411. #endif
  4412. };
  4413. static struct cdp_mon_ops dp_ops_mon = {
  4414. .txrx_monitor_set_filter_ucast_data = NULL,
  4415. .txrx_monitor_set_filter_mcast_data = NULL,
  4416. .txrx_monitor_set_filter_non_data = NULL,
  4417. .txrx_monitor_get_filter_ucast_data = NULL,
  4418. .txrx_monitor_get_filter_mcast_data = NULL,
  4419. .txrx_monitor_get_filter_non_data = NULL,
  4420. .txrx_reset_monitor_mode = NULL,
  4421. };
  4422. static struct cdp_host_stats_ops dp_ops_host_stats = {
  4423. .txrx_per_peer_stats = dp_get_host_peer_stats,
  4424. .get_fw_peer_stats = dp_get_fw_peer_stats,
  4425. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  4426. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  4427. /* TODO */
  4428. };
  4429. static struct cdp_raw_ops dp_ops_raw = {
  4430. /* TODO */
  4431. };
  4432. #ifdef CONFIG_WIN
  4433. static struct cdp_pflow_ops dp_ops_pflow = {
  4434. /* TODO */
  4435. };
  4436. #endif /* CONFIG_WIN */
  4437. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  4438. {
  4439. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  4440. struct dp_soc *soc = pdev->soc;
  4441. if (soc->intr_mode == DP_INTR_POLL)
  4442. qdf_timer_stop(&soc->int_timer);
  4443. return QDF_STATUS_SUCCESS;
  4444. }
  4445. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  4446. {
  4447. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  4448. struct dp_soc *soc = pdev->soc;
  4449. if (soc->intr_mode == DP_INTR_POLL)
  4450. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  4451. return QDF_STATUS_SUCCESS;
  4452. }
  4453. #ifndef CONFIG_WIN
  4454. static struct cdp_misc_ops dp_ops_misc = {
  4455. .get_opmode = dp_get_opmode,
  4456. #ifdef FEATURE_RUNTIME_PM
  4457. .runtime_suspend = dp_bus_suspend,
  4458. .runtime_resume = dp_bus_resume,
  4459. #endif
  4460. };
  4461. static struct cdp_flowctl_ops dp_ops_flowctl = {
  4462. /* WIFI 3.0 DP implement as required. */
  4463. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  4464. .register_pause_cb = dp_txrx_register_pause_cb,
  4465. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  4466. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  4467. };
  4468. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  4469. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  4470. };
  4471. #ifdef IPA_OFFLOAD
  4472. static struct cdp_ipa_ops dp_ops_ipa = {
  4473. .ipa_get_resource = dp_ipa_get_resource,
  4474. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  4475. .ipa_op_response = dp_ipa_op_response,
  4476. .ipa_register_op_cb = dp_ipa_register_op_cb,
  4477. .ipa_get_stat = dp_ipa_get_stat,
  4478. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  4479. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  4480. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  4481. .ipa_setup = dp_ipa_setup,
  4482. .ipa_cleanup = dp_ipa_cleanup,
  4483. .ipa_setup_iface = dp_ipa_setup_iface,
  4484. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  4485. .ipa_enable_pipes = dp_ipa_enable_pipes,
  4486. .ipa_disable_pipes = dp_ipa_disable_pipes,
  4487. .ipa_set_perf_level = dp_ipa_set_perf_level
  4488. };
  4489. #endif
  4490. static struct cdp_bus_ops dp_ops_bus = {
  4491. .bus_suspend = dp_bus_suspend,
  4492. .bus_resume = dp_bus_resume
  4493. };
  4494. static struct cdp_ocb_ops dp_ops_ocb = {
  4495. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  4496. };
  4497. static struct cdp_throttle_ops dp_ops_throttle = {
  4498. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  4499. };
  4500. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  4501. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  4502. };
  4503. static struct cdp_cfg_ops dp_ops_cfg = {
  4504. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  4505. };
  4506. static struct cdp_peer_ops dp_ops_peer = {
  4507. .register_peer = dp_register_peer,
  4508. .clear_peer = dp_clear_peer,
  4509. .find_peer_by_addr = dp_find_peer_by_addr,
  4510. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  4511. .local_peer_id = dp_local_peer_id,
  4512. .peer_find_by_local_id = dp_peer_find_by_local_id,
  4513. .peer_state_update = dp_peer_state_update,
  4514. .get_vdevid = dp_get_vdevid,
  4515. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  4516. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  4517. .get_vdev_for_peer = dp_get_vdev_for_peer,
  4518. .get_peer_state = dp_get_peer_state,
  4519. .last_assoc_received = dp_get_last_assoc_received,
  4520. .last_disassoc_received = dp_get_last_disassoc_received,
  4521. .last_deauth_received = dp_get_last_deauth_received,
  4522. };
  4523. #endif
  4524. static struct cdp_ops dp_txrx_ops = {
  4525. .cmn_drv_ops = &dp_ops_cmn,
  4526. .ctrl_ops = &dp_ops_ctrl,
  4527. .me_ops = &dp_ops_me,
  4528. .mon_ops = &dp_ops_mon,
  4529. .host_stats_ops = &dp_ops_host_stats,
  4530. .wds_ops = &dp_ops_wds,
  4531. .raw_ops = &dp_ops_raw,
  4532. #ifdef CONFIG_WIN
  4533. .pflow_ops = &dp_ops_pflow,
  4534. #endif /* CONFIG_WIN */
  4535. #ifndef CONFIG_WIN
  4536. .misc_ops = &dp_ops_misc,
  4537. .cfg_ops = &dp_ops_cfg,
  4538. .flowctl_ops = &dp_ops_flowctl,
  4539. .l_flowctl_ops = &dp_ops_l_flowctl,
  4540. #ifdef IPA_OFFLOAD
  4541. .ipa_ops = &dp_ops_ipa,
  4542. #endif
  4543. .bus_ops = &dp_ops_bus,
  4544. .ocb_ops = &dp_ops_ocb,
  4545. .peer_ops = &dp_ops_peer,
  4546. .throttle_ops = &dp_ops_throttle,
  4547. .mob_stats_ops = &dp_ops_mob_stats,
  4548. #endif
  4549. };
  4550. /*
  4551. * dp_soc_set_txrx_ring_map()
  4552. * @dp_soc: DP handler for soc
  4553. *
  4554. * Return: Void
  4555. */
  4556. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  4557. {
  4558. uint32_t i;
  4559. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  4560. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_DEFAULT_MAP][i];
  4561. }
  4562. }
  4563. /*
  4564. * dp_soc_attach_wifi3() - Attach txrx SOC
  4565. * @osif_soc: Opaque SOC handle from OSIF/HDD
  4566. * @htc_handle: Opaque HTC handle
  4567. * @hif_handle: Opaque HIF handle
  4568. * @qdf_osdev: QDF device
  4569. *
  4570. * Return: DP SOC handle on success, NULL on failure
  4571. */
  4572. /*
  4573. * Local prototype added to temporarily address warning caused by
  4574. * -Wmissing-prototypes. A more correct solution, namely to expose
  4575. * a prototype in an appropriate header file, will come later.
  4576. */
  4577. void *dp_soc_attach_wifi3(void *osif_soc, void *hif_handle,
  4578. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  4579. struct ol_if_ops *ol_ops, struct wlan_objmgr_psoc *psoc);
  4580. void *dp_soc_attach_wifi3(void *osif_soc, void *hif_handle,
  4581. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  4582. struct ol_if_ops *ol_ops, struct wlan_objmgr_psoc *psoc)
  4583. {
  4584. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  4585. if (!soc) {
  4586. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4587. FL("DP SOC memory allocation failed"));
  4588. goto fail0;
  4589. }
  4590. soc->cdp_soc.ops = &dp_txrx_ops;
  4591. soc->cdp_soc.ol_ops = ol_ops;
  4592. soc->osif_soc = osif_soc;
  4593. soc->osdev = qdf_osdev;
  4594. soc->hif_handle = hif_handle;
  4595. soc->psoc = psoc;
  4596. soc->hal_soc = hif_get_hal_handle(hif_handle);
  4597. soc->htt_handle = htt_soc_attach(soc, osif_soc, htc_handle,
  4598. soc->hal_soc, qdf_osdev);
  4599. if (!soc->htt_handle) {
  4600. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4601. FL("HTT attach failed"));
  4602. goto fail1;
  4603. }
  4604. soc->wlan_cfg_ctx = wlan_cfg_soc_attach();
  4605. if (!soc->wlan_cfg_ctx) {
  4606. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4607. FL("wlan_cfg_soc_attach failed"));
  4608. goto fail2;
  4609. }
  4610. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx, rx_hash);
  4611. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  4612. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc,
  4613. CDP_CFG_MAX_PEER_ID);
  4614. if (ret != -EINVAL) {
  4615. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  4616. }
  4617. }
  4618. qdf_spinlock_create(&soc->peer_ref_mutex);
  4619. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  4620. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  4621. /* fill the tx/rx cpu ring map*/
  4622. dp_soc_set_txrx_ring_map(soc);
  4623. qdf_spinlock_create(&soc->htt_stats.lock);
  4624. /* initialize work queue for stats processing */
  4625. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  4626. return (void *)soc;
  4627. fail2:
  4628. htt_soc_detach(soc->htt_handle);
  4629. fail1:
  4630. qdf_mem_free(soc);
  4631. fail0:
  4632. return NULL;
  4633. }
  4634. #if defined(CONFIG_WIN) && WDI_EVENT_ENABLE
  4635. /*
  4636. * dp_set_pktlog_wifi3() - attach txrx vdev
  4637. * @pdev: Datapath PDEV handle
  4638. * @event: which event's notifications are being subscribed to
  4639. * @enable: WDI event subscribe or not. (True or False)
  4640. *
  4641. * Return: Success, NULL on failure
  4642. */
  4643. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  4644. bool enable)
  4645. {
  4646. struct dp_soc *soc = pdev->soc;
  4647. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  4648. if (enable) {
  4649. switch (event) {
  4650. case WDI_EVENT_RX_DESC:
  4651. if (pdev->monitor_vdev) {
  4652. /* Nothing needs to be done if monitor mode is
  4653. * enabled
  4654. */
  4655. return 0;
  4656. }
  4657. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  4658. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  4659. htt_tlv_filter.mpdu_start = 1;
  4660. htt_tlv_filter.msdu_start = 1;
  4661. htt_tlv_filter.msdu_end = 1;
  4662. htt_tlv_filter.mpdu_end = 1;
  4663. htt_tlv_filter.packet_header = 1;
  4664. htt_tlv_filter.attention = 1;
  4665. htt_tlv_filter.ppdu_start = 1;
  4666. htt_tlv_filter.ppdu_end = 1;
  4667. htt_tlv_filter.ppdu_end_user_stats = 1;
  4668. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4669. htt_tlv_filter.ppdu_end_status_done = 1;
  4670. htt_tlv_filter.enable_fp = 1;
  4671. htt_h2t_rx_ring_cfg(soc->htt_handle,
  4672. pdev->pdev_id,
  4673. pdev->rxdma_mon_status_ring.hal_srng,
  4674. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  4675. &htt_tlv_filter);
  4676. }
  4677. break;
  4678. case WDI_EVENT_LITE_RX:
  4679. if (pdev->monitor_vdev) {
  4680. /* Nothing needs to be done if monitor mode is
  4681. * enabled
  4682. */
  4683. return 0;
  4684. }
  4685. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  4686. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  4687. htt_tlv_filter.ppdu_start = 1;
  4688. htt_tlv_filter.ppdu_end = 1;
  4689. htt_tlv_filter.ppdu_end_user_stats = 1;
  4690. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4691. htt_tlv_filter.ppdu_end_status_done = 1;
  4692. htt_tlv_filter.enable_fp = 1;
  4693. htt_h2t_rx_ring_cfg(soc->htt_handle,
  4694. pdev->pdev_id,
  4695. pdev->rxdma_mon_status_ring.hal_srng,
  4696. RXDMA_MONITOR_STATUS,
  4697. RX_BUFFER_SIZE_PKTLOG_LITE,
  4698. &htt_tlv_filter);
  4699. }
  4700. break;
  4701. case WDI_EVENT_LITE_T2H:
  4702. if (pdev->monitor_vdev) {
  4703. /* Nothing needs to be done if monitor mode is
  4704. * enabled
  4705. */
  4706. return 0;
  4707. }
  4708. /* To enable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  4709. * passing value 0xffff. Once these macros will define in htt
  4710. * header file will use proper macros
  4711. */
  4712. dp_h2t_cfg_stats_msg_send(pdev, 0xffff);
  4713. break;
  4714. default:
  4715. /* Nothing needs to be done for other pktlog types */
  4716. break;
  4717. }
  4718. } else {
  4719. switch (event) {
  4720. case WDI_EVENT_RX_DESC:
  4721. case WDI_EVENT_LITE_RX:
  4722. if (pdev->monitor_vdev) {
  4723. /* Nothing needs to be done if monitor mode is
  4724. * enabled
  4725. */
  4726. return 0;
  4727. }
  4728. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  4729. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  4730. /* htt_tlv_filter is initialized to 0 */
  4731. htt_h2t_rx_ring_cfg(soc->htt_handle,
  4732. pdev->pdev_id,
  4733. pdev->rxdma_mon_status_ring.hal_srng,
  4734. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  4735. &htt_tlv_filter);
  4736. }
  4737. break;
  4738. case WDI_EVENT_LITE_T2H:
  4739. if (pdev->monitor_vdev) {
  4740. /* Nothing needs to be done if monitor mode is
  4741. * enabled
  4742. */
  4743. return 0;
  4744. }
  4745. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  4746. * passing value 0. Once these macros will define in htt
  4747. * header file will use proper macros
  4748. */
  4749. dp_h2t_cfg_stats_msg_send(pdev, 0);
  4750. break;
  4751. default:
  4752. /* Nothing needs to be done for other pktlog types */
  4753. break;
  4754. }
  4755. }
  4756. return 0;
  4757. }
  4758. #endif