dp_main.c 274 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738773977407741774277437744774577467747774877497750775177527753775477557756775777587759776077617762776377647765776677677768776977707771777277737774777577767777777877797780778177827783778477857786778777887789779077917792779377947795779677977798779978007801780278037804780578067807780878097810781178127813781478157816781778187819782078217822782378247825782678277828782978307831783278337834783578367837783878397840784178427843784478457846784778487849785078517852785378547855785678577858785978607861786278637864786578667867786878697870787178727873787478757876787778787879788078817882788378847885788678877888788978907891789278937894789578967897789878997900790179027903790479057906790779087909791079117912791379147915791679177918791979207921792279237924792579267927792879297930793179327933793479357936793779387939794079417942794379447945794679477948794979507951795279537954795579567957795879597960796179627963796479657966796779687969797079717972797379747975797679777978797979807981798279837984798579867987798879897990799179927993799479957996799779987999800080018002800380048005800680078008800980108011801280138014801580168017801880198020802180228023802480258026802780288029803080318032803380348035803680378038803980408041804280438044804580468047804880498050805180528053805480558056805780588059806080618062806380648065806680678068806980708071807280738074807580768077807880798080808180828083808480858086808780888089809080918092809380948095809680978098809981008101810281038104810581068107810881098110811181128113811481158116811781188119812081218122812381248125812681278128812981308131813281338134813581368137813881398140814181428143814481458146814781488149815081518152815381548155815681578158815981608161816281638164816581668167816881698170817181728173817481758176817781788179818081818182818381848185818681878188818981908191819281938194819581968197819881998200820182028203820482058206820782088209821082118212821382148215821682178218821982208221822282238224822582268227822882298230823182328233823482358236823782388239824082418242824382448245824682478248824982508251825282538254825582568257825882598260826182628263826482658266826782688269827082718272827382748275827682778278827982808281828282838284828582868287828882898290829182928293829482958296829782988299830083018302830383048305830683078308830983108311831283138314831583168317831883198320832183228323832483258326832783288329833083318332833383348335833683378338833983408341834283438344834583468347834883498350835183528353835483558356835783588359836083618362836383648365836683678368836983708371837283738374837583768377837883798380838183828383838483858386838783888389839083918392839383948395839683978398839984008401840284038404840584068407840884098410841184128413841484158416841784188419842084218422842384248425842684278428842984308431843284338434843584368437843884398440844184428443844484458446844784488449845084518452845384548455845684578458845984608461846284638464846584668467846884698470847184728473847484758476847784788479848084818482848384848485848684878488848984908491849284938494849584968497849884998500850185028503850485058506850785088509851085118512851385148515851685178518851985208521852285238524852585268527852885298530853185328533853485358536853785388539854085418542854385448545854685478548854985508551855285538554855585568557855885598560856185628563856485658566856785688569857085718572857385748575857685778578857985808581858285838584858585868587858885898590859185928593859485958596859785988599860086018602860386048605860686078608860986108611861286138614861586168617861886198620862186228623862486258626862786288629863086318632863386348635863686378638863986408641864286438644864586468647864886498650865186528653865486558656865786588659866086618662866386648665866686678668866986708671867286738674867586768677867886798680868186828683868486858686868786888689869086918692869386948695869686978698869987008701870287038704870587068707870887098710871187128713871487158716871787188719872087218722872387248725872687278728872987308731873287338734873587368737873887398740874187428743874487458746874787488749875087518752875387548755875687578758875987608761876287638764876587668767876887698770877187728773877487758776877787788779878087818782878387848785878687878788878987908791879287938794879587968797879887998800880188028803880488058806880788088809881088118812881388148815881688178818881988208821882288238824882588268827882888298830883188328833883488358836883788388839884088418842884388448845884688478848884988508851885288538854885588568857885888598860886188628863886488658866886788688869887088718872887388748875887688778878887988808881888288838884888588868887888888898890889188928893889488958896889788988899890089018902890389048905890689078908890989108911891289138914891589168917891889198920892189228923892489258926892789288929893089318932893389348935893689378938893989408941894289438944894589468947894889498950895189528953895489558956895789588959896089618962896389648965896689678968896989708971897289738974897589768977897889798980898189828983898489858986898789888989899089918992899389948995899689978998899990009001900290039004900590069007900890099010901190129013901490159016901790189019902090219022902390249025902690279028902990309031903290339034903590369037903890399040904190429043904490459046904790489049905090519052905390549055905690579058905990609061906290639064906590669067906890699070907190729073907490759076907790789079908090819082908390849085908690879088908990909091909290939094909590969097909890999100910191029103910491059106910791089109911091119112911391149115911691179118911991209121912291239124912591269127912891299130913191329133913491359136913791389139914091419142914391449145914691479148914991509151915291539154915591569157915891599160916191629163916491659166916791689169917091719172917391749175917691779178917991809181918291839184918591869187918891899190919191929193919491959196919791989199920092019202920392049205920692079208920992109211921292139214921592169217921892199220922192229223922492259226922792289229923092319232923392349235923692379238923992409241924292439244924592469247924892499250925192529253925492559256925792589259926092619262926392649265926692679268926992709271927292739274927592769277927892799280928192829283928492859286928792889289929092919292929392949295929692979298929993009301930293039304930593069307930893099310931193129313931493159316931793189319932093219322932393249325932693279328932993309331933293339334933593369337933893399340934193429343934493459346934793489349935093519352935393549355935693579358935993609361936293639364936593669367936893699370937193729373937493759376937793789379938093819382938393849385938693879388938993909391939293939394939593969397939893999400940194029403940494059406940794089409941094119412941394149415941694179418941994209421942294239424942594269427942894299430943194329433943494359436943794389439944094419442944394449445944694479448944994509451945294539454945594569457945894599460946194629463946494659466946794689469947094719472947394749475947694779478947994809481948294839484948594869487948894899490949194929493949494959496949794989499950095019502950395049505950695079508950995109511951295139514951595169517951895199520952195229523952495259526952795289529953095319532953395349535953695379538953995409541954295439544954595469547954895499550955195529553955495559556955795589559956095619562956395649565956695679568956995709571957295739574957595769577957895799580958195829583958495859586958795889589959095919592959395949595959695979598959996009601960296039604960596069607960896099610961196129613961496159616961796189619962096219622962396249625962696279628962996309631963296339634963596369637963896399640964196429643964496459646964796489649965096519652965396549655965696579658965996609661966296639664966596669667966896699670967196729673967496759676967796789679968096819682968396849685968696879688968996909691969296939694969596969697969896999700970197029703970497059706970797089709971097119712971397149715971697179718971997209721972297239724972597269727972897299730973197329733973497359736973797389739974097419742974397449745974697479748974997509751975297539754975597569757975897599760976197629763976497659766976797689769977097719772977397749775977697779778977997809781978297839784978597869787978897899790979197929793979497959796979797989799980098019802980398049805980698079808980998109811981298139814981598169817981898199820982198229823982498259826982798289829983098319832983398349835983698379838983998409841984298439844984598469847984898499850985198529853985498559856985798589859986098619862986398649865986698679868986998709871987298739874987598769877987898799880988198829883988498859886988798889889989098919892989398949895989698979898989999009901990299039904990599069907990899099910991199129913991499159916991799189919992099219922992399249925992699279928992999309931993299339934993599369937993899399940994199429943994499459946994799489949995099519952995399549955995699579958995999609961996299639964996599669967996899699970997199729973997499759976997799789979998099819982998399849985998699879988998999909991999299939994999599969997999899991000010001100021000310004100051000610007100081000910010100111001210013100141001510016100171001810019100201002110022100231002410025100261002710028100291003010031100321003310034
  1. /*
  2. * Copyright (c) 2016-2019 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #ifdef DP_RATETABLE_SUPPORT
  36. #include "dp_ratetable.h"
  37. #endif
  38. #include <cdp_txrx_handle.h>
  39. #include <wlan_cfg.h>
  40. #include "cdp_txrx_cmn_struct.h"
  41. #include "cdp_txrx_stats_struct.h"
  42. #include "cdp_txrx_cmn_reg.h"
  43. #include <qdf_util.h>
  44. #include "dp_peer.h"
  45. #include "dp_rx_mon.h"
  46. #include "htt_stats.h"
  47. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  48. #include "cfg_ucfg_api.h"
  49. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  50. #include "cdp_txrx_flow_ctrl_v2.h"
  51. #else
  52. static inline void
  53. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  54. {
  55. return;
  56. }
  57. #endif
  58. #include "dp_ipa.h"
  59. #include "dp_cal_client_api.h"
  60. #ifdef CONFIG_MCL
  61. extern int con_mode_monitor;
  62. #ifndef REMOVE_PKT_LOG
  63. #include <pktlog_ac_api.h>
  64. #include <pktlog_ac.h>
  65. #endif
  66. #endif
  67. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle);
  68. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force);
  69. static struct dp_soc *
  70. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  71. struct ol_if_ops *ol_ops, uint16_t device_id);
  72. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  73. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  74. uint8_t *peer_mac_addr,
  75. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  76. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  77. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  78. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  79. #define DP_INTR_POLL_TIMER_MS 10
  80. /* Generic AST entry aging timer value */
  81. #define DP_AST_AGING_TIMER_DEFAULT_MS 1000
  82. /* WDS AST entry aging timer value */
  83. #define DP_WDS_AST_AGING_TIMER_DEFAULT_MS 120000
  84. #define DP_WDS_AST_AGING_TIMER_CNT \
  85. ((DP_WDS_AST_AGING_TIMER_DEFAULT_MS / DP_AST_AGING_TIMER_DEFAULT_MS) - 1)
  86. #define DP_MCS_LENGTH (6*MAX_MCS)
  87. #define DP_NSS_LENGTH (6*SS_COUNT)
  88. #define DP_MU_GROUP_SHOW 16
  89. #define DP_MU_GROUP_LENGTH (6 * DP_MU_GROUP_SHOW)
  90. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  91. #define DP_MAX_INT_CONTEXTS_STRING_LENGTH (6 * WLAN_CFG_INT_NUM_CONTEXTS)
  92. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  93. #define DP_MAX_MCS_STRING_LEN 30
  94. #define DP_CURR_FW_STATS_AVAIL 19
  95. #define DP_HTT_DBG_EXT_STATS_MAX 256
  96. #define DP_MAX_SLEEP_TIME 100
  97. #ifndef QCA_WIFI_3_0_EMU
  98. #define SUSPEND_DRAIN_WAIT 500
  99. #else
  100. #define SUSPEND_DRAIN_WAIT 3000
  101. #endif
  102. #ifdef IPA_OFFLOAD
  103. /* Exclude IPA rings from the interrupt context */
  104. #define TX_RING_MASK_VAL 0xb
  105. #define RX_RING_MASK_VAL 0x7
  106. #else
  107. #define TX_RING_MASK_VAL 0xF
  108. #define RX_RING_MASK_VAL 0xF
  109. #endif
  110. #define STR_MAXLEN 64
  111. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  112. /* PPDU stats mask sent to FW to enable enhanced stats */
  113. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  114. /* PPDU stats mask sent to FW to support debug sniffer feature */
  115. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  116. /* PPDU stats mask sent to FW to support BPR feature*/
  117. #define DP_PPDU_STATS_CFG_BPR 0x2000
  118. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  119. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  120. DP_PPDU_STATS_CFG_ENH_STATS)
  121. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  122. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  123. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  124. #define RNG_ERR "SRNG setup failed for"
  125. /**
  126. * default_dscp_tid_map - Default DSCP-TID mapping
  127. *
  128. * DSCP TID
  129. * 000000 0
  130. * 001000 1
  131. * 010000 2
  132. * 011000 3
  133. * 100000 4
  134. * 101000 5
  135. * 110000 6
  136. * 111000 7
  137. */
  138. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  139. 0, 0, 0, 0, 0, 0, 0, 0,
  140. 1, 1, 1, 1, 1, 1, 1, 1,
  141. 2, 2, 2, 2, 2, 2, 2, 2,
  142. 3, 3, 3, 3, 3, 3, 3, 3,
  143. 4, 4, 4, 4, 4, 4, 4, 4,
  144. 5, 5, 5, 5, 5, 5, 5, 5,
  145. 6, 6, 6, 6, 6, 6, 6, 6,
  146. 7, 7, 7, 7, 7, 7, 7, 7,
  147. };
  148. /*
  149. * struct dp_rate_debug
  150. *
  151. * @mcs_type: print string for a given mcs
  152. * @valid: valid mcs rate?
  153. */
  154. struct dp_rate_debug {
  155. char mcs_type[DP_MAX_MCS_STRING_LEN];
  156. uint8_t valid;
  157. };
  158. #define MCS_VALID 1
  159. #define MCS_INVALID 0
  160. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  161. {
  162. {"OFDM 48 Mbps", MCS_VALID},
  163. {"OFDM 24 Mbps", MCS_VALID},
  164. {"OFDM 12 Mbps", MCS_VALID},
  165. {"OFDM 6 Mbps ", MCS_VALID},
  166. {"OFDM 54 Mbps", MCS_VALID},
  167. {"OFDM 36 Mbps", MCS_VALID},
  168. {"OFDM 18 Mbps", MCS_VALID},
  169. {"OFDM 9 Mbps ", MCS_VALID},
  170. {"INVALID ", MCS_INVALID},
  171. {"INVALID ", MCS_INVALID},
  172. {"INVALID ", MCS_INVALID},
  173. {"INVALID ", MCS_INVALID},
  174. {"INVALID ", MCS_VALID},
  175. },
  176. {
  177. {"CCK 11 Mbps Long ", MCS_VALID},
  178. {"CCK 5.5 Mbps Long ", MCS_VALID},
  179. {"CCK 2 Mbps Long ", MCS_VALID},
  180. {"CCK 1 Mbps Long ", MCS_VALID},
  181. {"CCK 11 Mbps Short ", MCS_VALID},
  182. {"CCK 5.5 Mbps Short", MCS_VALID},
  183. {"CCK 2 Mbps Short ", MCS_VALID},
  184. {"INVALID ", MCS_INVALID},
  185. {"INVALID ", MCS_INVALID},
  186. {"INVALID ", MCS_INVALID},
  187. {"INVALID ", MCS_INVALID},
  188. {"INVALID ", MCS_INVALID},
  189. {"INVALID ", MCS_VALID},
  190. },
  191. {
  192. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  193. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  194. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  195. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  196. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  197. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  198. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  199. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  200. {"INVALID ", MCS_INVALID},
  201. {"INVALID ", MCS_INVALID},
  202. {"INVALID ", MCS_INVALID},
  203. {"INVALID ", MCS_INVALID},
  204. {"INVALID ", MCS_VALID},
  205. },
  206. {
  207. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  208. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  209. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  210. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  211. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  212. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  213. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  214. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  215. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  216. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  217. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  218. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  219. {"INVALID ", MCS_VALID},
  220. },
  221. {
  222. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  223. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  224. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  225. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  226. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  227. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  228. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  229. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  230. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  231. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  232. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  233. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  234. {"INVALID ", MCS_VALID},
  235. }
  236. };
  237. /**
  238. * dp_cpu_ring_map_type - dp tx cpu ring map
  239. * @DP_NSS_DEFAULT_MAP: Default mode with no NSS offloaded
  240. * @DP_NSS_FIRST_RADIO_OFFLOADED_MAP: Only First Radio is offloaded
  241. * @DP_NSS_SECOND_RADIO_OFFLOADED_MAP: Only second radio is offloaded
  242. * @DP_NSS_DBDC_OFFLOADED_MAP: Both radios are offloaded
  243. * @DP_NSS_DBTC_OFFLOADED_MAP: All three radios are offloaded
  244. * @DP_NSS_CPU_RING_MAP_MAX: Max cpu ring map val
  245. */
  246. enum dp_cpu_ring_map_types {
  247. DP_NSS_DEFAULT_MAP,
  248. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  249. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  250. DP_NSS_DBDC_OFFLOADED_MAP,
  251. DP_NSS_DBTC_OFFLOADED_MAP,
  252. DP_NSS_CPU_RING_MAP_MAX
  253. };
  254. /**
  255. * @brief Cpu to tx ring map
  256. */
  257. #ifdef CONFIG_WIN
  258. static uint8_t
  259. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  260. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  261. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  262. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  263. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  264. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  265. };
  266. #else
  267. static uint8_t
  268. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  269. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  270. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  271. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  272. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  273. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  274. };
  275. #endif
  276. /**
  277. * @brief Select the type of statistics
  278. */
  279. enum dp_stats_type {
  280. STATS_FW = 0,
  281. STATS_HOST = 1,
  282. STATS_TYPE_MAX = 2,
  283. };
  284. /**
  285. * @brief General Firmware statistics options
  286. *
  287. */
  288. enum dp_fw_stats {
  289. TXRX_FW_STATS_INVALID = -1,
  290. };
  291. /**
  292. * dp_stats_mapping_table - Firmware and Host statistics
  293. * currently supported
  294. */
  295. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  296. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  297. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  298. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  299. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  300. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  301. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  302. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  303. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  304. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  305. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  306. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  307. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  308. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  309. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  310. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  311. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  312. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  313. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  314. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  315. /* Last ENUM for HTT FW STATS */
  316. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  317. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  318. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  319. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  320. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  321. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  322. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  323. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  324. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  325. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  326. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  327. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  328. };
  329. /* MCL specific functions */
  330. #ifdef CONFIG_MCL
  331. /**
  332. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  333. * @soc: pointer to dp_soc handle
  334. * @intr_ctx_num: interrupt context number for which mon mask is needed
  335. *
  336. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  337. * This function is returning 0, since in interrupt mode(softirq based RX),
  338. * we donot want to process monitor mode rings in a softirq.
  339. *
  340. * So, in case packet log is enabled for SAP/STA/P2P modes,
  341. * regular interrupt processing will not process monitor mode rings. It would be
  342. * done in a separate timer context.
  343. *
  344. * Return: 0
  345. */
  346. static inline
  347. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  348. {
  349. return 0;
  350. }
  351. /*
  352. * dp_service_mon_rings()- timer to reap monitor rings
  353. * reqd as we are not getting ppdu end interrupts
  354. * @arg: SoC Handle
  355. *
  356. * Return:
  357. *
  358. */
  359. static void dp_service_mon_rings(void *arg)
  360. {
  361. struct dp_soc *soc = (struct dp_soc *)arg;
  362. int ring = 0, work_done, mac_id;
  363. struct dp_pdev *pdev = NULL;
  364. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  365. pdev = soc->pdev_list[ring];
  366. if (!pdev)
  367. continue;
  368. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  369. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  370. pdev->pdev_id);
  371. work_done = dp_mon_process(soc, mac_for_pdev,
  372. QCA_NAPI_BUDGET);
  373. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  374. FL("Reaped %d descs from Monitor rings"),
  375. work_done);
  376. }
  377. }
  378. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  379. }
  380. #ifndef REMOVE_PKT_LOG
  381. /**
  382. * dp_pkt_log_init() - API to initialize packet log
  383. * @ppdev: physical device handle
  384. * @scn: HIF context
  385. *
  386. * Return: none
  387. */
  388. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  389. {
  390. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  391. if (handle->pkt_log_init) {
  392. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  393. "%s: Packet log not initialized", __func__);
  394. return;
  395. }
  396. pktlog_sethandle(&handle->pl_dev, scn);
  397. pktlog_set_callback_regtype(PKTLOG_DEFAULT_CALLBACK_REGISTRATION);
  398. if (pktlogmod_init(scn)) {
  399. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  400. "%s: pktlogmod_init failed", __func__);
  401. handle->pkt_log_init = false;
  402. } else {
  403. handle->pkt_log_init = true;
  404. }
  405. }
  406. /**
  407. * dp_pkt_log_con_service() - connect packet log service
  408. * @ppdev: physical device handle
  409. * @scn: device context
  410. *
  411. * Return: none
  412. */
  413. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  414. {
  415. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  416. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  417. pktlog_htc_attach();
  418. }
  419. /**
  420. * dp_get_num_rx_contexts() - get number of RX contexts
  421. * @soc_hdl: cdp opaque soc handle
  422. *
  423. * Return: number of RX contexts
  424. */
  425. static int dp_get_num_rx_contexts(struct cdp_soc_t *soc_hdl)
  426. {
  427. int i;
  428. int num_rx_contexts = 0;
  429. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  430. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  431. if (wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i))
  432. num_rx_contexts++;
  433. return num_rx_contexts;
  434. }
  435. /**
  436. * dp_pktlogmod_exit() - API to cleanup pktlog info
  437. * @handle: Pdev handle
  438. *
  439. * Return: none
  440. */
  441. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  442. {
  443. void *scn = (void *)handle->soc->hif_handle;
  444. if (!scn) {
  445. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  446. "%s: Invalid hif(scn) handle", __func__);
  447. return;
  448. }
  449. pktlogmod_exit(scn);
  450. handle->pkt_log_init = false;
  451. }
  452. #endif
  453. #else
  454. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  455. /**
  456. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  457. * @soc: pointer to dp_soc handle
  458. * @intr_ctx_num: interrupt context number for which mon mask is needed
  459. *
  460. * Return: mon mask value
  461. */
  462. static inline
  463. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  464. {
  465. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  466. }
  467. #endif
  468. /**
  469. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  470. * @cdp_opaque_vdev: pointer to cdp_vdev
  471. *
  472. * Return: pointer to dp_vdev
  473. */
  474. static
  475. struct dp_vdev *dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  476. {
  477. return (struct dp_vdev *)cdp_opaque_vdev;
  478. }
  479. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  480. struct cdp_peer *peer_hdl,
  481. uint8_t *mac_addr,
  482. enum cdp_txrx_ast_entry_type type,
  483. uint32_t flags)
  484. {
  485. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  486. (struct dp_peer *)peer_hdl,
  487. mac_addr,
  488. type,
  489. flags);
  490. }
  491. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  492. struct cdp_peer *peer_hdl,
  493. uint8_t *wds_macaddr,
  494. uint32_t flags)
  495. {
  496. int status = -1;
  497. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  498. struct dp_ast_entry *ast_entry = NULL;
  499. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  500. qdf_spin_lock_bh(&soc->ast_lock);
  501. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  502. peer->vdev->pdev->pdev_id);
  503. if (ast_entry) {
  504. status = dp_peer_update_ast(soc,
  505. peer,
  506. ast_entry, flags);
  507. }
  508. qdf_spin_unlock_bh(&soc->ast_lock);
  509. return status;
  510. }
  511. /*
  512. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  513. * @soc_handle: Datapath SOC handle
  514. * @wds_macaddr: WDS entry MAC Address
  515. * Return: None
  516. */
  517. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  518. uint8_t *wds_macaddr, void *vdev_handle)
  519. {
  520. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  521. struct dp_ast_entry *ast_entry = NULL;
  522. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  523. qdf_spin_lock_bh(&soc->ast_lock);
  524. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  525. vdev->pdev->pdev_id);
  526. if (ast_entry) {
  527. if ((ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) &&
  528. (ast_entry->type != CDP_TXRX_AST_TYPE_SELF) &&
  529. (ast_entry->type != CDP_TXRX_AST_TYPE_STA_BSS)) {
  530. ast_entry->is_active = TRUE;
  531. }
  532. }
  533. qdf_spin_unlock_bh(&soc->ast_lock);
  534. }
  535. /*
  536. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  537. * @soc: Datapath SOC handle
  538. *
  539. * Return: None
  540. */
  541. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  542. void *vdev_hdl)
  543. {
  544. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  545. struct dp_pdev *pdev;
  546. struct dp_vdev *vdev;
  547. struct dp_peer *peer;
  548. struct dp_ast_entry *ase, *temp_ase;
  549. int i;
  550. qdf_spin_lock_bh(&soc->ast_lock);
  551. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  552. pdev = soc->pdev_list[i];
  553. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  554. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  555. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  556. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  557. if ((ase->type ==
  558. CDP_TXRX_AST_TYPE_STATIC) ||
  559. (ase->type ==
  560. CDP_TXRX_AST_TYPE_SELF) ||
  561. (ase->type ==
  562. CDP_TXRX_AST_TYPE_STA_BSS))
  563. continue;
  564. ase->is_active = TRUE;
  565. }
  566. }
  567. }
  568. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  569. }
  570. qdf_spin_unlock_bh(&soc->ast_lock);
  571. }
  572. /*
  573. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  574. * @soc: Datapath SOC handle
  575. *
  576. * Return: None
  577. */
  578. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  579. {
  580. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  581. struct dp_pdev *pdev;
  582. struct dp_vdev *vdev;
  583. struct dp_peer *peer;
  584. struct dp_ast_entry *ase, *temp_ase;
  585. int i;
  586. qdf_spin_lock_bh(&soc->ast_lock);
  587. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  588. pdev = soc->pdev_list[i];
  589. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  590. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  591. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  592. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  593. if ((ase->type ==
  594. CDP_TXRX_AST_TYPE_STATIC) ||
  595. (ase->type ==
  596. CDP_TXRX_AST_TYPE_SELF) ||
  597. (ase->type ==
  598. CDP_TXRX_AST_TYPE_STA_BSS))
  599. continue;
  600. dp_peer_del_ast(soc, ase);
  601. }
  602. }
  603. }
  604. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  605. }
  606. qdf_spin_unlock_bh(&soc->ast_lock);
  607. }
  608. /**
  609. * dp_peer_get_ast_info_by_soc_wifi3() - search the soc AST hash table
  610. * and return ast entry information
  611. * of first ast entry found in the
  612. * table with given mac address
  613. *
  614. * @soc : data path soc handle
  615. * @ast_mac_addr : AST entry mac address
  616. * @ast_entry_info : ast entry information
  617. *
  618. * return : true if ast entry found with ast_mac_addr
  619. * false if ast entry not found
  620. */
  621. static bool dp_peer_get_ast_info_by_soc_wifi3
  622. (struct cdp_soc_t *soc_hdl,
  623. uint8_t *ast_mac_addr,
  624. struct cdp_ast_entry_info *ast_entry_info)
  625. {
  626. struct dp_ast_entry *ast_entry;
  627. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  628. qdf_spin_lock_bh(&soc->ast_lock);
  629. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  630. if (ast_entry && !ast_entry->delete_in_progress) {
  631. ast_entry_info->type = ast_entry->type;
  632. ast_entry_info->pdev_id = ast_entry->pdev_id;
  633. ast_entry_info->vdev_id = ast_entry->vdev_id;
  634. ast_entry_info->peer_id = ast_entry->peer->peer_ids[0];
  635. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  636. &ast_entry->peer->mac_addr.raw[0],
  637. DP_MAC_ADDR_LEN);
  638. qdf_spin_unlock_bh(&soc->ast_lock);
  639. return true;
  640. }
  641. qdf_spin_unlock_bh(&soc->ast_lock);
  642. return false;
  643. }
  644. /**
  645. * dp_peer_get_ast_info_by_pdevid_wifi3() - search the soc AST hash table
  646. * and return ast entry information
  647. * if mac address and pdev_id matches
  648. *
  649. * @soc : data path soc handle
  650. * @ast_mac_addr : AST entry mac address
  651. * @pdev_id : pdev_id
  652. * @ast_entry_info : ast entry information
  653. *
  654. * return : true if ast entry found with ast_mac_addr
  655. * false if ast entry not found
  656. */
  657. static bool dp_peer_get_ast_info_by_pdevid_wifi3
  658. (struct cdp_soc_t *soc_hdl,
  659. uint8_t *ast_mac_addr,
  660. uint8_t pdev_id,
  661. struct cdp_ast_entry_info *ast_entry_info)
  662. {
  663. struct dp_ast_entry *ast_entry;
  664. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  665. qdf_spin_lock_bh(&soc->ast_lock);
  666. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr, pdev_id);
  667. if (ast_entry && !ast_entry->delete_in_progress) {
  668. ast_entry_info->type = ast_entry->type;
  669. ast_entry_info->pdev_id = ast_entry->pdev_id;
  670. ast_entry_info->vdev_id = ast_entry->vdev_id;
  671. ast_entry_info->peer_id = ast_entry->peer->peer_ids[0];
  672. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  673. &ast_entry->peer->mac_addr.raw[0],
  674. DP_MAC_ADDR_LEN);
  675. qdf_spin_unlock_bh(&soc->ast_lock);
  676. return true;
  677. }
  678. qdf_spin_unlock_bh(&soc->ast_lock);
  679. return false;
  680. }
  681. /**
  682. * dp_peer_ast_entry_del_by_soc() - delete the ast entry from soc AST hash table
  683. * with given mac address
  684. *
  685. * @soc : data path soc handle
  686. * @ast_mac_addr : AST entry mac address
  687. * @callback : callback function to called on ast delete response from FW
  688. * @cookie : argument to be passed to callback
  689. *
  690. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  691. * is sent
  692. * QDF_STATUS_E_INVAL false if ast entry not found
  693. */
  694. static QDF_STATUS dp_peer_ast_entry_del_by_soc(struct cdp_soc_t *soc_handle,
  695. uint8_t *mac_addr,
  696. txrx_ast_free_cb callback,
  697. void *cookie)
  698. {
  699. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  700. struct dp_ast_entry *ast_entry;
  701. txrx_ast_free_cb cb = NULL;
  702. void *arg = NULL;
  703. qdf_spin_lock_bh(&soc->ast_lock);
  704. ast_entry = dp_peer_ast_hash_find_soc(soc, mac_addr);
  705. if (!ast_entry) {
  706. qdf_spin_unlock_bh(&soc->ast_lock);
  707. return -QDF_STATUS_E_INVAL;
  708. }
  709. if (ast_entry->callback) {
  710. cb = ast_entry->callback;
  711. arg = ast_entry->cookie;
  712. }
  713. ast_entry->callback = callback;
  714. ast_entry->cookie = cookie;
  715. /*
  716. * if delete_in_progress is set AST delete is sent to target
  717. * and host is waiting for response should not send delete
  718. * again
  719. */
  720. if (!ast_entry->delete_in_progress)
  721. dp_peer_del_ast(soc, ast_entry);
  722. qdf_spin_unlock_bh(&soc->ast_lock);
  723. if (cb) {
  724. cb(soc->ctrl_psoc,
  725. soc,
  726. arg,
  727. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  728. }
  729. return QDF_STATUS_SUCCESS;
  730. }
  731. /**
  732. * dp_peer_ast_entry_del_by_pdev() - delete the ast entry from soc AST hash
  733. * table if mac address and pdev_id matches
  734. *
  735. * @soc : data path soc handle
  736. * @ast_mac_addr : AST entry mac address
  737. * @pdev_id : pdev id
  738. * @callback : callback function to called on ast delete response from FW
  739. * @cookie : argument to be passed to callback
  740. *
  741. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  742. * is sent
  743. * QDF_STATUS_E_INVAL false if ast entry not found
  744. */
  745. static QDF_STATUS dp_peer_ast_entry_del_by_pdev(struct cdp_soc_t *soc_handle,
  746. uint8_t *mac_addr,
  747. uint8_t pdev_id,
  748. txrx_ast_free_cb callback,
  749. void *cookie)
  750. {
  751. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  752. struct dp_ast_entry *ast_entry;
  753. txrx_ast_free_cb cb = NULL;
  754. void *arg = NULL;
  755. qdf_spin_lock_bh(&soc->ast_lock);
  756. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, mac_addr, pdev_id);
  757. if (!ast_entry) {
  758. qdf_spin_unlock_bh(&soc->ast_lock);
  759. return -QDF_STATUS_E_INVAL;
  760. }
  761. if (ast_entry->callback) {
  762. cb = ast_entry->callback;
  763. arg = ast_entry->cookie;
  764. }
  765. ast_entry->callback = callback;
  766. ast_entry->cookie = cookie;
  767. /*
  768. * if delete_in_progress is set AST delete is sent to target
  769. * and host is waiting for response should not sent delete
  770. * again
  771. */
  772. if (!ast_entry->delete_in_progress)
  773. dp_peer_del_ast(soc, ast_entry);
  774. qdf_spin_unlock_bh(&soc->ast_lock);
  775. if (cb) {
  776. cb(soc->ctrl_psoc,
  777. soc,
  778. arg,
  779. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  780. }
  781. return QDF_STATUS_SUCCESS;
  782. }
  783. /**
  784. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  785. * @ring_num: ring num of the ring being queried
  786. * @grp_mask: the grp_mask array for the ring type in question.
  787. *
  788. * The grp_mask array is indexed by group number and the bit fields correspond
  789. * to ring numbers. We are finding which interrupt group a ring belongs to.
  790. *
  791. * Return: the index in the grp_mask array with the ring number.
  792. * -QDF_STATUS_E_NOENT if no entry is found
  793. */
  794. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  795. {
  796. int ext_group_num;
  797. int mask = 1 << ring_num;
  798. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  799. ext_group_num++) {
  800. if (mask & grp_mask[ext_group_num])
  801. return ext_group_num;
  802. }
  803. return -QDF_STATUS_E_NOENT;
  804. }
  805. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  806. enum hal_ring_type ring_type,
  807. int ring_num)
  808. {
  809. int *grp_mask;
  810. switch (ring_type) {
  811. case WBM2SW_RELEASE:
  812. /* dp_tx_comp_handler - soc->tx_comp_ring */
  813. if (ring_num < 3)
  814. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  815. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  816. else if (ring_num == 3) {
  817. /* sw treats this as a separate ring type */
  818. grp_mask = &soc->wlan_cfg_ctx->
  819. int_rx_wbm_rel_ring_mask[0];
  820. ring_num = 0;
  821. } else {
  822. qdf_assert(0);
  823. return -QDF_STATUS_E_NOENT;
  824. }
  825. break;
  826. case REO_EXCEPTION:
  827. /* dp_rx_err_process - &soc->reo_exception_ring */
  828. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  829. break;
  830. case REO_DST:
  831. /* dp_rx_process - soc->reo_dest_ring */
  832. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  833. break;
  834. case REO_STATUS:
  835. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  836. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  837. break;
  838. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  839. case RXDMA_MONITOR_STATUS:
  840. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  841. case RXDMA_MONITOR_DST:
  842. /* dp_mon_process */
  843. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  844. break;
  845. case RXDMA_DST:
  846. /* dp_rxdma_err_process */
  847. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  848. break;
  849. case RXDMA_BUF:
  850. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  851. break;
  852. case RXDMA_MONITOR_BUF:
  853. /* TODO: support low_thresh interrupt */
  854. return -QDF_STATUS_E_NOENT;
  855. break;
  856. case TCL_DATA:
  857. case TCL_CMD:
  858. case REO_CMD:
  859. case SW2WBM_RELEASE:
  860. case WBM_IDLE_LINK:
  861. /* normally empty SW_TO_HW rings */
  862. return -QDF_STATUS_E_NOENT;
  863. break;
  864. case TCL_STATUS:
  865. case REO_REINJECT:
  866. /* misc unused rings */
  867. return -QDF_STATUS_E_NOENT;
  868. break;
  869. case CE_SRC:
  870. case CE_DST:
  871. case CE_DST_STATUS:
  872. /* CE_rings - currently handled by hif */
  873. default:
  874. return -QDF_STATUS_E_NOENT;
  875. break;
  876. }
  877. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  878. }
  879. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  880. *ring_params, int ring_type, int ring_num)
  881. {
  882. int msi_group_number;
  883. int msi_data_count;
  884. int ret;
  885. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  886. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  887. &msi_data_count, &msi_data_start,
  888. &msi_irq_start);
  889. if (ret)
  890. return;
  891. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  892. ring_num);
  893. if (msi_group_number < 0) {
  894. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  895. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  896. ring_type, ring_num);
  897. ring_params->msi_addr = 0;
  898. ring_params->msi_data = 0;
  899. return;
  900. }
  901. if (msi_group_number > msi_data_count) {
  902. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  903. FL("2 msi_groups will share an msi; msi_group_num %d"),
  904. msi_group_number);
  905. QDF_ASSERT(0);
  906. }
  907. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  908. ring_params->msi_addr = addr_low;
  909. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  910. ring_params->msi_data = (msi_group_number % msi_data_count)
  911. + msi_data_start;
  912. ring_params->flags |= HAL_SRNG_MSI_INTR;
  913. }
  914. /**
  915. * dp_print_ast_stats() - Dump AST table contents
  916. * @soc: Datapath soc handle
  917. *
  918. * return void
  919. */
  920. #ifdef FEATURE_AST
  921. void dp_print_ast_stats(struct dp_soc *soc)
  922. {
  923. uint8_t i;
  924. uint8_t num_entries = 0;
  925. struct dp_vdev *vdev;
  926. struct dp_pdev *pdev;
  927. struct dp_peer *peer;
  928. struct dp_ast_entry *ase, *tmp_ase;
  929. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  930. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS",
  931. "DA", "HMWDS_SEC"};
  932. DP_PRINT_STATS("AST Stats:");
  933. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  934. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  935. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  936. DP_PRINT_STATS("AST Table:");
  937. qdf_spin_lock_bh(&soc->ast_lock);
  938. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  939. pdev = soc->pdev_list[i];
  940. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  941. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  942. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  943. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  944. DP_PRINT_STATS("%6d mac_addr = %pM"
  945. " peer_mac_addr = %pM"
  946. " peer_id = %u"
  947. " type = %s"
  948. " next_hop = %d"
  949. " is_active = %d"
  950. " is_bss = %d"
  951. " ast_idx = %d"
  952. " ast_hash = %d"
  953. " delete_in_progress = %d"
  954. " pdev_id = %d"
  955. " vdev_id = %d",
  956. ++num_entries,
  957. ase->mac_addr.raw,
  958. ase->peer->mac_addr.raw,
  959. ase->peer->peer_ids[0],
  960. type[ase->type],
  961. ase->next_hop,
  962. ase->is_active,
  963. ase->is_bss,
  964. ase->ast_idx,
  965. ase->ast_hash_value,
  966. ase->delete_in_progress,
  967. ase->pdev_id,
  968. ase->vdev_id);
  969. }
  970. }
  971. }
  972. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  973. }
  974. qdf_spin_unlock_bh(&soc->ast_lock);
  975. }
  976. #else
  977. void dp_print_ast_stats(struct dp_soc *soc)
  978. {
  979. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  980. return;
  981. }
  982. #endif
  983. /**
  984. * dp_print_peer_table() - Dump all Peer stats
  985. * @vdev: Datapath Vdev handle
  986. *
  987. * return void
  988. */
  989. static void dp_print_peer_table(struct dp_vdev *vdev)
  990. {
  991. struct dp_peer *peer = NULL;
  992. DP_PRINT_STATS("Dumping Peer Table Stats:");
  993. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  994. if (!peer) {
  995. DP_PRINT_STATS("Invalid Peer");
  996. return;
  997. }
  998. DP_PRINT_STATS(" peer_mac_addr = %pM"
  999. " nawds_enabled = %d"
  1000. " bss_peer = %d"
  1001. " wapi = %d"
  1002. " wds_enabled = %d"
  1003. " delete in progress = %d"
  1004. " peer id = %d",
  1005. peer->mac_addr.raw,
  1006. peer->nawds_enabled,
  1007. peer->bss_peer,
  1008. peer->wapi,
  1009. peer->wds_enabled,
  1010. peer->delete_in_progress,
  1011. peer->peer_ids[0]);
  1012. }
  1013. }
  1014. /*
  1015. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  1016. */
  1017. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  1018. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  1019. {
  1020. void *hal_soc = soc->hal_soc;
  1021. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  1022. /* TODO: See if we should get align size from hal */
  1023. uint32_t ring_base_align = 8;
  1024. struct hal_srng_params ring_params;
  1025. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  1026. /* TODO: Currently hal layer takes care of endianness related settings.
  1027. * See if these settings need to passed from DP layer
  1028. */
  1029. ring_params.flags = 0;
  1030. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  1031. srng->hal_srng = NULL;
  1032. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  1033. srng->num_entries = num_entries;
  1034. if (!soc->dp_soc_reinit) {
  1035. srng->base_vaddr_unaligned =
  1036. qdf_mem_alloc_consistent(soc->osdev,
  1037. soc->osdev->dev,
  1038. srng->alloc_size,
  1039. &srng->base_paddr_unaligned);
  1040. }
  1041. if (!srng->base_vaddr_unaligned) {
  1042. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1043. FL("alloc failed - ring_type: %d, ring_num %d"),
  1044. ring_type, ring_num);
  1045. return QDF_STATUS_E_NOMEM;
  1046. }
  1047. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  1048. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  1049. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  1050. ((unsigned long)(ring_params.ring_base_vaddr) -
  1051. (unsigned long)srng->base_vaddr_unaligned);
  1052. ring_params.num_entries = num_entries;
  1053. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  1054. FL("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u"),
  1055. ring_type, ring_num, (void *)ring_params.ring_base_vaddr,
  1056. (void *)ring_params.ring_base_paddr, ring_params.num_entries);
  1057. if (soc->intr_mode == DP_INTR_MSI) {
  1058. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  1059. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1060. FL("Using MSI for ring_type: %d, ring_num %d"),
  1061. ring_type, ring_num);
  1062. } else {
  1063. ring_params.msi_data = 0;
  1064. ring_params.msi_addr = 0;
  1065. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1066. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  1067. ring_type, ring_num);
  1068. }
  1069. /*
  1070. * Setup interrupt timer and batch counter thresholds for
  1071. * interrupt mitigation based on ring type
  1072. */
  1073. if (ring_type == REO_DST) {
  1074. ring_params.intr_timer_thres_us =
  1075. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1076. ring_params.intr_batch_cntr_thres_entries =
  1077. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  1078. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  1079. ring_params.intr_timer_thres_us =
  1080. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  1081. ring_params.intr_batch_cntr_thres_entries =
  1082. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  1083. } else {
  1084. ring_params.intr_timer_thres_us =
  1085. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1086. ring_params.intr_batch_cntr_thres_entries =
  1087. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1088. }
  1089. /* Enable low threshold interrupts for rx buffer rings (regular and
  1090. * monitor buffer rings.
  1091. * TODO: See if this is required for any other ring
  1092. */
  1093. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  1094. (ring_type == RXDMA_MONITOR_STATUS)) {
  1095. /* TODO: Setting low threshold to 1/8th of ring size
  1096. * see if this needs to be configurable
  1097. */
  1098. ring_params.low_threshold = num_entries >> 3;
  1099. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1100. ring_params.intr_timer_thres_us =
  1101. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1102. ring_params.intr_batch_cntr_thres_entries = 0;
  1103. }
  1104. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  1105. mac_id, &ring_params);
  1106. if (!srng->hal_srng) {
  1107. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1108. srng->alloc_size,
  1109. srng->base_vaddr_unaligned,
  1110. srng->base_paddr_unaligned, 0);
  1111. }
  1112. return 0;
  1113. }
  1114. /*
  1115. * dp_srng_deinit() - Internal function to deinit SRNG rings used by data path
  1116. * @soc: DP SOC handle
  1117. * @srng: source ring structure
  1118. * @ring_type: type of ring
  1119. * @ring_num: ring number
  1120. *
  1121. * Return: None
  1122. */
  1123. static void dp_srng_deinit(struct dp_soc *soc, struct dp_srng *srng,
  1124. int ring_type, int ring_num)
  1125. {
  1126. if (!srng->hal_srng) {
  1127. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1128. FL("Ring type: %d, num:%d not setup"),
  1129. ring_type, ring_num);
  1130. return;
  1131. }
  1132. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1133. srng->hal_srng = NULL;
  1134. }
  1135. /**
  1136. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  1137. * Any buffers allocated and attached to ring entries are expected to be freed
  1138. * before calling this function.
  1139. */
  1140. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  1141. int ring_type, int ring_num)
  1142. {
  1143. if (!soc->dp_soc_reinit) {
  1144. if (!srng->hal_srng && (srng->alloc_size == 0)) {
  1145. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1146. FL("Ring type: %d, num:%d not setup"),
  1147. ring_type, ring_num);
  1148. return;
  1149. }
  1150. if (srng->hal_srng) {
  1151. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1152. srng->hal_srng = NULL;
  1153. }
  1154. }
  1155. if (srng->alloc_size) {
  1156. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1157. srng->alloc_size,
  1158. srng->base_vaddr_unaligned,
  1159. srng->base_paddr_unaligned, 0);
  1160. srng->alloc_size = 0;
  1161. }
  1162. }
  1163. /* TODO: Need this interface from HIF */
  1164. void *hif_get_hal_handle(void *hif_handle);
  1165. /*
  1166. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  1167. * @dp_ctx: DP SOC handle
  1168. * @budget: Number of frames/descriptors that can be processed in one shot
  1169. *
  1170. * Return: remaining budget/quota for the soc device
  1171. */
  1172. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  1173. {
  1174. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1175. struct dp_soc *soc = int_ctx->soc;
  1176. int ring = 0;
  1177. uint32_t work_done = 0;
  1178. int budget = dp_budget;
  1179. uint8_t tx_mask = int_ctx->tx_ring_mask;
  1180. uint8_t rx_mask = int_ctx->rx_ring_mask;
  1181. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  1182. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  1183. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  1184. uint32_t remaining_quota = dp_budget;
  1185. struct dp_pdev *pdev = NULL;
  1186. int mac_id;
  1187. /* Process Tx completion interrupts first to return back buffers */
  1188. while (tx_mask) {
  1189. if (tx_mask & 0x1) {
  1190. work_done = dp_tx_comp_handler(soc,
  1191. soc->tx_comp_ring[ring].hal_srng,
  1192. remaining_quota);
  1193. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1194. "tx mask 0x%x ring %d, budget %d, work_done %d",
  1195. tx_mask, ring, budget, work_done);
  1196. budget -= work_done;
  1197. if (budget <= 0)
  1198. goto budget_done;
  1199. remaining_quota = budget;
  1200. }
  1201. tx_mask = tx_mask >> 1;
  1202. ring++;
  1203. }
  1204. /* Process REO Exception ring interrupt */
  1205. if (rx_err_mask) {
  1206. work_done = dp_rx_err_process(soc,
  1207. soc->reo_exception_ring.hal_srng,
  1208. remaining_quota);
  1209. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1210. "REO Exception Ring: work_done %d budget %d",
  1211. work_done, budget);
  1212. budget -= work_done;
  1213. if (budget <= 0) {
  1214. goto budget_done;
  1215. }
  1216. remaining_quota = budget;
  1217. }
  1218. /* Process Rx WBM release ring interrupt */
  1219. if (rx_wbm_rel_mask) {
  1220. work_done = dp_rx_wbm_err_process(soc,
  1221. soc->rx_rel_ring.hal_srng, remaining_quota);
  1222. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1223. "WBM Release Ring: work_done %d budget %d",
  1224. work_done, budget);
  1225. budget -= work_done;
  1226. if (budget <= 0) {
  1227. goto budget_done;
  1228. }
  1229. remaining_quota = budget;
  1230. }
  1231. /* Process Rx interrupts */
  1232. if (rx_mask) {
  1233. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1234. if (rx_mask & (1 << ring)) {
  1235. work_done = dp_rx_process(int_ctx,
  1236. soc->reo_dest_ring[ring].hal_srng,
  1237. ring,
  1238. remaining_quota);
  1239. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1240. "rx mask 0x%x ring %d, work_done %d budget %d",
  1241. rx_mask, ring, work_done, budget);
  1242. budget -= work_done;
  1243. if (budget <= 0)
  1244. goto budget_done;
  1245. remaining_quota = budget;
  1246. }
  1247. }
  1248. }
  1249. if (reo_status_mask)
  1250. dp_reo_status_ring_handler(soc);
  1251. /* Process LMAC interrupts */
  1252. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1253. pdev = soc->pdev_list[ring];
  1254. if (pdev == NULL)
  1255. continue;
  1256. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1257. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1258. pdev->pdev_id);
  1259. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1260. work_done = dp_mon_process(soc, mac_for_pdev,
  1261. remaining_quota);
  1262. budget -= work_done;
  1263. if (budget <= 0)
  1264. goto budget_done;
  1265. remaining_quota = budget;
  1266. }
  1267. if (int_ctx->rxdma2host_ring_mask &
  1268. (1 << mac_for_pdev)) {
  1269. work_done = dp_rxdma_err_process(soc,
  1270. mac_for_pdev,
  1271. remaining_quota);
  1272. budget -= work_done;
  1273. if (budget <= 0)
  1274. goto budget_done;
  1275. remaining_quota = budget;
  1276. }
  1277. if (int_ctx->host2rxdma_ring_mask &
  1278. (1 << mac_for_pdev)) {
  1279. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1280. union dp_rx_desc_list_elem_t *tail = NULL;
  1281. struct dp_srng *rx_refill_buf_ring =
  1282. &pdev->rx_refill_buf_ring;
  1283. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1284. 1);
  1285. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1286. rx_refill_buf_ring,
  1287. &soc->rx_desc_buf[mac_for_pdev], 0,
  1288. &desc_list, &tail);
  1289. }
  1290. }
  1291. }
  1292. qdf_lro_flush(int_ctx->lro_ctx);
  1293. budget_done:
  1294. return dp_budget - budget;
  1295. }
  1296. /* dp_interrupt_timer()- timer poll for interrupts
  1297. *
  1298. * @arg: SoC Handle
  1299. *
  1300. * Return:
  1301. *
  1302. */
  1303. static void dp_interrupt_timer(void *arg)
  1304. {
  1305. struct dp_soc *soc = (struct dp_soc *) arg;
  1306. int i;
  1307. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1308. for (i = 0;
  1309. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1310. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1311. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1312. }
  1313. }
  1314. /*
  1315. * dp_soc_attach_poll() - Register handlers for DP interrupts
  1316. * @txrx_soc: DP SOC handle
  1317. *
  1318. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1319. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1320. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1321. *
  1322. * Return: 0 for success, nonzero for failure.
  1323. */
  1324. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1325. {
  1326. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1327. int i;
  1328. soc->intr_mode = DP_INTR_POLL;
  1329. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1330. soc->intr_ctx[i].dp_intr_id = i;
  1331. soc->intr_ctx[i].tx_ring_mask =
  1332. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1333. soc->intr_ctx[i].rx_ring_mask =
  1334. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1335. soc->intr_ctx[i].rx_mon_ring_mask =
  1336. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1337. soc->intr_ctx[i].rx_err_ring_mask =
  1338. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1339. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1340. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1341. soc->intr_ctx[i].reo_status_ring_mask =
  1342. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1343. soc->intr_ctx[i].rxdma2host_ring_mask =
  1344. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1345. soc->intr_ctx[i].soc = soc;
  1346. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1347. }
  1348. qdf_timer_init(soc->osdev, &soc->int_timer,
  1349. dp_interrupt_timer, (void *)soc,
  1350. QDF_TIMER_TYPE_WAKE_APPS);
  1351. return QDF_STATUS_SUCCESS;
  1352. }
  1353. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1354. #if defined(CONFIG_MCL)
  1355. /*
  1356. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1357. * @txrx_soc: DP SOC handle
  1358. *
  1359. * Call the appropriate attach function based on the mode of operation.
  1360. * This is a WAR for enabling monitor mode.
  1361. *
  1362. * Return: 0 for success. nonzero for failure.
  1363. */
  1364. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1365. {
  1366. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1367. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1368. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1369. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1370. "%s: Poll mode", __func__);
  1371. return dp_soc_attach_poll(txrx_soc);
  1372. } else {
  1373. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1374. "%s: Interrupt mode", __func__);
  1375. return dp_soc_interrupt_attach(txrx_soc);
  1376. }
  1377. }
  1378. #else
  1379. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1380. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1381. {
  1382. return dp_soc_attach_poll(txrx_soc);
  1383. }
  1384. #else
  1385. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1386. {
  1387. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1388. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1389. return dp_soc_attach_poll(txrx_soc);
  1390. else
  1391. return dp_soc_interrupt_attach(txrx_soc);
  1392. }
  1393. #endif
  1394. #endif
  1395. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1396. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1397. {
  1398. int j;
  1399. int num_irq = 0;
  1400. int tx_mask =
  1401. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1402. int rx_mask =
  1403. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1404. int rx_mon_mask =
  1405. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1406. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1407. soc->wlan_cfg_ctx, intr_ctx_num);
  1408. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1409. soc->wlan_cfg_ctx, intr_ctx_num);
  1410. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1411. soc->wlan_cfg_ctx, intr_ctx_num);
  1412. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1413. soc->wlan_cfg_ctx, intr_ctx_num);
  1414. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1415. soc->wlan_cfg_ctx, intr_ctx_num);
  1416. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  1417. soc->wlan_cfg_ctx, intr_ctx_num);
  1418. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1419. if (tx_mask & (1 << j)) {
  1420. irq_id_map[num_irq++] =
  1421. (wbm2host_tx_completions_ring1 - j);
  1422. }
  1423. if (rx_mask & (1 << j)) {
  1424. irq_id_map[num_irq++] =
  1425. (reo2host_destination_ring1 - j);
  1426. }
  1427. if (rxdma2host_ring_mask & (1 << j)) {
  1428. irq_id_map[num_irq++] =
  1429. rxdma2host_destination_ring_mac1 -
  1430. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1431. }
  1432. if (host2rxdma_ring_mask & (1 << j)) {
  1433. irq_id_map[num_irq++] =
  1434. host2rxdma_host_buf_ring_mac1 -
  1435. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1436. }
  1437. if (host2rxdma_mon_ring_mask & (1 << j)) {
  1438. irq_id_map[num_irq++] =
  1439. host2rxdma_monitor_ring1 -
  1440. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1441. }
  1442. if (rx_mon_mask & (1 << j)) {
  1443. irq_id_map[num_irq++] =
  1444. ppdu_end_interrupts_mac1 -
  1445. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1446. irq_id_map[num_irq++] =
  1447. rxdma2host_monitor_status_ring_mac1 -
  1448. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1449. }
  1450. if (rx_wbm_rel_ring_mask & (1 << j))
  1451. irq_id_map[num_irq++] = wbm2host_rx_release;
  1452. if (rx_err_ring_mask & (1 << j))
  1453. irq_id_map[num_irq++] = reo2host_exception;
  1454. if (reo_status_ring_mask & (1 << j))
  1455. irq_id_map[num_irq++] = reo2host_status;
  1456. }
  1457. *num_irq_r = num_irq;
  1458. }
  1459. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1460. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1461. int msi_vector_count, int msi_vector_start)
  1462. {
  1463. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1464. soc->wlan_cfg_ctx, intr_ctx_num);
  1465. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1466. soc->wlan_cfg_ctx, intr_ctx_num);
  1467. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1468. soc->wlan_cfg_ctx, intr_ctx_num);
  1469. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1470. soc->wlan_cfg_ctx, intr_ctx_num);
  1471. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1472. soc->wlan_cfg_ctx, intr_ctx_num);
  1473. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1474. soc->wlan_cfg_ctx, intr_ctx_num);
  1475. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1476. soc->wlan_cfg_ctx, intr_ctx_num);
  1477. unsigned int vector =
  1478. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1479. int num_irq = 0;
  1480. soc->intr_mode = DP_INTR_MSI;
  1481. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1482. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1483. irq_id_map[num_irq++] =
  1484. pld_get_msi_irq(soc->osdev->dev, vector);
  1485. *num_irq_r = num_irq;
  1486. }
  1487. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1488. int *irq_id_map, int *num_irq)
  1489. {
  1490. int msi_vector_count, ret;
  1491. uint32_t msi_base_data, msi_vector_start;
  1492. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1493. &msi_vector_count,
  1494. &msi_base_data,
  1495. &msi_vector_start);
  1496. if (ret)
  1497. return dp_soc_interrupt_map_calculate_integrated(soc,
  1498. intr_ctx_num, irq_id_map, num_irq);
  1499. else
  1500. dp_soc_interrupt_map_calculate_msi(soc,
  1501. intr_ctx_num, irq_id_map, num_irq,
  1502. msi_vector_count, msi_vector_start);
  1503. }
  1504. /*
  1505. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1506. * @txrx_soc: DP SOC handle
  1507. *
  1508. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1509. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1510. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1511. *
  1512. * Return: 0 for success. nonzero for failure.
  1513. */
  1514. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1515. {
  1516. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1517. int i = 0;
  1518. int num_irq = 0;
  1519. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1520. int ret = 0;
  1521. /* Map of IRQ ids registered with one interrupt context */
  1522. int irq_id_map[HIF_MAX_GRP_IRQ];
  1523. int tx_mask =
  1524. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1525. int rx_mask =
  1526. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1527. int rx_mon_mask =
  1528. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1529. int rx_err_ring_mask =
  1530. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1531. int rx_wbm_rel_ring_mask =
  1532. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1533. int reo_status_ring_mask =
  1534. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1535. int rxdma2host_ring_mask =
  1536. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1537. int host2rxdma_ring_mask =
  1538. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1539. int host2rxdma_mon_ring_mask =
  1540. wlan_cfg_get_host2rxdma_mon_ring_mask(
  1541. soc->wlan_cfg_ctx, i);
  1542. soc->intr_ctx[i].dp_intr_id = i;
  1543. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1544. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1545. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1546. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1547. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1548. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1549. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1550. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1551. soc->intr_ctx[i].host2rxdma_mon_ring_mask =
  1552. host2rxdma_mon_ring_mask;
  1553. soc->intr_ctx[i].soc = soc;
  1554. num_irq = 0;
  1555. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1556. &num_irq);
  1557. ret = hif_register_ext_group(soc->hif_handle,
  1558. num_irq, irq_id_map, dp_service_srngs,
  1559. &soc->intr_ctx[i], "dp_intr",
  1560. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1561. if (ret) {
  1562. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1563. FL("failed, ret = %d"), ret);
  1564. return QDF_STATUS_E_FAILURE;
  1565. }
  1566. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1567. }
  1568. hif_configure_ext_group_interrupts(soc->hif_handle);
  1569. return QDF_STATUS_SUCCESS;
  1570. }
  1571. /*
  1572. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1573. * @txrx_soc: DP SOC handle
  1574. *
  1575. * Return: void
  1576. */
  1577. static void dp_soc_interrupt_detach(void *txrx_soc)
  1578. {
  1579. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1580. int i;
  1581. if (soc->intr_mode == DP_INTR_POLL) {
  1582. qdf_timer_stop(&soc->int_timer);
  1583. qdf_timer_free(&soc->int_timer);
  1584. } else {
  1585. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1586. }
  1587. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1588. soc->intr_ctx[i].tx_ring_mask = 0;
  1589. soc->intr_ctx[i].rx_ring_mask = 0;
  1590. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1591. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1592. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1593. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1594. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1595. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1596. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  1597. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1598. }
  1599. }
  1600. #define AVG_MAX_MPDUS_PER_TID 128
  1601. #define AVG_TIDS_PER_CLIENT 2
  1602. #define AVG_FLOWS_PER_TID 2
  1603. #define AVG_MSDUS_PER_FLOW 128
  1604. #define AVG_MSDUS_PER_MPDU 4
  1605. /*
  1606. * Allocate and setup link descriptor pool that will be used by HW for
  1607. * various link and queue descriptors and managed by WBM
  1608. */
  1609. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1610. {
  1611. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1612. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1613. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1614. uint32_t num_mpdus_per_link_desc =
  1615. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1616. uint32_t num_msdus_per_link_desc =
  1617. hal_num_msdus_per_link_desc(soc->hal_soc);
  1618. uint32_t num_mpdu_links_per_queue_desc =
  1619. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1620. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1621. uint32_t total_link_descs, total_mem_size;
  1622. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1623. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1624. uint32_t num_link_desc_banks;
  1625. uint32_t last_bank_size = 0;
  1626. uint32_t entry_size, num_entries;
  1627. int i;
  1628. uint32_t desc_id = 0;
  1629. qdf_dma_addr_t *baseaddr = NULL;
  1630. /* Only Tx queue descriptors are allocated from common link descriptor
  1631. * pool Rx queue descriptors are not included in this because (REO queue
  1632. * extension descriptors) they are expected to be allocated contiguously
  1633. * with REO queue descriptors
  1634. */
  1635. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1636. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1637. num_mpdu_queue_descs = num_mpdu_link_descs /
  1638. num_mpdu_links_per_queue_desc;
  1639. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1640. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1641. num_msdus_per_link_desc;
  1642. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1643. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1644. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1645. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1646. /* Round up to power of 2 */
  1647. total_link_descs = 1;
  1648. while (total_link_descs < num_entries)
  1649. total_link_descs <<= 1;
  1650. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1651. FL("total_link_descs: %u, link_desc_size: %d"),
  1652. total_link_descs, link_desc_size);
  1653. total_mem_size = total_link_descs * link_desc_size;
  1654. total_mem_size += link_desc_align;
  1655. if (total_mem_size <= max_alloc_size) {
  1656. num_link_desc_banks = 0;
  1657. last_bank_size = total_mem_size;
  1658. } else {
  1659. num_link_desc_banks = (total_mem_size) /
  1660. (max_alloc_size - link_desc_align);
  1661. last_bank_size = total_mem_size %
  1662. (max_alloc_size - link_desc_align);
  1663. }
  1664. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1665. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1666. total_mem_size, num_link_desc_banks);
  1667. for (i = 0; i < num_link_desc_banks; i++) {
  1668. if (!soc->dp_soc_reinit) {
  1669. baseaddr = &soc->link_desc_banks[i].
  1670. base_paddr_unaligned;
  1671. soc->link_desc_banks[i].base_vaddr_unaligned =
  1672. qdf_mem_alloc_consistent(soc->osdev,
  1673. soc->osdev->dev,
  1674. max_alloc_size,
  1675. baseaddr);
  1676. }
  1677. soc->link_desc_banks[i].size = max_alloc_size;
  1678. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1679. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1680. ((unsigned long)(
  1681. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1682. link_desc_align));
  1683. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1684. soc->link_desc_banks[i].base_paddr_unaligned) +
  1685. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1686. (unsigned long)(
  1687. soc->link_desc_banks[i].base_vaddr_unaligned));
  1688. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1689. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1690. FL("Link descriptor memory alloc failed"));
  1691. goto fail;
  1692. }
  1693. }
  1694. if (last_bank_size) {
  1695. /* Allocate last bank in case total memory required is not exact
  1696. * multiple of max_alloc_size
  1697. */
  1698. if (!soc->dp_soc_reinit) {
  1699. baseaddr = &soc->link_desc_banks[i].
  1700. base_paddr_unaligned;
  1701. soc->link_desc_banks[i].base_vaddr_unaligned =
  1702. qdf_mem_alloc_consistent(soc->osdev,
  1703. soc->osdev->dev,
  1704. last_bank_size,
  1705. baseaddr);
  1706. }
  1707. soc->link_desc_banks[i].size = last_bank_size;
  1708. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1709. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1710. ((unsigned long)(
  1711. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1712. link_desc_align));
  1713. soc->link_desc_banks[i].base_paddr =
  1714. (unsigned long)(
  1715. soc->link_desc_banks[i].base_paddr_unaligned) +
  1716. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1717. (unsigned long)(
  1718. soc->link_desc_banks[i].base_vaddr_unaligned));
  1719. }
  1720. /* Allocate and setup link descriptor idle list for HW internal use */
  1721. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1722. total_mem_size = entry_size * total_link_descs;
  1723. if (total_mem_size <= max_alloc_size) {
  1724. void *desc;
  1725. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1726. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1727. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1728. FL("Link desc idle ring setup failed"));
  1729. goto fail;
  1730. }
  1731. hal_srng_access_start_unlocked(soc->hal_soc,
  1732. soc->wbm_idle_link_ring.hal_srng);
  1733. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1734. soc->link_desc_banks[i].base_paddr; i++) {
  1735. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1736. ((unsigned long)(
  1737. soc->link_desc_banks[i].base_vaddr) -
  1738. (unsigned long)(
  1739. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1740. / link_desc_size;
  1741. unsigned long paddr = (unsigned long)(
  1742. soc->link_desc_banks[i].base_paddr);
  1743. while (num_entries && (desc = hal_srng_src_get_next(
  1744. soc->hal_soc,
  1745. soc->wbm_idle_link_ring.hal_srng))) {
  1746. hal_set_link_desc_addr(desc,
  1747. LINK_DESC_COOKIE(desc_id, i), paddr);
  1748. num_entries--;
  1749. desc_id++;
  1750. paddr += link_desc_size;
  1751. }
  1752. }
  1753. hal_srng_access_end_unlocked(soc->hal_soc,
  1754. soc->wbm_idle_link_ring.hal_srng);
  1755. } else {
  1756. uint32_t num_scatter_bufs;
  1757. uint32_t num_entries_per_buf;
  1758. uint32_t rem_entries;
  1759. uint8_t *scatter_buf_ptr;
  1760. uint16_t scatter_buf_num;
  1761. uint32_t buf_size = 0;
  1762. soc->wbm_idle_scatter_buf_size =
  1763. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1764. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1765. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1766. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1767. soc->hal_soc, total_mem_size,
  1768. soc->wbm_idle_scatter_buf_size);
  1769. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1770. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1771. FL("scatter bufs size out of bounds"));
  1772. goto fail;
  1773. }
  1774. for (i = 0; i < num_scatter_bufs; i++) {
  1775. baseaddr = &soc->wbm_idle_scatter_buf_base_paddr[i];
  1776. if (!soc->dp_soc_reinit) {
  1777. buf_size = soc->wbm_idle_scatter_buf_size;
  1778. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1779. qdf_mem_alloc_consistent(soc->osdev,
  1780. soc->osdev->
  1781. dev,
  1782. buf_size,
  1783. baseaddr);
  1784. }
  1785. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1786. QDF_TRACE(QDF_MODULE_ID_DP,
  1787. QDF_TRACE_LEVEL_ERROR,
  1788. FL("Scatter lst memory alloc fail"));
  1789. goto fail;
  1790. }
  1791. }
  1792. /* Populate idle list scatter buffers with link descriptor
  1793. * pointers
  1794. */
  1795. scatter_buf_num = 0;
  1796. scatter_buf_ptr = (uint8_t *)(
  1797. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1798. rem_entries = num_entries_per_buf;
  1799. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1800. soc->link_desc_banks[i].base_paddr; i++) {
  1801. uint32_t num_link_descs =
  1802. (soc->link_desc_banks[i].size -
  1803. ((unsigned long)(
  1804. soc->link_desc_banks[i].base_vaddr) -
  1805. (unsigned long)(
  1806. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1807. / link_desc_size;
  1808. unsigned long paddr = (unsigned long)(
  1809. soc->link_desc_banks[i].base_paddr);
  1810. while (num_link_descs) {
  1811. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1812. LINK_DESC_COOKIE(desc_id, i), paddr);
  1813. num_link_descs--;
  1814. desc_id++;
  1815. paddr += link_desc_size;
  1816. rem_entries--;
  1817. if (rem_entries) {
  1818. scatter_buf_ptr += entry_size;
  1819. } else {
  1820. rem_entries = num_entries_per_buf;
  1821. scatter_buf_num++;
  1822. if (scatter_buf_num >= num_scatter_bufs)
  1823. break;
  1824. scatter_buf_ptr = (uint8_t *)(
  1825. soc->wbm_idle_scatter_buf_base_vaddr[
  1826. scatter_buf_num]);
  1827. }
  1828. }
  1829. }
  1830. /* Setup link descriptor idle list in HW */
  1831. hal_setup_link_idle_list(soc->hal_soc,
  1832. soc->wbm_idle_scatter_buf_base_paddr,
  1833. soc->wbm_idle_scatter_buf_base_vaddr,
  1834. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1835. (uint32_t)(scatter_buf_ptr -
  1836. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1837. scatter_buf_num-1])), total_link_descs);
  1838. }
  1839. return 0;
  1840. fail:
  1841. if (soc->wbm_idle_link_ring.hal_srng) {
  1842. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1843. WBM_IDLE_LINK, 0);
  1844. }
  1845. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1846. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1847. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1848. soc->wbm_idle_scatter_buf_size,
  1849. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1850. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1851. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1852. }
  1853. }
  1854. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1855. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1856. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1857. soc->link_desc_banks[i].size,
  1858. soc->link_desc_banks[i].base_vaddr_unaligned,
  1859. soc->link_desc_banks[i].base_paddr_unaligned,
  1860. 0);
  1861. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1862. }
  1863. }
  1864. return QDF_STATUS_E_FAILURE;
  1865. }
  1866. /*
  1867. * Free link descriptor pool that was setup HW
  1868. */
  1869. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1870. {
  1871. int i;
  1872. if (soc->wbm_idle_link_ring.hal_srng) {
  1873. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1874. WBM_IDLE_LINK, 0);
  1875. }
  1876. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1877. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1878. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1879. soc->wbm_idle_scatter_buf_size,
  1880. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1881. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1882. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1883. }
  1884. }
  1885. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1886. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1887. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1888. soc->link_desc_banks[i].size,
  1889. soc->link_desc_banks[i].base_vaddr_unaligned,
  1890. soc->link_desc_banks[i].base_paddr_unaligned,
  1891. 0);
  1892. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1893. }
  1894. }
  1895. }
  1896. #ifdef IPA_OFFLOAD
  1897. #define REO_DST_RING_SIZE_QCA6290 1023
  1898. #ifndef QCA_WIFI_QCA8074_VP
  1899. #define REO_DST_RING_SIZE_QCA8074 1023
  1900. #else
  1901. #define REO_DST_RING_SIZE_QCA8074 8
  1902. #endif /* QCA_WIFI_QCA8074_VP */
  1903. #else
  1904. #define REO_DST_RING_SIZE_QCA6290 1024
  1905. #ifndef QCA_WIFI_QCA8074_VP
  1906. #define REO_DST_RING_SIZE_QCA8074 2048
  1907. #else
  1908. #define REO_DST_RING_SIZE_QCA8074 8
  1909. #endif /* QCA_WIFI_QCA8074_VP */
  1910. #endif /* IPA_OFFLOAD */
  1911. /*
  1912. * dp_ast_aging_timer_fn() - Timer callback function for WDS aging
  1913. * @soc: Datapath SOC handle
  1914. *
  1915. * This is a timer function used to age out stale AST nodes from
  1916. * AST table
  1917. */
  1918. #ifdef FEATURE_WDS
  1919. static void dp_ast_aging_timer_fn(void *soc_hdl)
  1920. {
  1921. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1922. struct dp_pdev *pdev;
  1923. struct dp_vdev *vdev;
  1924. struct dp_peer *peer;
  1925. struct dp_ast_entry *ase, *temp_ase;
  1926. int i;
  1927. bool check_wds_ase = false;
  1928. if (soc->wds_ast_aging_timer_cnt++ >= DP_WDS_AST_AGING_TIMER_CNT) {
  1929. soc->wds_ast_aging_timer_cnt = 0;
  1930. check_wds_ase = true;
  1931. }
  1932. /* Peer list access lock */
  1933. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1934. /* AST list access lock */
  1935. qdf_spin_lock_bh(&soc->ast_lock);
  1936. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1937. pdev = soc->pdev_list[i];
  1938. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1939. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1940. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1941. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1942. /*
  1943. * Do not expire static ast entries
  1944. * and HM WDS entries
  1945. */
  1946. if (ase->type !=
  1947. CDP_TXRX_AST_TYPE_WDS &&
  1948. ase->type !=
  1949. CDP_TXRX_AST_TYPE_MEC &&
  1950. ase->type !=
  1951. CDP_TXRX_AST_TYPE_DA)
  1952. continue;
  1953. /* Expire MEC entry every n sec.
  1954. * This needs to be expired in
  1955. * case if STA backbone is made as
  1956. * AP backbone, In this case it needs
  1957. * to be re-added as a WDS entry.
  1958. */
  1959. if (ase->is_active && ase->type ==
  1960. CDP_TXRX_AST_TYPE_MEC) {
  1961. ase->is_active = FALSE;
  1962. continue;
  1963. } else if (ase->is_active &&
  1964. check_wds_ase) {
  1965. ase->is_active = FALSE;
  1966. continue;
  1967. }
  1968. if (ase->type ==
  1969. CDP_TXRX_AST_TYPE_MEC) {
  1970. DP_STATS_INC(soc,
  1971. ast.aged_out, 1);
  1972. dp_peer_del_ast(soc, ase);
  1973. } else if (check_wds_ase) {
  1974. DP_STATS_INC(soc,
  1975. ast.aged_out, 1);
  1976. dp_peer_del_ast(soc, ase);
  1977. }
  1978. }
  1979. }
  1980. }
  1981. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1982. }
  1983. qdf_spin_unlock_bh(&soc->ast_lock);
  1984. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1985. if (qdf_atomic_read(&soc->cmn_init_done))
  1986. qdf_timer_mod(&soc->ast_aging_timer,
  1987. DP_AST_AGING_TIMER_DEFAULT_MS);
  1988. }
  1989. /*
  1990. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1991. * @soc: Datapath SOC handle
  1992. *
  1993. * Return: None
  1994. */
  1995. static void dp_soc_wds_attach(struct dp_soc *soc)
  1996. {
  1997. soc->wds_ast_aging_timer_cnt = 0;
  1998. qdf_timer_init(soc->osdev, &soc->ast_aging_timer,
  1999. dp_ast_aging_timer_fn, (void *)soc,
  2000. QDF_TIMER_TYPE_WAKE_APPS);
  2001. qdf_timer_mod(&soc->ast_aging_timer, DP_AST_AGING_TIMER_DEFAULT_MS);
  2002. }
  2003. /*
  2004. * dp_soc_wds_detach() - Detach WDS data structures and timers
  2005. * @txrx_soc: DP SOC handle
  2006. *
  2007. * Return: None
  2008. */
  2009. static void dp_soc_wds_detach(struct dp_soc *soc)
  2010. {
  2011. qdf_timer_stop(&soc->ast_aging_timer);
  2012. qdf_timer_free(&soc->ast_aging_timer);
  2013. }
  2014. #else
  2015. static void dp_soc_wds_attach(struct dp_soc *soc)
  2016. {
  2017. }
  2018. static void dp_soc_wds_detach(struct dp_soc *soc)
  2019. {
  2020. }
  2021. #endif
  2022. /*
  2023. * dp_soc_reset_ring_map() - Reset cpu ring map
  2024. * @soc: Datapath soc handler
  2025. *
  2026. * This api resets the default cpu ring map
  2027. */
  2028. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  2029. {
  2030. uint8_t i;
  2031. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2032. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  2033. switch (nss_config) {
  2034. case dp_nss_cfg_first_radio:
  2035. /*
  2036. * Setting Tx ring map for one nss offloaded radio
  2037. */
  2038. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  2039. break;
  2040. case dp_nss_cfg_second_radio:
  2041. /*
  2042. * Setting Tx ring for two nss offloaded radios
  2043. */
  2044. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  2045. break;
  2046. case dp_nss_cfg_dbdc:
  2047. /*
  2048. * Setting Tx ring map for 2 nss offloaded radios
  2049. */
  2050. soc->tx_ring_map[i] =
  2051. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  2052. break;
  2053. case dp_nss_cfg_dbtc:
  2054. /*
  2055. * Setting Tx ring map for 3 nss offloaded radios
  2056. */
  2057. soc->tx_ring_map[i] =
  2058. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  2059. break;
  2060. default:
  2061. dp_err("tx_ring_map failed due to invalid nss cfg");
  2062. break;
  2063. }
  2064. }
  2065. }
  2066. /*
  2067. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  2068. * @dp_soc - DP soc handle
  2069. * @ring_type - ring type
  2070. * @ring_num - ring_num
  2071. *
  2072. * return 0 or 1
  2073. */
  2074. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  2075. {
  2076. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2077. uint8_t status = 0;
  2078. switch (ring_type) {
  2079. case WBM2SW_RELEASE:
  2080. case REO_DST:
  2081. case RXDMA_BUF:
  2082. status = ((nss_config) & (1 << ring_num));
  2083. break;
  2084. default:
  2085. break;
  2086. }
  2087. return status;
  2088. }
  2089. /*
  2090. * dp_soc_reset_intr_mask() - reset interrupt mask
  2091. * @dp_soc - DP Soc handle
  2092. *
  2093. * Return: Return void
  2094. */
  2095. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  2096. {
  2097. uint8_t j;
  2098. int *grp_mask = NULL;
  2099. int group_number, mask, num_ring;
  2100. /* number of tx ring */
  2101. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  2102. /*
  2103. * group mask for tx completion ring.
  2104. */
  2105. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  2106. /* loop and reset the mask for only offloaded ring */
  2107. for (j = 0; j < num_ring; j++) {
  2108. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  2109. continue;
  2110. }
  2111. /*
  2112. * Group number corresponding to tx offloaded ring.
  2113. */
  2114. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2115. if (group_number < 0) {
  2116. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2117. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2118. WBM2SW_RELEASE, j);
  2119. return;
  2120. }
  2121. /* reset the tx mask for offloaded ring */
  2122. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2123. mask &= (~(1 << j));
  2124. /*
  2125. * reset the interrupt mask for offloaded ring.
  2126. */
  2127. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2128. }
  2129. /* number of rx rings */
  2130. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2131. /*
  2132. * group mask for reo destination ring.
  2133. */
  2134. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  2135. /* loop and reset the mask for only offloaded ring */
  2136. for (j = 0; j < num_ring; j++) {
  2137. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  2138. continue;
  2139. }
  2140. /*
  2141. * Group number corresponding to rx offloaded ring.
  2142. */
  2143. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2144. if (group_number < 0) {
  2145. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2146. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2147. REO_DST, j);
  2148. return;
  2149. }
  2150. /* set the interrupt mask for offloaded ring */
  2151. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2152. mask &= (~(1 << j));
  2153. /*
  2154. * set the interrupt mask to zero for rx offloaded radio.
  2155. */
  2156. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2157. }
  2158. /*
  2159. * group mask for Rx buffer refill ring
  2160. */
  2161. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  2162. /* loop and reset the mask for only offloaded ring */
  2163. for (j = 0; j < MAX_PDEV_CNT; j++) {
  2164. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  2165. continue;
  2166. }
  2167. /*
  2168. * Group number corresponding to rx offloaded ring.
  2169. */
  2170. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2171. if (group_number < 0) {
  2172. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2173. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2174. REO_DST, j);
  2175. return;
  2176. }
  2177. /* set the interrupt mask for offloaded ring */
  2178. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2179. group_number);
  2180. mask &= (~(1 << j));
  2181. /*
  2182. * set the interrupt mask to zero for rx offloaded radio.
  2183. */
  2184. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2185. group_number, mask);
  2186. }
  2187. }
  2188. #ifdef IPA_OFFLOAD
  2189. /**
  2190. * dp_reo_remap_config() - configure reo remap register value based
  2191. * nss configuration.
  2192. * based on offload_radio value below remap configuration
  2193. * get applied.
  2194. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  2195. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  2196. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  2197. * 3 - both Radios handled by NSS (remap not required)
  2198. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  2199. *
  2200. * @remap1: output parameter indicates reo remap 1 register value
  2201. * @remap2: output parameter indicates reo remap 2 register value
  2202. * Return: bool type, true if remap is configured else false.
  2203. */
  2204. static bool dp_reo_remap_config(struct dp_soc *soc,
  2205. uint32_t *remap1,
  2206. uint32_t *remap2)
  2207. {
  2208. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  2209. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  2210. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  2211. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  2212. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  2213. return true;
  2214. }
  2215. #else
  2216. static bool dp_reo_remap_config(struct dp_soc *soc,
  2217. uint32_t *remap1,
  2218. uint32_t *remap2)
  2219. {
  2220. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2221. switch (offload_radio) {
  2222. case dp_nss_cfg_default:
  2223. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2224. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2225. (0x3 << 18) | (0x4 << 21)) << 8;
  2226. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2227. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2228. (0x3 << 18) | (0x4 << 21)) << 8;
  2229. break;
  2230. case dp_nss_cfg_first_radio:
  2231. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  2232. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  2233. (0x2 << 18) | (0x3 << 21)) << 8;
  2234. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  2235. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  2236. (0x4 << 18) | (0x2 << 21)) << 8;
  2237. break;
  2238. case dp_nss_cfg_second_radio:
  2239. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  2240. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  2241. (0x1 << 18) | (0x3 << 21)) << 8;
  2242. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  2243. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  2244. (0x4 << 18) | (0x1 << 21)) << 8;
  2245. break;
  2246. case dp_nss_cfg_dbdc:
  2247. case dp_nss_cfg_dbtc:
  2248. /* return false if both or all are offloaded to NSS */
  2249. return false;
  2250. }
  2251. dp_debug("remap1 %x remap2 %x offload_radio %u",
  2252. *remap1, *remap2, offload_radio);
  2253. return true;
  2254. }
  2255. #endif
  2256. /*
  2257. * dp_reo_frag_dst_set() - configure reo register to set the
  2258. * fragment destination ring
  2259. * @soc : Datapath soc
  2260. * @frag_dst_ring : output parameter to set fragment destination ring
  2261. *
  2262. * Based on offload_radio below fragment destination rings is selected
  2263. * 0 - TCL
  2264. * 1 - SW1
  2265. * 2 - SW2
  2266. * 3 - SW3
  2267. * 4 - SW4
  2268. * 5 - Release
  2269. * 6 - FW
  2270. * 7 - alternate select
  2271. *
  2272. * return: void
  2273. */
  2274. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  2275. {
  2276. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2277. switch (offload_radio) {
  2278. case dp_nss_cfg_default:
  2279. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  2280. break;
  2281. case dp_nss_cfg_dbdc:
  2282. case dp_nss_cfg_dbtc:
  2283. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  2284. break;
  2285. default:
  2286. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2287. FL("dp_reo_frag_dst_set invalid offload radio config"));
  2288. break;
  2289. }
  2290. }
  2291. /*
  2292. * dp_soc_cmn_setup() - Common SoC level initializion
  2293. * @soc: Datapath SOC handle
  2294. *
  2295. * This is an internal function used to setup common SOC data structures,
  2296. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2297. */
  2298. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2299. {
  2300. int i;
  2301. struct hal_reo_params reo_params;
  2302. int tx_ring_size;
  2303. int tx_comp_ring_size;
  2304. int reo_dst_ring_size;
  2305. uint32_t entries;
  2306. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2307. if (qdf_atomic_read(&soc->cmn_init_done))
  2308. return 0;
  2309. if (dp_hw_link_desc_pool_setup(soc))
  2310. goto fail1;
  2311. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2312. /* Setup SRNG rings */
  2313. /* Common rings */
  2314. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2315. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  2316. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2317. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2318. goto fail1;
  2319. }
  2320. soc->num_tcl_data_rings = 0;
  2321. /* Tx data rings */
  2322. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2323. soc->num_tcl_data_rings =
  2324. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2325. tx_comp_ring_size =
  2326. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2327. tx_ring_size =
  2328. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2329. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2330. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2331. TCL_DATA, i, 0, tx_ring_size)) {
  2332. QDF_TRACE(QDF_MODULE_ID_DP,
  2333. QDF_TRACE_LEVEL_ERROR,
  2334. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2335. goto fail1;
  2336. }
  2337. /*
  2338. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2339. * count
  2340. */
  2341. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2342. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2343. QDF_TRACE(QDF_MODULE_ID_DP,
  2344. QDF_TRACE_LEVEL_ERROR,
  2345. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2346. goto fail1;
  2347. }
  2348. }
  2349. } else {
  2350. /* This will be incremented during per pdev ring setup */
  2351. soc->num_tcl_data_rings = 0;
  2352. }
  2353. if (dp_tx_soc_attach(soc)) {
  2354. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2355. FL("dp_tx_soc_attach failed"));
  2356. goto fail1;
  2357. }
  2358. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2359. /* TCL command and status rings */
  2360. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2361. entries)) {
  2362. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2363. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2364. goto fail1;
  2365. }
  2366. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2367. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2368. entries)) {
  2369. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2370. FL("dp_srng_setup failed for tcl_status_ring"));
  2371. goto fail1;
  2372. }
  2373. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2374. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2375. * descriptors
  2376. */
  2377. /* Rx data rings */
  2378. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2379. soc->num_reo_dest_rings =
  2380. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2381. QDF_TRACE(QDF_MODULE_ID_DP,
  2382. QDF_TRACE_LEVEL_INFO,
  2383. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2384. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2385. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2386. i, 0, reo_dst_ring_size)) {
  2387. QDF_TRACE(QDF_MODULE_ID_DP,
  2388. QDF_TRACE_LEVEL_ERROR,
  2389. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2390. goto fail1;
  2391. }
  2392. }
  2393. } else {
  2394. /* This will be incremented during per pdev ring setup */
  2395. soc->num_reo_dest_rings = 0;
  2396. }
  2397. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2398. /* LMAC RxDMA to SW Rings configuration */
  2399. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2400. /* Only valid for MCL */
  2401. struct dp_pdev *pdev = soc->pdev_list[0];
  2402. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2403. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2404. RXDMA_DST, 0, i,
  2405. entries)) {
  2406. QDF_TRACE(QDF_MODULE_ID_DP,
  2407. QDF_TRACE_LEVEL_ERROR,
  2408. FL(RNG_ERR "rxdma_err_dst_ring"));
  2409. goto fail1;
  2410. }
  2411. }
  2412. }
  2413. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2414. /* REO reinjection ring */
  2415. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2416. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2417. entries)) {
  2418. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2419. FL("dp_srng_setup failed for reo_reinject_ring"));
  2420. goto fail1;
  2421. }
  2422. /* Rx release ring */
  2423. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2424. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2425. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2426. FL("dp_srng_setup failed for rx_rel_ring"));
  2427. goto fail1;
  2428. }
  2429. /* Rx exception ring */
  2430. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2431. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2432. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2433. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2434. FL("dp_srng_setup failed for reo_exception_ring"));
  2435. goto fail1;
  2436. }
  2437. /* REO command and status rings */
  2438. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2439. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2440. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2441. FL("dp_srng_setup failed for reo_cmd_ring"));
  2442. goto fail1;
  2443. }
  2444. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2445. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2446. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2447. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2448. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2449. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2450. FL("dp_srng_setup failed for reo_status_ring"));
  2451. goto fail1;
  2452. }
  2453. /* Reset the cpu ring map if radio is NSS offloaded */
  2454. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2455. dp_soc_reset_cpu_ring_map(soc);
  2456. dp_soc_reset_intr_mask(soc);
  2457. }
  2458. /* Setup HW REO */
  2459. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2460. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2461. /*
  2462. * Reo ring remap is not required if both radios
  2463. * are offloaded to NSS
  2464. */
  2465. if (!dp_reo_remap_config(soc,
  2466. &reo_params.remap1,
  2467. &reo_params.remap2))
  2468. goto out;
  2469. reo_params.rx_hash_enabled = true;
  2470. }
  2471. /* setup the global rx defrag waitlist */
  2472. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2473. soc->rx.defrag.timeout_ms =
  2474. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2475. soc->rx.defrag.next_flush_ms = 0;
  2476. soc->rx.flags.defrag_timeout_check =
  2477. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2478. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2479. out:
  2480. /*
  2481. * set the fragment destination ring
  2482. */
  2483. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2484. hal_reo_setup(soc->hal_soc, &reo_params);
  2485. qdf_atomic_set(&soc->cmn_init_done, 1);
  2486. dp_soc_wds_attach(soc);
  2487. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2488. return 0;
  2489. fail1:
  2490. /*
  2491. * Cleanup will be done as part of soc_detach, which will
  2492. * be called on pdev attach failure
  2493. */
  2494. return QDF_STATUS_E_FAILURE;
  2495. }
  2496. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2497. static QDF_STATUS dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2498. {
  2499. struct cdp_lro_hash_config lro_hash;
  2500. QDF_STATUS status;
  2501. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2502. !wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx) &&
  2503. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2504. dp_err("LRO, GRO and RX hash disabled");
  2505. return QDF_STATUS_E_FAILURE;
  2506. }
  2507. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2508. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) ||
  2509. wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx)) {
  2510. lro_hash.lro_enable = 1;
  2511. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2512. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2513. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2514. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2515. }
  2516. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2517. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2518. LRO_IPV4_SEED_ARR_SZ));
  2519. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2520. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2521. LRO_IPV6_SEED_ARR_SZ));
  2522. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2523. if (!soc->cdp_soc.ol_ops->lro_hash_config) {
  2524. QDF_BUG(0);
  2525. dp_err("lro_hash_config not configured");
  2526. return QDF_STATUS_E_FAILURE;
  2527. }
  2528. status = soc->cdp_soc.ol_ops->lro_hash_config(pdev->ctrl_pdev,
  2529. &lro_hash);
  2530. if (!QDF_IS_STATUS_SUCCESS(status)) {
  2531. dp_err("failed to send lro_hash_config to FW %u", status);
  2532. return status;
  2533. }
  2534. dp_info("LRO CMD config: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2535. lro_hash.lro_enable, lro_hash.tcp_flag,
  2536. lro_hash.tcp_flag_mask);
  2537. dp_info("toeplitz_hash_ipv4:");
  2538. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2539. (void *)lro_hash.toeplitz_hash_ipv4,
  2540. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2541. LRO_IPV4_SEED_ARR_SZ));
  2542. dp_info("toeplitz_hash_ipv6:");
  2543. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2544. (void *)lro_hash.toeplitz_hash_ipv6,
  2545. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2546. LRO_IPV6_SEED_ARR_SZ));
  2547. return status;
  2548. }
  2549. /*
  2550. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2551. * @soc: data path SoC handle
  2552. * @pdev: Physical device handle
  2553. *
  2554. * Return: 0 - success, > 0 - failure
  2555. */
  2556. #ifdef QCA_HOST2FW_RXBUF_RING
  2557. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2558. struct dp_pdev *pdev)
  2559. {
  2560. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2561. int max_mac_rings;
  2562. int i;
  2563. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2564. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2565. for (i = 0; i < max_mac_rings; i++) {
  2566. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2567. "%s: pdev_id %d mac_id %d",
  2568. __func__, pdev->pdev_id, i);
  2569. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2570. RXDMA_BUF, 1, i,
  2571. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2572. QDF_TRACE(QDF_MODULE_ID_DP,
  2573. QDF_TRACE_LEVEL_ERROR,
  2574. FL("failed rx mac ring setup"));
  2575. return QDF_STATUS_E_FAILURE;
  2576. }
  2577. }
  2578. return QDF_STATUS_SUCCESS;
  2579. }
  2580. #else
  2581. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2582. struct dp_pdev *pdev)
  2583. {
  2584. return QDF_STATUS_SUCCESS;
  2585. }
  2586. #endif
  2587. /**
  2588. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2589. * @pdev - DP_PDEV handle
  2590. *
  2591. * Return: void
  2592. */
  2593. static inline void
  2594. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2595. {
  2596. uint8_t map_id;
  2597. struct dp_soc *soc = pdev->soc;
  2598. if (!soc)
  2599. return;
  2600. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2601. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2602. default_dscp_tid_map,
  2603. sizeof(default_dscp_tid_map));
  2604. }
  2605. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2606. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2607. default_dscp_tid_map,
  2608. map_id);
  2609. }
  2610. }
  2611. #ifdef IPA_OFFLOAD
  2612. /**
  2613. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2614. * @soc: data path instance
  2615. * @pdev: core txrx pdev context
  2616. *
  2617. * Return: QDF_STATUS_SUCCESS: success
  2618. * QDF_STATUS_E_RESOURCES: Error return
  2619. */
  2620. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2621. struct dp_pdev *pdev)
  2622. {
  2623. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2624. int entries;
  2625. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2626. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2627. /* Setup second Rx refill buffer ring */
  2628. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2629. IPA_RX_REFILL_BUF_RING_IDX,
  2630. pdev->pdev_id,
  2631. entries)) {
  2632. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2633. FL("dp_srng_setup failed second rx refill ring"));
  2634. return QDF_STATUS_E_FAILURE;
  2635. }
  2636. return QDF_STATUS_SUCCESS;
  2637. }
  2638. /**
  2639. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2640. * @soc: data path instance
  2641. * @pdev: core txrx pdev context
  2642. *
  2643. * Return: void
  2644. */
  2645. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2646. struct dp_pdev *pdev)
  2647. {
  2648. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2649. IPA_RX_REFILL_BUF_RING_IDX);
  2650. }
  2651. #else
  2652. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2653. struct dp_pdev *pdev)
  2654. {
  2655. return QDF_STATUS_SUCCESS;
  2656. }
  2657. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2658. struct dp_pdev *pdev)
  2659. {
  2660. }
  2661. #endif
  2662. #if !defined(DISABLE_MON_CONFIG)
  2663. /**
  2664. * dp_mon_rings_setup() - Initialize Monitor rings based on target
  2665. * @soc: soc handle
  2666. * @pdev: physical device handle
  2667. *
  2668. * Return: nonzero on failure and zero on success
  2669. */
  2670. static
  2671. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2672. {
  2673. int mac_id = 0;
  2674. int pdev_id = pdev->pdev_id;
  2675. int entries;
  2676. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2677. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2678. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2679. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2680. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2681. entries =
  2682. wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2683. if (dp_srng_setup(soc,
  2684. &pdev->rxdma_mon_buf_ring[mac_id],
  2685. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2686. entries)) {
  2687. QDF_TRACE(QDF_MODULE_ID_DP,
  2688. QDF_TRACE_LEVEL_ERROR,
  2689. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2690. return QDF_STATUS_E_NOMEM;
  2691. }
  2692. entries =
  2693. wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2694. if (dp_srng_setup(soc,
  2695. &pdev->rxdma_mon_dst_ring[mac_id],
  2696. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2697. entries)) {
  2698. QDF_TRACE(QDF_MODULE_ID_DP,
  2699. QDF_TRACE_LEVEL_ERROR,
  2700. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2701. return QDF_STATUS_E_NOMEM;
  2702. }
  2703. entries =
  2704. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2705. if (dp_srng_setup(soc,
  2706. &pdev->rxdma_mon_status_ring[mac_id],
  2707. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2708. entries)) {
  2709. QDF_TRACE(QDF_MODULE_ID_DP,
  2710. QDF_TRACE_LEVEL_ERROR,
  2711. FL(RNG_ERR "rxdma_mon_status_ring"));
  2712. return QDF_STATUS_E_NOMEM;
  2713. }
  2714. entries =
  2715. wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2716. if (dp_srng_setup(soc,
  2717. &pdev->rxdma_mon_desc_ring[mac_id],
  2718. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2719. entries)) {
  2720. QDF_TRACE(QDF_MODULE_ID_DP,
  2721. QDF_TRACE_LEVEL_ERROR,
  2722. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2723. return QDF_STATUS_E_NOMEM;
  2724. }
  2725. } else {
  2726. entries =
  2727. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2728. if (dp_srng_setup(soc,
  2729. &pdev->rxdma_mon_status_ring[mac_id],
  2730. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2731. entries)) {
  2732. QDF_TRACE(QDF_MODULE_ID_DP,
  2733. QDF_TRACE_LEVEL_ERROR,
  2734. FL(RNG_ERR "rxdma_mon_status_ring"));
  2735. return QDF_STATUS_E_NOMEM;
  2736. }
  2737. }
  2738. }
  2739. return QDF_STATUS_SUCCESS;
  2740. }
  2741. #else
  2742. static
  2743. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2744. {
  2745. return QDF_STATUS_SUCCESS;
  2746. }
  2747. #endif
  2748. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2749. * @pdev_hdl: pdev handle
  2750. */
  2751. #ifdef ATH_SUPPORT_EXT_STAT
  2752. void dp_iterate_update_peer_list(void *pdev_hdl)
  2753. {
  2754. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2755. struct dp_soc *soc = pdev->soc;
  2756. struct dp_vdev *vdev = NULL;
  2757. struct dp_peer *peer = NULL;
  2758. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2759. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2760. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2761. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2762. dp_cal_client_update_peer_stats(&peer->stats);
  2763. }
  2764. }
  2765. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2766. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2767. }
  2768. #else
  2769. void dp_iterate_update_peer_list(void *pdev_hdl)
  2770. {
  2771. }
  2772. #endif
  2773. /*
  2774. * dp_pdev_attach_wifi3() - attach txrx pdev
  2775. * @ctrl_pdev: Opaque PDEV object
  2776. * @txrx_soc: Datapath SOC handle
  2777. * @htc_handle: HTC handle for host-target interface
  2778. * @qdf_osdev: QDF OS device
  2779. * @pdev_id: PDEV ID
  2780. *
  2781. * Return: DP PDEV handle on success, NULL on failure
  2782. */
  2783. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2784. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2785. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2786. {
  2787. int tx_ring_size;
  2788. int tx_comp_ring_size;
  2789. int reo_dst_ring_size;
  2790. int entries;
  2791. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2792. int nss_cfg;
  2793. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2794. struct dp_pdev *pdev = NULL;
  2795. if (soc->dp_soc_reinit)
  2796. pdev = soc->pdev_list[pdev_id];
  2797. else
  2798. pdev = qdf_mem_malloc(sizeof(*pdev));
  2799. if (!pdev) {
  2800. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2801. FL("DP PDEV memory allocation failed"));
  2802. goto fail0;
  2803. }
  2804. /*
  2805. * Variable to prevent double pdev deinitialization during
  2806. * radio detach execution .i.e. in the absence of any vdev.
  2807. */
  2808. pdev->pdev_deinit = 0;
  2809. pdev->invalid_peer = qdf_mem_malloc(sizeof(struct dp_peer));
  2810. if (!pdev->invalid_peer) {
  2811. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2812. FL("Invalid peer memory allocation failed"));
  2813. qdf_mem_free(pdev);
  2814. goto fail0;
  2815. }
  2816. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2817. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2818. if (!pdev->wlan_cfg_ctx) {
  2819. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2820. FL("pdev cfg_attach failed"));
  2821. qdf_mem_free(pdev->invalid_peer);
  2822. qdf_mem_free(pdev);
  2823. goto fail0;
  2824. }
  2825. /*
  2826. * set nss pdev config based on soc config
  2827. */
  2828. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2829. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2830. (nss_cfg & (1 << pdev_id)));
  2831. pdev->soc = soc;
  2832. pdev->ctrl_pdev = ctrl_pdev;
  2833. pdev->pdev_id = pdev_id;
  2834. soc->pdev_list[pdev_id] = pdev;
  2835. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  2836. soc->pdev_count++;
  2837. TAILQ_INIT(&pdev->vdev_list);
  2838. qdf_spinlock_create(&pdev->vdev_list_lock);
  2839. pdev->vdev_count = 0;
  2840. qdf_spinlock_create(&pdev->tx_mutex);
  2841. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2842. TAILQ_INIT(&pdev->neighbour_peers_list);
  2843. pdev->neighbour_peers_added = false;
  2844. pdev->monitor_configured = false;
  2845. if (dp_soc_cmn_setup(soc)) {
  2846. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2847. FL("dp_soc_cmn_setup failed"));
  2848. goto fail1;
  2849. }
  2850. /* Setup per PDEV TCL rings if configured */
  2851. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2852. tx_ring_size =
  2853. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2854. tx_comp_ring_size =
  2855. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2856. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2857. pdev_id, pdev_id, tx_ring_size)) {
  2858. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2859. FL("dp_srng_setup failed for tcl_data_ring"));
  2860. goto fail1;
  2861. }
  2862. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2863. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2864. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2865. FL("dp_srng_setup failed for tx_comp_ring"));
  2866. goto fail1;
  2867. }
  2868. soc->num_tcl_data_rings++;
  2869. }
  2870. /* Tx specific init */
  2871. if (dp_tx_pdev_attach(pdev)) {
  2872. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2873. FL("dp_tx_pdev_attach failed"));
  2874. goto fail1;
  2875. }
  2876. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2877. /* Setup per PDEV REO rings if configured */
  2878. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2879. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2880. pdev_id, pdev_id, reo_dst_ring_size)) {
  2881. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2882. FL("dp_srng_setup failed for reo_dest_ringn"));
  2883. goto fail1;
  2884. }
  2885. soc->num_reo_dest_rings++;
  2886. }
  2887. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2888. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2889. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2890. FL("dp_srng_setup failed rx refill ring"));
  2891. goto fail1;
  2892. }
  2893. if (dp_rxdma_ring_setup(soc, pdev)) {
  2894. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2895. FL("RXDMA ring config failed"));
  2896. goto fail1;
  2897. }
  2898. if (dp_mon_rings_setup(soc, pdev)) {
  2899. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2900. FL("MONITOR rings setup failed"));
  2901. goto fail1;
  2902. }
  2903. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2904. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2905. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2906. 0, pdev_id,
  2907. entries)) {
  2908. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2909. FL(RNG_ERR "rxdma_err_dst_ring"));
  2910. goto fail1;
  2911. }
  2912. }
  2913. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2914. goto fail1;
  2915. if (dp_ipa_ring_resource_setup(soc, pdev))
  2916. goto fail1;
  2917. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2918. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2919. FL("dp_ipa_uc_attach failed"));
  2920. goto fail1;
  2921. }
  2922. /* Rx specific init */
  2923. if (dp_rx_pdev_attach(pdev)) {
  2924. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2925. FL("dp_rx_pdev_attach failed"));
  2926. goto fail1;
  2927. }
  2928. DP_STATS_INIT(pdev);
  2929. /* Monitor filter init */
  2930. pdev->mon_filter_mode = MON_FILTER_ALL;
  2931. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2932. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2933. pdev->fp_data_filter = FILTER_DATA_ALL;
  2934. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2935. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2936. pdev->mo_data_filter = FILTER_DATA_ALL;
  2937. dp_local_peer_id_pool_init(pdev);
  2938. dp_dscp_tid_map_setup(pdev);
  2939. /* Rx monitor mode specific init */
  2940. if (dp_rx_pdev_mon_attach(pdev)) {
  2941. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2942. "dp_rx_pdev_mon_attach failed");
  2943. goto fail1;
  2944. }
  2945. if (dp_wdi_event_attach(pdev)) {
  2946. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2947. "dp_wdi_evet_attach failed");
  2948. goto fail1;
  2949. }
  2950. /* set the reo destination during initialization */
  2951. pdev->reo_dest = pdev->pdev_id + 1;
  2952. /*
  2953. * initialize ppdu tlv list
  2954. */
  2955. TAILQ_INIT(&pdev->ppdu_info_list);
  2956. pdev->tlv_count = 0;
  2957. pdev->list_depth = 0;
  2958. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  2959. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  2960. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  2961. TRUE);
  2962. /* initlialize cal client timer */
  2963. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  2964. &dp_iterate_update_peer_list);
  2965. qdf_event_create(&pdev->fw_peer_stats_event);
  2966. return (struct cdp_pdev *)pdev;
  2967. fail1:
  2968. dp_pdev_detach((struct cdp_pdev *)pdev, 0);
  2969. fail0:
  2970. return NULL;
  2971. }
  2972. /*
  2973. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2974. * @soc: data path SoC handle
  2975. * @pdev: Physical device handle
  2976. *
  2977. * Return: void
  2978. */
  2979. #ifdef QCA_HOST2FW_RXBUF_RING
  2980. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2981. struct dp_pdev *pdev)
  2982. {
  2983. int max_mac_rings =
  2984. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2985. int i;
  2986. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2987. max_mac_rings : MAX_RX_MAC_RINGS;
  2988. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2989. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2990. RXDMA_BUF, 1);
  2991. qdf_timer_free(&soc->mon_reap_timer);
  2992. }
  2993. #else
  2994. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2995. struct dp_pdev *pdev)
  2996. {
  2997. }
  2998. #endif
  2999. /*
  3000. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  3001. * @pdev: device object
  3002. *
  3003. * Return: void
  3004. */
  3005. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  3006. {
  3007. struct dp_neighbour_peer *peer = NULL;
  3008. struct dp_neighbour_peer *temp_peer = NULL;
  3009. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  3010. neighbour_peer_list_elem, temp_peer) {
  3011. /* delete this peer from the list */
  3012. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3013. peer, neighbour_peer_list_elem);
  3014. qdf_mem_free(peer);
  3015. }
  3016. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  3017. }
  3018. /**
  3019. * dp_htt_ppdu_stats_detach() - detach stats resources
  3020. * @pdev: Datapath PDEV handle
  3021. *
  3022. * Return: void
  3023. */
  3024. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  3025. {
  3026. struct ppdu_info *ppdu_info, *ppdu_info_next;
  3027. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  3028. ppdu_info_list_elem, ppdu_info_next) {
  3029. if (!ppdu_info)
  3030. break;
  3031. qdf_assert_always(ppdu_info->nbuf);
  3032. qdf_nbuf_free(ppdu_info->nbuf);
  3033. qdf_mem_free(ppdu_info);
  3034. }
  3035. }
  3036. #if !defined(DISABLE_MON_CONFIG)
  3037. static
  3038. void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  3039. int mac_id)
  3040. {
  3041. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3042. dp_srng_cleanup(soc,
  3043. &pdev->rxdma_mon_buf_ring[mac_id],
  3044. RXDMA_MONITOR_BUF, 0);
  3045. dp_srng_cleanup(soc,
  3046. &pdev->rxdma_mon_dst_ring[mac_id],
  3047. RXDMA_MONITOR_DST, 0);
  3048. dp_srng_cleanup(soc,
  3049. &pdev->rxdma_mon_status_ring[mac_id],
  3050. RXDMA_MONITOR_STATUS, 0);
  3051. dp_srng_cleanup(soc,
  3052. &pdev->rxdma_mon_desc_ring[mac_id],
  3053. RXDMA_MONITOR_DESC, 0);
  3054. dp_srng_cleanup(soc,
  3055. &pdev->rxdma_err_dst_ring[mac_id],
  3056. RXDMA_DST, 0);
  3057. } else {
  3058. dp_srng_cleanup(soc,
  3059. &pdev->rxdma_mon_status_ring[mac_id],
  3060. RXDMA_MONITOR_STATUS, 0);
  3061. dp_srng_cleanup(soc,
  3062. &pdev->rxdma_err_dst_ring[mac_id],
  3063. RXDMA_DST, 0);
  3064. }
  3065. }
  3066. #else
  3067. static void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  3068. int mac_id)
  3069. {
  3070. }
  3071. #endif
  3072. /**
  3073. * dp_mon_ring_deinit() - Placeholder to deinitialize Monitor rings
  3074. *
  3075. * @soc: soc handle
  3076. * @pdev: datapath physical dev handle
  3077. * @mac_id: mac number
  3078. *
  3079. * Return: None
  3080. */
  3081. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  3082. int mac_id)
  3083. {
  3084. }
  3085. /**
  3086. * dp_pdev_mem_reset() - Reset txrx pdev memory
  3087. * @pdev: dp pdev handle
  3088. *
  3089. * Return: None
  3090. */
  3091. static void dp_pdev_mem_reset(struct dp_pdev *pdev)
  3092. {
  3093. uint16_t len = 0;
  3094. uint8_t *dp_pdev_offset = (uint8_t *)pdev;
  3095. len = sizeof(struct dp_pdev) -
  3096. offsetof(struct dp_pdev, pdev_deinit) -
  3097. sizeof(pdev->pdev_deinit);
  3098. dp_pdev_offset = dp_pdev_offset +
  3099. offsetof(struct dp_pdev, pdev_deinit) +
  3100. sizeof(pdev->pdev_deinit);
  3101. qdf_mem_zero(dp_pdev_offset, len);
  3102. }
  3103. /**
  3104. * dp_pdev_deinit() - Deinit txrx pdev
  3105. * @txrx_pdev: Datapath PDEV handle
  3106. * @force: Force deinit
  3107. *
  3108. * Return: None
  3109. */
  3110. static void dp_pdev_deinit(struct cdp_pdev *txrx_pdev, int force)
  3111. {
  3112. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3113. struct dp_soc *soc = pdev->soc;
  3114. qdf_nbuf_t curr_nbuf, next_nbuf;
  3115. int mac_id;
  3116. /*
  3117. * Prevent double pdev deinitialization during radio detach
  3118. * execution .i.e. in the absence of any vdev
  3119. */
  3120. if (pdev->pdev_deinit)
  3121. return;
  3122. pdev->pdev_deinit = 1;
  3123. dp_wdi_event_detach(pdev);
  3124. dp_tx_pdev_detach(pdev);
  3125. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3126. dp_srng_deinit(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3127. TCL_DATA, pdev->pdev_id);
  3128. dp_srng_deinit(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3129. WBM2SW_RELEASE, pdev->pdev_id);
  3130. }
  3131. dp_pktlogmod_exit(pdev);
  3132. dp_rx_pdev_detach(pdev);
  3133. dp_rx_pdev_mon_detach(pdev);
  3134. dp_neighbour_peers_detach(pdev);
  3135. qdf_spinlock_destroy(&pdev->tx_mutex);
  3136. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  3137. dp_ipa_uc_detach(soc, pdev);
  3138. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  3139. /* Cleanup per PDEV REO rings if configured */
  3140. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3141. dp_srng_deinit(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3142. REO_DST, pdev->pdev_id);
  3143. }
  3144. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3145. dp_rxdma_ring_cleanup(soc, pdev);
  3146. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3147. dp_mon_ring_deinit(soc, pdev, mac_id);
  3148. dp_srng_deinit(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3149. RXDMA_DST, 0);
  3150. }
  3151. curr_nbuf = pdev->invalid_peer_head_msdu;
  3152. while (curr_nbuf) {
  3153. next_nbuf = qdf_nbuf_next(curr_nbuf);
  3154. qdf_nbuf_free(curr_nbuf);
  3155. curr_nbuf = next_nbuf;
  3156. }
  3157. pdev->invalid_peer_head_msdu = NULL;
  3158. pdev->invalid_peer_tail_msdu = NULL;
  3159. dp_htt_ppdu_stats_detach(pdev);
  3160. qdf_nbuf_free(pdev->sojourn_buf);
  3161. dp_cal_client_detach(&pdev->cal_client_ctx);
  3162. soc->pdev_count--;
  3163. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  3164. qdf_mem_free(pdev->invalid_peer);
  3165. qdf_mem_free(pdev->dp_txrx_handle);
  3166. dp_pdev_mem_reset(pdev);
  3167. }
  3168. /**
  3169. * dp_pdev_deinit_wifi3() - Deinit txrx pdev
  3170. * @txrx_pdev: Datapath PDEV handle
  3171. * @force: Force deinit
  3172. *
  3173. * Return: None
  3174. */
  3175. static void dp_pdev_deinit_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3176. {
  3177. dp_pdev_deinit(txrx_pdev, force);
  3178. }
  3179. /*
  3180. * dp_pdev_detach() - Complete rest of pdev detach
  3181. * @txrx_pdev: Datapath PDEV handle
  3182. * @force: Force deinit
  3183. *
  3184. * Return: None
  3185. */
  3186. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force)
  3187. {
  3188. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3189. struct dp_soc *soc = pdev->soc;
  3190. int mac_id;
  3191. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3192. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3193. TCL_DATA, pdev->pdev_id);
  3194. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3195. WBM2SW_RELEASE, pdev->pdev_id);
  3196. }
  3197. dp_mon_link_free(pdev);
  3198. /* Cleanup per PDEV REO rings if configured */
  3199. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3200. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3201. REO_DST, pdev->pdev_id);
  3202. }
  3203. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3204. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3205. dp_mon_ring_cleanup(soc, pdev, mac_id);
  3206. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3207. RXDMA_DST, 0);
  3208. }
  3209. soc->pdev_list[pdev->pdev_id] = NULL;
  3210. qdf_mem_free(pdev);
  3211. }
  3212. /*
  3213. * dp_pdev_detach_wifi3() - detach txrx pdev
  3214. * @txrx_pdev: Datapath PDEV handle
  3215. * @force: Force detach
  3216. *
  3217. * Return: None
  3218. */
  3219. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3220. {
  3221. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3222. struct dp_soc *soc = pdev->soc;
  3223. if (soc->dp_soc_reinit) {
  3224. dp_pdev_detach(txrx_pdev, force);
  3225. } else {
  3226. dp_pdev_deinit(txrx_pdev, force);
  3227. dp_pdev_detach(txrx_pdev, force);
  3228. }
  3229. }
  3230. /*
  3231. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  3232. * @soc: DP SOC handle
  3233. */
  3234. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  3235. {
  3236. struct reo_desc_list_node *desc;
  3237. struct dp_rx_tid *rx_tid;
  3238. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  3239. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  3240. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  3241. rx_tid = &desc->rx_tid;
  3242. qdf_mem_unmap_nbytes_single(soc->osdev,
  3243. rx_tid->hw_qdesc_paddr,
  3244. QDF_DMA_BIDIRECTIONAL,
  3245. rx_tid->hw_qdesc_alloc_size);
  3246. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  3247. qdf_mem_free(desc);
  3248. }
  3249. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  3250. qdf_list_destroy(&soc->reo_desc_freelist);
  3251. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  3252. }
  3253. /**
  3254. * dp_soc_mem_reset() - Reset Dp Soc memory
  3255. * @soc: DP handle
  3256. *
  3257. * Return: None
  3258. */
  3259. static void dp_soc_mem_reset(struct dp_soc *soc)
  3260. {
  3261. uint16_t len = 0;
  3262. uint8_t *dp_soc_offset = (uint8_t *)soc;
  3263. len = sizeof(struct dp_soc) -
  3264. offsetof(struct dp_soc, dp_soc_reinit) -
  3265. sizeof(soc->dp_soc_reinit);
  3266. dp_soc_offset = dp_soc_offset +
  3267. offsetof(struct dp_soc, dp_soc_reinit) +
  3268. sizeof(soc->dp_soc_reinit);
  3269. qdf_mem_zero(dp_soc_offset, len);
  3270. }
  3271. /**
  3272. * dp_soc_deinit() - Deinitialize txrx SOC
  3273. * @txrx_soc: Opaque DP SOC handle
  3274. *
  3275. * Return: None
  3276. */
  3277. static void dp_soc_deinit(void *txrx_soc)
  3278. {
  3279. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3280. int i;
  3281. qdf_atomic_set(&soc->cmn_init_done, 0);
  3282. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3283. if (soc->pdev_list[i])
  3284. dp_pdev_deinit((struct cdp_pdev *)
  3285. soc->pdev_list[i], 1);
  3286. }
  3287. qdf_flush_work(&soc->htt_stats.work);
  3288. qdf_disable_work(&soc->htt_stats.work);
  3289. /* Free pending htt stats messages */
  3290. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  3291. dp_reo_cmdlist_destroy(soc);
  3292. dp_peer_find_detach(soc);
  3293. /* Free the ring memories */
  3294. /* Common rings */
  3295. dp_srng_deinit(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3296. /* Tx data rings */
  3297. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3298. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3299. dp_srng_deinit(soc, &soc->tcl_data_ring[i],
  3300. TCL_DATA, i);
  3301. dp_srng_deinit(soc, &soc->tx_comp_ring[i],
  3302. WBM2SW_RELEASE, i);
  3303. }
  3304. }
  3305. /* TCL command and status rings */
  3306. dp_srng_deinit(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3307. dp_srng_deinit(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3308. /* Rx data rings */
  3309. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3310. soc->num_reo_dest_rings =
  3311. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3312. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3313. /* TODO: Get number of rings and ring sizes
  3314. * from wlan_cfg
  3315. */
  3316. dp_srng_deinit(soc, &soc->reo_dest_ring[i],
  3317. REO_DST, i);
  3318. }
  3319. }
  3320. /* REO reinjection ring */
  3321. dp_srng_deinit(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3322. /* Rx release ring */
  3323. dp_srng_deinit(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3324. /* Rx exception ring */
  3325. /* TODO: Better to store ring_type and ring_num in
  3326. * dp_srng during setup
  3327. */
  3328. dp_srng_deinit(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3329. /* REO command and status rings */
  3330. dp_srng_deinit(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3331. dp_srng_deinit(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3332. dp_soc_wds_detach(soc);
  3333. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  3334. qdf_spinlock_destroy(&soc->htt_stats.lock);
  3335. htt_soc_htc_dealloc(soc->htt_handle);
  3336. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  3337. dp_reo_cmdlist_destroy(soc);
  3338. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  3339. dp_reo_desc_freelist_destroy(soc);
  3340. qdf_spinlock_destroy(&soc->ast_lock);
  3341. dp_soc_mem_reset(soc);
  3342. }
  3343. /**
  3344. * dp_soc_deinit_wifi3() - Deinitialize txrx SOC
  3345. * @txrx_soc: Opaque DP SOC handle
  3346. *
  3347. * Return: None
  3348. */
  3349. static void dp_soc_deinit_wifi3(void *txrx_soc)
  3350. {
  3351. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3352. soc->dp_soc_reinit = 1;
  3353. dp_soc_deinit(txrx_soc);
  3354. }
  3355. /*
  3356. * dp_soc_detach() - Detach rest of txrx SOC
  3357. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3358. *
  3359. * Return: None
  3360. */
  3361. static void dp_soc_detach(void *txrx_soc)
  3362. {
  3363. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3364. int i;
  3365. qdf_atomic_set(&soc->cmn_init_done, 0);
  3366. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  3367. * SW descriptors
  3368. */
  3369. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3370. if (soc->pdev_list[i])
  3371. dp_pdev_detach((struct cdp_pdev *)
  3372. soc->pdev_list[i], 1);
  3373. }
  3374. /* Free the ring memories */
  3375. /* Common rings */
  3376. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3377. dp_tx_soc_detach(soc);
  3378. /* Tx data rings */
  3379. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3380. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3381. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  3382. TCL_DATA, i);
  3383. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  3384. WBM2SW_RELEASE, i);
  3385. }
  3386. }
  3387. /* TCL command and status rings */
  3388. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3389. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3390. /* Rx data rings */
  3391. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3392. soc->num_reo_dest_rings =
  3393. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3394. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3395. /* TODO: Get number of rings and ring sizes
  3396. * from wlan_cfg
  3397. */
  3398. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  3399. REO_DST, i);
  3400. }
  3401. }
  3402. /* REO reinjection ring */
  3403. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3404. /* Rx release ring */
  3405. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3406. /* Rx exception ring */
  3407. /* TODO: Better to store ring_type and ring_num in
  3408. * dp_srng during setup
  3409. */
  3410. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3411. /* REO command and status rings */
  3412. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3413. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3414. dp_hw_link_desc_pool_cleanup(soc);
  3415. htt_soc_detach(soc->htt_handle);
  3416. soc->dp_soc_reinit = 0;
  3417. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  3418. qdf_mem_free(soc);
  3419. }
  3420. /*
  3421. * dp_soc_detach_wifi3() - Detach txrx SOC
  3422. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3423. *
  3424. * Return: None
  3425. */
  3426. static void dp_soc_detach_wifi3(void *txrx_soc)
  3427. {
  3428. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3429. if (soc->dp_soc_reinit) {
  3430. dp_soc_detach(txrx_soc);
  3431. } else {
  3432. dp_soc_deinit(txrx_soc);
  3433. dp_soc_detach(txrx_soc);
  3434. }
  3435. }
  3436. #if !defined(DISABLE_MON_CONFIG)
  3437. /**
  3438. * dp_mon_htt_srng_setup() - Prepare HTT messages for Monitor rings
  3439. * @soc: soc handle
  3440. * @pdev: physical device handle
  3441. * @mac_id: ring number
  3442. * @mac_for_pdev: mac_id
  3443. *
  3444. * Return: non-zero for failure, zero for success
  3445. */
  3446. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3447. struct dp_pdev *pdev,
  3448. int mac_id,
  3449. int mac_for_pdev)
  3450. {
  3451. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3452. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3453. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3454. pdev->rxdma_mon_buf_ring[mac_id]
  3455. .hal_srng,
  3456. RXDMA_MONITOR_BUF);
  3457. if (status != QDF_STATUS_SUCCESS) {
  3458. dp_err("Failed to send htt srng setup message for Rxdma mon buf ring");
  3459. return status;
  3460. }
  3461. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3462. pdev->rxdma_mon_dst_ring[mac_id]
  3463. .hal_srng,
  3464. RXDMA_MONITOR_DST);
  3465. if (status != QDF_STATUS_SUCCESS) {
  3466. dp_err("Failed to send htt srng setup message for Rxdma mon dst ring");
  3467. return status;
  3468. }
  3469. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3470. pdev->rxdma_mon_status_ring[mac_id]
  3471. .hal_srng,
  3472. RXDMA_MONITOR_STATUS);
  3473. if (status != QDF_STATUS_SUCCESS) {
  3474. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3475. return status;
  3476. }
  3477. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3478. pdev->rxdma_mon_desc_ring[mac_id]
  3479. .hal_srng,
  3480. RXDMA_MONITOR_DESC);
  3481. if (status != QDF_STATUS_SUCCESS) {
  3482. dp_err("Failed to send htt srng message for Rxdma mon desc ring");
  3483. return status;
  3484. }
  3485. } else {
  3486. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3487. pdev->rxdma_mon_status_ring[mac_id]
  3488. .hal_srng,
  3489. RXDMA_MONITOR_STATUS);
  3490. if (status != QDF_STATUS_SUCCESS) {
  3491. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3492. return status;
  3493. }
  3494. }
  3495. return status;
  3496. }
  3497. #else
  3498. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3499. struct dp_pdev *pdev,
  3500. int mac_id,
  3501. int mac_for_pdev)
  3502. {
  3503. return QDF_STATUS_SUCCESS;
  3504. }
  3505. #endif
  3506. /*
  3507. * dp_rxdma_ring_config() - configure the RX DMA rings
  3508. *
  3509. * This function is used to configure the MAC rings.
  3510. * On MCL host provides buffers in Host2FW ring
  3511. * FW refills (copies) buffers to the ring and updates
  3512. * ring_idx in register
  3513. *
  3514. * @soc: data path SoC handle
  3515. *
  3516. * Return: zero on success, non-zero on failure
  3517. */
  3518. #ifdef QCA_HOST2FW_RXBUF_RING
  3519. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3520. {
  3521. int i;
  3522. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3523. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3524. struct dp_pdev *pdev = soc->pdev_list[i];
  3525. if (pdev) {
  3526. int mac_id;
  3527. bool dbs_enable = 0;
  3528. int max_mac_rings =
  3529. wlan_cfg_get_num_mac_rings
  3530. (pdev->wlan_cfg_ctx);
  3531. htt_srng_setup(soc->htt_handle, 0,
  3532. pdev->rx_refill_buf_ring.hal_srng,
  3533. RXDMA_BUF);
  3534. if (pdev->rx_refill_buf_ring2.hal_srng)
  3535. htt_srng_setup(soc->htt_handle, 0,
  3536. pdev->rx_refill_buf_ring2.hal_srng,
  3537. RXDMA_BUF);
  3538. if (soc->cdp_soc.ol_ops->
  3539. is_hw_dbs_2x2_capable) {
  3540. dbs_enable = soc->cdp_soc.ol_ops->
  3541. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  3542. }
  3543. if (dbs_enable) {
  3544. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3545. QDF_TRACE_LEVEL_ERROR,
  3546. FL("DBS enabled max_mac_rings %d"),
  3547. max_mac_rings);
  3548. } else {
  3549. max_mac_rings = 1;
  3550. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3551. QDF_TRACE_LEVEL_ERROR,
  3552. FL("DBS disabled, max_mac_rings %d"),
  3553. max_mac_rings);
  3554. }
  3555. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3556. FL("pdev_id %d max_mac_rings %d"),
  3557. pdev->pdev_id, max_mac_rings);
  3558. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3559. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3560. mac_id, pdev->pdev_id);
  3561. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3562. QDF_TRACE_LEVEL_ERROR,
  3563. FL("mac_id %d"), mac_for_pdev);
  3564. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3565. pdev->rx_mac_buf_ring[mac_id]
  3566. .hal_srng,
  3567. RXDMA_BUF);
  3568. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3569. pdev->rxdma_err_dst_ring[mac_id]
  3570. .hal_srng,
  3571. RXDMA_DST);
  3572. /* Configure monitor mode rings */
  3573. status = dp_mon_htt_srng_setup(soc, pdev,
  3574. mac_id,
  3575. mac_for_pdev);
  3576. if (status != QDF_STATUS_SUCCESS) {
  3577. dp_err("Failed to send htt monitor messages to target");
  3578. return status;
  3579. }
  3580. }
  3581. }
  3582. }
  3583. /*
  3584. * Timer to reap rxdma status rings.
  3585. * Needed until we enable ppdu end interrupts
  3586. */
  3587. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3588. dp_service_mon_rings, (void *)soc,
  3589. QDF_TIMER_TYPE_WAKE_APPS);
  3590. soc->reap_timer_init = 1;
  3591. return status;
  3592. }
  3593. #else
  3594. /* This is only for WIN */
  3595. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3596. {
  3597. int i;
  3598. int mac_id;
  3599. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3600. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3601. struct dp_pdev *pdev = soc->pdev_list[i];
  3602. if (pdev == NULL)
  3603. continue;
  3604. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3605. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3606. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3607. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3608. #ifndef DISABLE_MON_CONFIG
  3609. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3610. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3611. RXDMA_MONITOR_BUF);
  3612. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3613. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3614. RXDMA_MONITOR_DST);
  3615. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3616. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3617. RXDMA_MONITOR_STATUS);
  3618. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3619. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3620. RXDMA_MONITOR_DESC);
  3621. #endif
  3622. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3623. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3624. RXDMA_DST);
  3625. }
  3626. }
  3627. return status;
  3628. }
  3629. #endif
  3630. /*
  3631. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3632. * @cdp_soc: Opaque Datapath SOC handle
  3633. *
  3634. * Return: zero on success, non-zero on failure
  3635. */
  3636. static QDF_STATUS
  3637. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3638. {
  3639. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3640. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3641. htt_soc_attach_target(soc->htt_handle);
  3642. status = dp_rxdma_ring_config(soc);
  3643. if (status != QDF_STATUS_SUCCESS) {
  3644. dp_err("Failed to send htt srng setup messages to target");
  3645. return status;
  3646. }
  3647. DP_STATS_INIT(soc);
  3648. /* initialize work queue for stats processing */
  3649. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3650. return QDF_STATUS_SUCCESS;
  3651. }
  3652. /*
  3653. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3654. * @txrx_soc: Datapath SOC handle
  3655. */
  3656. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3657. {
  3658. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3659. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3660. }
  3661. /*
  3662. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3663. * @txrx_soc: Datapath SOC handle
  3664. * @nss_cfg: nss config
  3665. */
  3666. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3667. {
  3668. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3669. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3670. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3671. /*
  3672. * TODO: masked out based on the per offloaded radio
  3673. */
  3674. switch (config) {
  3675. case dp_nss_cfg_default:
  3676. break;
  3677. case dp_nss_cfg_dbdc:
  3678. case dp_nss_cfg_dbtc:
  3679. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3680. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3681. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3682. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3683. break;
  3684. default:
  3685. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3686. "Invalid offload config %d", config);
  3687. }
  3688. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3689. FL("nss-wifi<0> nss config is enabled"));
  3690. }
  3691. /*
  3692. * dp_vdev_attach_wifi3() - attach txrx vdev
  3693. * @txrx_pdev: Datapath PDEV handle
  3694. * @vdev_mac_addr: MAC address of the virtual interface
  3695. * @vdev_id: VDEV Id
  3696. * @wlan_op_mode: VDEV operating mode
  3697. *
  3698. * Return: DP VDEV handle on success, NULL on failure
  3699. */
  3700. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3701. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3702. {
  3703. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3704. struct dp_soc *soc = pdev->soc;
  3705. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3706. if (!vdev) {
  3707. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3708. FL("DP VDEV memory allocation failed"));
  3709. goto fail0;
  3710. }
  3711. vdev->pdev = pdev;
  3712. vdev->vdev_id = vdev_id;
  3713. vdev->opmode = op_mode;
  3714. vdev->osdev = soc->osdev;
  3715. vdev->osif_rx = NULL;
  3716. vdev->osif_rsim_rx_decap = NULL;
  3717. vdev->osif_get_key = NULL;
  3718. vdev->osif_rx_mon = NULL;
  3719. vdev->osif_tx_free_ext = NULL;
  3720. vdev->osif_vdev = NULL;
  3721. vdev->delete.pending = 0;
  3722. vdev->safemode = 0;
  3723. vdev->drop_unenc = 1;
  3724. vdev->sec_type = cdp_sec_type_none;
  3725. #ifdef notyet
  3726. vdev->filters_num = 0;
  3727. #endif
  3728. qdf_mem_copy(
  3729. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3730. /* TODO: Initialize default HTT meta data that will be used in
  3731. * TCL descriptors for packets transmitted from this VDEV
  3732. */
  3733. TAILQ_INIT(&vdev->peer_list);
  3734. if ((soc->intr_mode == DP_INTR_POLL) &&
  3735. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3736. if ((pdev->vdev_count == 0) ||
  3737. (wlan_op_mode_monitor == vdev->opmode))
  3738. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3739. }
  3740. if (wlan_op_mode_monitor == vdev->opmode) {
  3741. pdev->monitor_vdev = vdev;
  3742. return (struct cdp_vdev *)vdev;
  3743. }
  3744. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3745. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3746. vdev->dscp_tid_map_id = 0;
  3747. vdev->mcast_enhancement_en = 0;
  3748. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3749. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3750. /* add this vdev into the pdev's list */
  3751. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3752. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3753. pdev->vdev_count++;
  3754. dp_tx_vdev_attach(vdev);
  3755. if (pdev->vdev_count == 1)
  3756. dp_lro_hash_setup(soc, pdev);
  3757. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3758. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3759. DP_STATS_INIT(vdev);
  3760. if (wlan_op_mode_sta == vdev->opmode)
  3761. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3762. vdev->mac_addr.raw,
  3763. NULL);
  3764. return (struct cdp_vdev *)vdev;
  3765. fail0:
  3766. return NULL;
  3767. }
  3768. /**
  3769. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3770. * @vdev: Datapath VDEV handle
  3771. * @osif_vdev: OSIF vdev handle
  3772. * @ctrl_vdev: UMAC vdev handle
  3773. * @txrx_ops: Tx and Rx operations
  3774. *
  3775. * Return: DP VDEV handle on success, NULL on failure
  3776. */
  3777. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3778. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3779. struct ol_txrx_ops *txrx_ops)
  3780. {
  3781. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3782. vdev->osif_vdev = osif_vdev;
  3783. vdev->ctrl_vdev = ctrl_vdev;
  3784. vdev->osif_rx = txrx_ops->rx.rx;
  3785. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3786. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3787. vdev->osif_get_key = txrx_ops->get_key;
  3788. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3789. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3790. #ifdef notyet
  3791. #if ATH_SUPPORT_WAPI
  3792. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3793. #endif
  3794. #endif
  3795. #ifdef UMAC_SUPPORT_PROXY_ARP
  3796. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3797. #endif
  3798. vdev->me_convert = txrx_ops->me_convert;
  3799. /* TODO: Enable the following once Tx code is integrated */
  3800. if (vdev->mesh_vdev)
  3801. txrx_ops->tx.tx = dp_tx_send_mesh;
  3802. else
  3803. txrx_ops->tx.tx = dp_tx_send;
  3804. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3805. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3806. "DP Vdev Register success");
  3807. }
  3808. /**
  3809. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3810. * @vdev: Datapath VDEV handle
  3811. * @unmap_only: Flag to indicate "only unmap"
  3812. *
  3813. * Return: void
  3814. */
  3815. static void dp_vdev_flush_peers(struct cdp_vdev *vdev_handle, bool unmap_only)
  3816. {
  3817. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3818. struct dp_pdev *pdev = vdev->pdev;
  3819. struct dp_soc *soc = pdev->soc;
  3820. struct dp_peer *peer;
  3821. uint16_t *peer_ids;
  3822. uint8_t i = 0, j = 0;
  3823. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3824. if (!peer_ids) {
  3825. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3826. "DP alloc failure - unable to flush peers");
  3827. return;
  3828. }
  3829. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3830. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3831. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3832. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  3833. if (j < soc->max_peers)
  3834. peer_ids[j++] = peer->peer_ids[i];
  3835. }
  3836. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3837. for (i = 0; i < j ; i++) {
  3838. if (unmap_only) {
  3839. peer = __dp_peer_find_by_id(soc, peer_ids[i]);
  3840. if (peer) {
  3841. dp_rx_peer_unmap_handler(soc, peer_ids[i],
  3842. vdev->vdev_id,
  3843. peer->mac_addr.raw,
  3844. 0);
  3845. }
  3846. } else {
  3847. peer = dp_peer_find_by_id(soc, peer_ids[i]);
  3848. if (peer) {
  3849. dp_info("peer: %pM is getting flush",
  3850. peer->mac_addr.raw);
  3851. dp_peer_delete_wifi3(peer, 0);
  3852. /*
  3853. * we need to call dp_peer_unref_del_find_by_id
  3854. * to remove additional ref count incremented
  3855. * by dp_peer_find_by_id() call.
  3856. *
  3857. * Hold the ref count while executing
  3858. * dp_peer_delete_wifi3() call.
  3859. *
  3860. */
  3861. dp_peer_unref_del_find_by_id(peer);
  3862. dp_rx_peer_unmap_handler(soc, peer_ids[i],
  3863. vdev->vdev_id,
  3864. peer->mac_addr.raw, 0);
  3865. }
  3866. }
  3867. }
  3868. qdf_mem_free(peer_ids);
  3869. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3870. FL("Flushed peers for vdev object %pK "), vdev);
  3871. }
  3872. /*
  3873. * dp_vdev_detach_wifi3() - Detach txrx vdev
  3874. * @txrx_vdev: Datapath VDEV handle
  3875. * @callback: Callback OL_IF on completion of detach
  3876. * @cb_context: Callback context
  3877. *
  3878. */
  3879. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  3880. ol_txrx_vdev_delete_cb callback, void *cb_context)
  3881. {
  3882. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3883. struct dp_pdev *pdev = vdev->pdev;
  3884. struct dp_soc *soc = pdev->soc;
  3885. struct dp_neighbour_peer *peer = NULL;
  3886. struct dp_neighbour_peer *temp_peer = NULL;
  3887. /* preconditions */
  3888. qdf_assert(vdev);
  3889. if (wlan_op_mode_monitor == vdev->opmode)
  3890. goto free_vdev;
  3891. if (wlan_op_mode_sta == vdev->opmode)
  3892. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3893. /*
  3894. * If Target is hung, flush all peers before detaching vdev
  3895. * this will free all references held due to missing
  3896. * unmap commands from Target
  3897. */
  3898. if (!hif_is_target_ready(HIF_GET_SOFTC(soc->hif_handle)))
  3899. dp_vdev_flush_peers((struct cdp_vdev *)vdev, false);
  3900. /*
  3901. * Use peer_ref_mutex while accessing peer_list, in case
  3902. * a peer is in the process of being removed from the list.
  3903. */
  3904. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3905. /* check that the vdev has no peers allocated */
  3906. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3907. /* debug print - will be removed later */
  3908. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3909. FL("not deleting vdev object %pK (%pM)"
  3910. "until deletion finishes for all its peers"),
  3911. vdev, vdev->mac_addr.raw);
  3912. /* indicate that the vdev needs to be deleted */
  3913. vdev->delete.pending = 1;
  3914. vdev->delete.callback = callback;
  3915. vdev->delete.context = cb_context;
  3916. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3917. return;
  3918. }
  3919. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3920. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3921. if (!soc->hw_nac_monitor_support) {
  3922. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3923. neighbour_peer_list_elem) {
  3924. QDF_ASSERT(peer->vdev != vdev);
  3925. }
  3926. } else {
  3927. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  3928. neighbour_peer_list_elem, temp_peer) {
  3929. if (peer->vdev == vdev) {
  3930. TAILQ_REMOVE(&pdev->neighbour_peers_list, peer,
  3931. neighbour_peer_list_elem);
  3932. qdf_mem_free(peer);
  3933. }
  3934. }
  3935. }
  3936. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3937. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3938. dp_tx_vdev_detach(vdev);
  3939. /* remove the vdev from its parent pdev's list */
  3940. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3941. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3942. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3943. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3944. free_vdev:
  3945. qdf_mem_free(vdev);
  3946. if (callback)
  3947. callback(cb_context);
  3948. }
  3949. /*
  3950. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3951. * @soc - datapath soc handle
  3952. * @peer - datapath peer handle
  3953. *
  3954. * Delete the AST entries belonging to a peer
  3955. */
  3956. #ifdef FEATURE_AST
  3957. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3958. struct dp_peer *peer)
  3959. {
  3960. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3961. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3962. dp_peer_del_ast(soc, ast_entry);
  3963. peer->self_ast_entry = NULL;
  3964. }
  3965. #else
  3966. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3967. struct dp_peer *peer)
  3968. {
  3969. }
  3970. #endif
  3971. #if ATH_SUPPORT_WRAP
  3972. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3973. uint8_t *peer_mac_addr)
  3974. {
  3975. struct dp_peer *peer;
  3976. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3977. 0, vdev->vdev_id);
  3978. if (!peer)
  3979. return NULL;
  3980. if (peer->bss_peer)
  3981. return peer;
  3982. dp_peer_unref_delete(peer);
  3983. return NULL;
  3984. }
  3985. #else
  3986. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3987. uint8_t *peer_mac_addr)
  3988. {
  3989. struct dp_peer *peer;
  3990. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3991. 0, vdev->vdev_id);
  3992. if (!peer)
  3993. return NULL;
  3994. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  3995. return peer;
  3996. dp_peer_unref_delete(peer);
  3997. return NULL;
  3998. }
  3999. #endif
  4000. #ifdef FEATURE_AST
  4001. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  4002. struct dp_pdev *pdev,
  4003. uint8_t *peer_mac_addr)
  4004. {
  4005. struct dp_ast_entry *ast_entry;
  4006. qdf_spin_lock_bh(&soc->ast_lock);
  4007. if (soc->ast_override_support)
  4008. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, peer_mac_addr,
  4009. pdev->pdev_id);
  4010. else
  4011. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  4012. if (ast_entry && ast_entry->next_hop &&
  4013. !ast_entry->delete_in_progress)
  4014. dp_peer_del_ast(soc, ast_entry);
  4015. qdf_spin_unlock_bh(&soc->ast_lock);
  4016. }
  4017. #endif
  4018. /*
  4019. * dp_peer_create_wifi3() - attach txrx peer
  4020. * @txrx_vdev: Datapath VDEV handle
  4021. * @peer_mac_addr: Peer MAC address
  4022. *
  4023. * Return: DP peeer handle on success, NULL on failure
  4024. */
  4025. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  4026. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  4027. {
  4028. struct dp_peer *peer;
  4029. int i;
  4030. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4031. struct dp_pdev *pdev;
  4032. struct dp_soc *soc;
  4033. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  4034. /* preconditions */
  4035. qdf_assert(vdev);
  4036. qdf_assert(peer_mac_addr);
  4037. pdev = vdev->pdev;
  4038. soc = pdev->soc;
  4039. /*
  4040. * If a peer entry with given MAC address already exists,
  4041. * reuse the peer and reset the state of peer.
  4042. */
  4043. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  4044. if (peer) {
  4045. qdf_atomic_init(&peer->is_default_route_set);
  4046. dp_peer_cleanup(vdev, peer);
  4047. qdf_spin_lock_bh(&soc->ast_lock);
  4048. dp_peer_delete_ast_entries(soc, peer);
  4049. peer->delete_in_progress = false;
  4050. qdf_spin_unlock_bh(&soc->ast_lock);
  4051. if ((vdev->opmode == wlan_op_mode_sta) &&
  4052. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4053. DP_MAC_ADDR_LEN)) {
  4054. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4055. }
  4056. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4057. /*
  4058. * Control path maintains a node count which is incremented
  4059. * for every new peer create command. Since new peer is not being
  4060. * created and earlier reference is reused here,
  4061. * peer_unref_delete event is sent to control path to
  4062. * increment the count back.
  4063. */
  4064. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  4065. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4066. peer->mac_addr.raw, vdev->mac_addr.raw,
  4067. vdev->opmode, peer->ctrl_peer, ctrl_peer);
  4068. }
  4069. peer->ctrl_peer = ctrl_peer;
  4070. dp_local_peer_id_alloc(pdev, peer);
  4071. DP_STATS_INIT(peer);
  4072. return (void *)peer;
  4073. } else {
  4074. /*
  4075. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  4076. * need to remove the AST entry which was earlier added as a WDS
  4077. * entry.
  4078. * If an AST entry exists, but no peer entry exists with a given
  4079. * MAC addresses, we could deduce it as a WDS entry
  4080. */
  4081. dp_peer_ast_handle_roam_del(soc, pdev, peer_mac_addr);
  4082. }
  4083. #ifdef notyet
  4084. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  4085. soc->mempool_ol_ath_peer);
  4086. #else
  4087. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  4088. #endif
  4089. if (!peer)
  4090. return NULL; /* failure */
  4091. qdf_mem_zero(peer, sizeof(struct dp_peer));
  4092. TAILQ_INIT(&peer->ast_entry_list);
  4093. /* store provided params */
  4094. peer->vdev = vdev;
  4095. peer->ctrl_peer = ctrl_peer;
  4096. if ((vdev->opmode == wlan_op_mode_sta) &&
  4097. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4098. DP_MAC_ADDR_LEN)) {
  4099. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4100. }
  4101. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4102. qdf_spinlock_create(&peer->peer_info_lock);
  4103. qdf_mem_copy(
  4104. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  4105. /* TODO: See of rx_opt_proc is really required */
  4106. peer->rx_opt_proc = soc->rx_opt_proc;
  4107. /* initialize the peer_id */
  4108. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  4109. peer->peer_ids[i] = HTT_INVALID_PEER;
  4110. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4111. qdf_atomic_init(&peer->ref_cnt);
  4112. /* keep one reference for attach */
  4113. qdf_atomic_inc(&peer->ref_cnt);
  4114. /* add this peer into the vdev's list */
  4115. if (wlan_op_mode_sta == vdev->opmode)
  4116. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  4117. else
  4118. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  4119. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4120. /* TODO: See if hash based search is required */
  4121. dp_peer_find_hash_add(soc, peer);
  4122. /* Initialize the peer state */
  4123. peer->state = OL_TXRX_PEER_STATE_DISC;
  4124. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4125. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  4126. vdev, peer, peer->mac_addr.raw,
  4127. qdf_atomic_read(&peer->ref_cnt));
  4128. /*
  4129. * For every peer MAp message search and set if bss_peer
  4130. */
  4131. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  4132. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4133. "vdev bss_peer!!!!");
  4134. peer->bss_peer = 1;
  4135. vdev->vap_bss_peer = peer;
  4136. }
  4137. for (i = 0; i < DP_MAX_TIDS; i++)
  4138. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  4139. dp_local_peer_id_alloc(pdev, peer);
  4140. DP_STATS_INIT(peer);
  4141. return (void *)peer;
  4142. }
  4143. /*
  4144. * dp_vdev_get_default_reo_hash() - get reo dest ring and hash values for a vdev
  4145. * @vdev: Datapath VDEV handle
  4146. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4147. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4148. *
  4149. * Return: None
  4150. */
  4151. static
  4152. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  4153. enum cdp_host_reo_dest_ring *reo_dest,
  4154. bool *hash_based)
  4155. {
  4156. struct dp_soc *soc;
  4157. struct dp_pdev *pdev;
  4158. pdev = vdev->pdev;
  4159. soc = pdev->soc;
  4160. /*
  4161. * hash based steering is disabled for Radios which are offloaded
  4162. * to NSS
  4163. */
  4164. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  4165. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  4166. /*
  4167. * Below line of code will ensure the proper reo_dest ring is chosen
  4168. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  4169. */
  4170. *reo_dest = pdev->reo_dest;
  4171. }
  4172. #ifdef IPA_OFFLOAD
  4173. /*
  4174. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4175. * @vdev: Datapath VDEV handle
  4176. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4177. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4178. *
  4179. * If IPA is enabled in ini, for SAP mode, disable hash based
  4180. * steering, use default reo_dst ring for RX. Use config values for other modes.
  4181. * Return: None
  4182. */
  4183. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4184. enum cdp_host_reo_dest_ring *reo_dest,
  4185. bool *hash_based)
  4186. {
  4187. struct dp_soc *soc;
  4188. struct dp_pdev *pdev;
  4189. pdev = vdev->pdev;
  4190. soc = pdev->soc;
  4191. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4192. /*
  4193. * If IPA is enabled, disable hash-based flow steering and set
  4194. * reo_dest_ring_4 as the REO ring to receive packets on.
  4195. * IPA is configured to reap reo_dest_ring_4.
  4196. *
  4197. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  4198. * value enum value is from 1 - 4.
  4199. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  4200. */
  4201. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4202. if (vdev->opmode == wlan_op_mode_ap) {
  4203. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  4204. *hash_based = 0;
  4205. }
  4206. }
  4207. }
  4208. #else
  4209. /*
  4210. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4211. * @vdev: Datapath VDEV handle
  4212. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4213. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4214. *
  4215. * Use system config values for hash based steering.
  4216. * Return: None
  4217. */
  4218. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4219. enum cdp_host_reo_dest_ring *reo_dest,
  4220. bool *hash_based)
  4221. {
  4222. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4223. }
  4224. #endif /* IPA_OFFLOAD */
  4225. /*
  4226. * dp_peer_setup_wifi3() - initialize the peer
  4227. * @vdev_hdl: virtual device object
  4228. * @peer: Peer object
  4229. *
  4230. * Return: void
  4231. */
  4232. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  4233. {
  4234. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  4235. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4236. struct dp_pdev *pdev;
  4237. struct dp_soc *soc;
  4238. bool hash_based = 0;
  4239. enum cdp_host_reo_dest_ring reo_dest;
  4240. /* preconditions */
  4241. qdf_assert(vdev);
  4242. qdf_assert(peer);
  4243. pdev = vdev->pdev;
  4244. soc = pdev->soc;
  4245. peer->last_assoc_rcvd = 0;
  4246. peer->last_disassoc_rcvd = 0;
  4247. peer->last_deauth_rcvd = 0;
  4248. dp_peer_setup_get_reo_hash(vdev, &reo_dest, &hash_based);
  4249. dp_info("pdev: %d vdev :%d opmode:%u hash-based-steering:%d default-reo_dest:%u",
  4250. pdev->pdev_id, vdev->vdev_id,
  4251. vdev->opmode, hash_based, reo_dest);
  4252. /*
  4253. * There are corner cases where the AD1 = AD2 = "VAPs address"
  4254. * i.e both the devices have same MAC address. In these
  4255. * cases we want such pkts to be processed in NULL Q handler
  4256. * which is REO2TCL ring. for this reason we should
  4257. * not setup reo_queues and default route for bss_peer.
  4258. */
  4259. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap)
  4260. return;
  4261. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  4262. /* TODO: Check the destination ring number to be passed to FW */
  4263. soc->cdp_soc.ol_ops->peer_set_default_routing(
  4264. pdev->ctrl_pdev, peer->mac_addr.raw,
  4265. peer->vdev->vdev_id, hash_based, reo_dest);
  4266. }
  4267. qdf_atomic_set(&peer->is_default_route_set, 1);
  4268. dp_peer_rx_init(pdev, peer);
  4269. return;
  4270. }
  4271. /*
  4272. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  4273. * @vdev_handle: virtual device object
  4274. * @htt_pkt_type: type of pkt
  4275. *
  4276. * Return: void
  4277. */
  4278. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  4279. enum htt_cmn_pkt_type val)
  4280. {
  4281. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4282. vdev->tx_encap_type = val;
  4283. }
  4284. /*
  4285. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  4286. * @vdev_handle: virtual device object
  4287. * @htt_pkt_type: type of pkt
  4288. *
  4289. * Return: void
  4290. */
  4291. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  4292. enum htt_cmn_pkt_type val)
  4293. {
  4294. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4295. vdev->rx_decap_type = val;
  4296. }
  4297. /*
  4298. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  4299. * @txrx_soc: cdp soc handle
  4300. * @ac: Access category
  4301. * @value: timeout value in millisec
  4302. *
  4303. * Return: void
  4304. */
  4305. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4306. uint8_t ac, uint32_t value)
  4307. {
  4308. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4309. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  4310. }
  4311. /*
  4312. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  4313. * @txrx_soc: cdp soc handle
  4314. * @ac: access category
  4315. * @value: timeout value in millisec
  4316. *
  4317. * Return: void
  4318. */
  4319. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4320. uint8_t ac, uint32_t *value)
  4321. {
  4322. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4323. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  4324. }
  4325. /*
  4326. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  4327. * @pdev_handle: physical device object
  4328. * @val: reo destination ring index (1 - 4)
  4329. *
  4330. * Return: void
  4331. */
  4332. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  4333. enum cdp_host_reo_dest_ring val)
  4334. {
  4335. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4336. if (pdev)
  4337. pdev->reo_dest = val;
  4338. }
  4339. /*
  4340. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  4341. * @pdev_handle: physical device object
  4342. *
  4343. * Return: reo destination ring index
  4344. */
  4345. static enum cdp_host_reo_dest_ring
  4346. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  4347. {
  4348. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4349. if (pdev)
  4350. return pdev->reo_dest;
  4351. else
  4352. return cdp_host_reo_dest_ring_unknown;
  4353. }
  4354. /*
  4355. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  4356. * @pdev_handle: device object
  4357. * @val: value to be set
  4358. *
  4359. * Return: void
  4360. */
  4361. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  4362. uint32_t val)
  4363. {
  4364. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4365. /* Enable/Disable smart mesh filtering. This flag will be checked
  4366. * during rx processing to check if packets are from NAC clients.
  4367. */
  4368. pdev->filter_neighbour_peers = val;
  4369. return 0;
  4370. }
  4371. /*
  4372. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  4373. * address for smart mesh filtering
  4374. * @vdev_handle: virtual device object
  4375. * @cmd: Add/Del command
  4376. * @macaddr: nac client mac address
  4377. *
  4378. * Return: void
  4379. */
  4380. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  4381. uint32_t cmd, uint8_t *macaddr)
  4382. {
  4383. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4384. struct dp_pdev *pdev = vdev->pdev;
  4385. struct dp_neighbour_peer *peer = NULL;
  4386. if (!macaddr)
  4387. goto fail0;
  4388. /* Store address of NAC (neighbour peer) which will be checked
  4389. * against TA of received packets.
  4390. */
  4391. if (cmd == DP_NAC_PARAM_ADD) {
  4392. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  4393. sizeof(*peer));
  4394. if (!peer) {
  4395. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4396. FL("DP neighbour peer node memory allocation failed"));
  4397. goto fail0;
  4398. }
  4399. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  4400. macaddr, DP_MAC_ADDR_LEN);
  4401. peer->vdev = vdev;
  4402. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4403. /* add this neighbour peer into the list */
  4404. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  4405. neighbour_peer_list_elem);
  4406. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4407. /* first neighbour */
  4408. if (!pdev->neighbour_peers_added) {
  4409. pdev->neighbour_peers_added = true;
  4410. dp_ppdu_ring_cfg(pdev);
  4411. }
  4412. return 1;
  4413. } else if (cmd == DP_NAC_PARAM_DEL) {
  4414. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4415. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  4416. neighbour_peer_list_elem) {
  4417. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  4418. macaddr, DP_MAC_ADDR_LEN)) {
  4419. /* delete this peer from the list */
  4420. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  4421. peer, neighbour_peer_list_elem);
  4422. qdf_mem_free(peer);
  4423. break;
  4424. }
  4425. }
  4426. /* last neighbour deleted */
  4427. if (TAILQ_EMPTY(&pdev->neighbour_peers_list)) {
  4428. pdev->neighbour_peers_added = false;
  4429. dp_ppdu_ring_cfg(pdev);
  4430. }
  4431. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4432. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  4433. !pdev->enhanced_stats_en)
  4434. dp_ppdu_ring_reset(pdev);
  4435. return 1;
  4436. }
  4437. fail0:
  4438. return 0;
  4439. }
  4440. /*
  4441. * dp_get_sec_type() - Get the security type
  4442. * @peer: Datapath peer handle
  4443. * @sec_idx: Security id (mcast, ucast)
  4444. *
  4445. * return sec_type: Security type
  4446. */
  4447. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  4448. {
  4449. struct dp_peer *dpeer = (struct dp_peer *)peer;
  4450. return dpeer->security[sec_idx].sec_type;
  4451. }
  4452. /*
  4453. * dp_peer_authorize() - authorize txrx peer
  4454. * @peer_handle: Datapath peer handle
  4455. * @authorize
  4456. *
  4457. */
  4458. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  4459. {
  4460. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4461. struct dp_soc *soc;
  4462. if (peer != NULL) {
  4463. soc = peer->vdev->pdev->soc;
  4464. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4465. peer->authorize = authorize ? 1 : 0;
  4466. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4467. }
  4468. }
  4469. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  4470. struct dp_pdev *pdev,
  4471. struct dp_peer *peer,
  4472. uint32_t vdev_id)
  4473. {
  4474. struct dp_vdev *vdev = NULL;
  4475. struct dp_peer *bss_peer = NULL;
  4476. uint8_t *m_addr = NULL;
  4477. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4478. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4479. if (vdev->vdev_id == vdev_id)
  4480. break;
  4481. }
  4482. if (!vdev) {
  4483. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4484. "vdev is NULL");
  4485. } else {
  4486. if (vdev->vap_bss_peer == peer)
  4487. vdev->vap_bss_peer = NULL;
  4488. m_addr = peer->mac_addr.raw;
  4489. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  4490. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4491. m_addr, vdev->mac_addr.raw, vdev->opmode,
  4492. peer->ctrl_peer, NULL);
  4493. if (vdev && vdev->vap_bss_peer) {
  4494. bss_peer = vdev->vap_bss_peer;
  4495. DP_UPDATE_STATS(vdev, peer);
  4496. }
  4497. }
  4498. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4499. /*
  4500. * Peer AST list hast to be empty here
  4501. */
  4502. DP_AST_ASSERT(TAILQ_EMPTY(&peer->ast_entry_list));
  4503. qdf_mem_free(peer);
  4504. }
  4505. /**
  4506. * dp_delete_pending_vdev() - check and process vdev delete
  4507. * @pdev: DP specific pdev pointer
  4508. * @vdev: DP specific vdev pointer
  4509. * @vdev_id: vdev id corresponding to vdev
  4510. *
  4511. * This API does following:
  4512. * 1) It releases tx flow pools buffers as vdev is
  4513. * going down and no peers are associated.
  4514. * 2) It also detaches vdev before cleaning vdev (struct dp_vdev) memory
  4515. */
  4516. static void dp_delete_pending_vdev(struct dp_pdev *pdev, struct dp_vdev *vdev,
  4517. uint8_t vdev_id)
  4518. {
  4519. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  4520. void *vdev_delete_context = NULL;
  4521. vdev_delete_cb = vdev->delete.callback;
  4522. vdev_delete_context = vdev->delete.context;
  4523. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4524. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  4525. vdev, vdev->mac_addr.raw);
  4526. /* all peers are gone, go ahead and delete it */
  4527. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4528. FLOW_TYPE_VDEV, vdev_id);
  4529. dp_tx_vdev_detach(vdev);
  4530. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4531. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4532. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4533. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4534. FL("deleting vdev object %pK (%pM)"),
  4535. vdev, vdev->mac_addr.raw);
  4536. qdf_mem_free(vdev);
  4537. vdev = NULL;
  4538. if (vdev_delete_cb)
  4539. vdev_delete_cb(vdev_delete_context);
  4540. }
  4541. /*
  4542. * dp_peer_unref_delete() - unref and delete peer
  4543. * @peer_handle: Datapath peer handle
  4544. *
  4545. */
  4546. void dp_peer_unref_delete(void *peer_handle)
  4547. {
  4548. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4549. struct dp_vdev *vdev = peer->vdev;
  4550. struct dp_pdev *pdev = vdev->pdev;
  4551. struct dp_soc *soc = pdev->soc;
  4552. struct dp_peer *tmppeer;
  4553. int found = 0;
  4554. uint16_t peer_id;
  4555. uint16_t vdev_id;
  4556. bool delete_vdev;
  4557. /*
  4558. * Hold the lock all the way from checking if the peer ref count
  4559. * is zero until the peer references are removed from the hash
  4560. * table and vdev list (if the peer ref count is zero).
  4561. * This protects against a new HL tx operation starting to use the
  4562. * peer object just after this function concludes it's done being used.
  4563. * Furthermore, the lock needs to be held while checking whether the
  4564. * vdev's list of peers is empty, to make sure that list is not modified
  4565. * concurrently with the empty check.
  4566. */
  4567. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4568. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  4569. peer_id = peer->peer_ids[0];
  4570. vdev_id = vdev->vdev_id;
  4571. /*
  4572. * Make sure that the reference to the peer in
  4573. * peer object map is removed
  4574. */
  4575. if (peer_id != HTT_INVALID_PEER)
  4576. soc->peer_id_to_obj_map[peer_id] = NULL;
  4577. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4578. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  4579. /* remove the reference to the peer from the hash table */
  4580. dp_peer_find_hash_remove(soc, peer);
  4581. qdf_spin_lock_bh(&soc->ast_lock);
  4582. if (peer->self_ast_entry) {
  4583. dp_peer_del_ast(soc, peer->self_ast_entry);
  4584. peer->self_ast_entry = NULL;
  4585. }
  4586. qdf_spin_unlock_bh(&soc->ast_lock);
  4587. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  4588. if (tmppeer == peer) {
  4589. found = 1;
  4590. break;
  4591. }
  4592. }
  4593. if (found) {
  4594. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  4595. peer_list_elem);
  4596. } else {
  4597. /*Ignoring the remove operation as peer not found*/
  4598. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4599. "peer:%pK not found in vdev:%pK peerlist:%pK",
  4600. peer, vdev, &peer->vdev->peer_list);
  4601. }
  4602. /* cleanup the peer data */
  4603. dp_peer_cleanup(vdev, peer);
  4604. /* check whether the parent vdev has no peers left */
  4605. if (TAILQ_EMPTY(&vdev->peer_list)) {
  4606. /*
  4607. * capture vdev delete pending flag's status
  4608. * while holding peer_ref_mutex lock
  4609. */
  4610. delete_vdev = vdev->delete.pending;
  4611. /*
  4612. * Now that there are no references to the peer, we can
  4613. * release the peer reference lock.
  4614. */
  4615. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4616. /*
  4617. * Check if the parent vdev was waiting for its peers
  4618. * to be deleted, in order for it to be deleted too.
  4619. */
  4620. if (delete_vdev)
  4621. dp_delete_pending_vdev(pdev, vdev, vdev_id);
  4622. } else {
  4623. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4624. }
  4625. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev_id);
  4626. } else {
  4627. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4628. }
  4629. }
  4630. /*
  4631. * dp_peer_detach_wifi3() – Detach txrx peer
  4632. * @peer_handle: Datapath peer handle
  4633. * @bitmap: bitmap indicating special handling of request.
  4634. *
  4635. */
  4636. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4637. {
  4638. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4639. /* redirect the peer's rx delivery function to point to a
  4640. * discard func
  4641. */
  4642. peer->rx_opt_proc = dp_rx_discard;
  4643. /* Do not make ctrl_peer to NULL for connected sta peers.
  4644. * We need ctrl_peer to release the reference during dp
  4645. * peer free. This reference was held for
  4646. * obj_mgr peer during the creation of dp peer.
  4647. */
  4648. if (!(peer->vdev && (peer->vdev->opmode != wlan_op_mode_sta) &&
  4649. !peer->bss_peer))
  4650. peer->ctrl_peer = NULL;
  4651. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4652. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4653. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4654. qdf_spinlock_destroy(&peer->peer_info_lock);
  4655. /*
  4656. * Remove the reference added during peer_attach.
  4657. * The peer will still be left allocated until the
  4658. * PEER_UNMAP message arrives to remove the other
  4659. * reference, added by the PEER_MAP message.
  4660. */
  4661. dp_peer_unref_delete(peer_handle);
  4662. }
  4663. /*
  4664. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4665. * @peer_handle: Datapath peer handle
  4666. *
  4667. */
  4668. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4669. {
  4670. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4671. return vdev->mac_addr.raw;
  4672. }
  4673. /*
  4674. * dp_vdev_set_wds() - Enable per packet stats
  4675. * @vdev_handle: DP VDEV handle
  4676. * @val: value
  4677. *
  4678. * Return: none
  4679. */
  4680. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4681. {
  4682. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4683. vdev->wds_enabled = val;
  4684. return 0;
  4685. }
  4686. /*
  4687. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4688. * @peer_handle: Datapath peer handle
  4689. *
  4690. */
  4691. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4692. uint8_t vdev_id)
  4693. {
  4694. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4695. struct dp_vdev *vdev = NULL;
  4696. if (qdf_unlikely(!pdev))
  4697. return NULL;
  4698. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4699. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4700. if (vdev->vdev_id == vdev_id)
  4701. break;
  4702. }
  4703. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4704. return (struct cdp_vdev *)vdev;
  4705. }
  4706. /*
  4707. * dp_get_mon_vdev_from_pdev_wifi3() - Get vdev handle of monitor mode
  4708. * @dev: PDEV handle
  4709. *
  4710. * Return: VDEV handle of monitor mode
  4711. */
  4712. static struct cdp_vdev *dp_get_mon_vdev_from_pdev_wifi3(struct cdp_pdev *dev)
  4713. {
  4714. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4715. if (qdf_unlikely(!pdev))
  4716. return NULL;
  4717. return (struct cdp_vdev *)pdev->monitor_vdev;
  4718. }
  4719. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4720. {
  4721. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4722. return vdev->opmode;
  4723. }
  4724. static
  4725. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  4726. ol_txrx_rx_fp *stack_fn_p,
  4727. ol_osif_vdev_handle *osif_vdev_p)
  4728. {
  4729. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  4730. qdf_assert(vdev);
  4731. *stack_fn_p = vdev->osif_rx_stack;
  4732. *osif_vdev_p = vdev->osif_vdev;
  4733. }
  4734. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4735. {
  4736. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4737. struct dp_pdev *pdev = vdev->pdev;
  4738. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4739. }
  4740. /**
  4741. * dp_monitor_mode_ring_config() - Send the tlv config to fw for monitor buffer
  4742. * ring based on target
  4743. * @soc: soc handle
  4744. * @mac_for_pdev: pdev_id
  4745. * @pdev: physical device handle
  4746. * @ring_num: mac id
  4747. * @htt_tlv_filter: tlv filter
  4748. *
  4749. * Return: zero on success, non-zero on failure
  4750. */
  4751. static inline
  4752. QDF_STATUS dp_monitor_mode_ring_config(struct dp_soc *soc, uint8_t mac_for_pdev,
  4753. struct dp_pdev *pdev, uint8_t ring_num,
  4754. struct htt_rx_ring_tlv_filter htt_tlv_filter)
  4755. {
  4756. QDF_STATUS status;
  4757. if (soc->wlan_cfg_ctx->rxdma1_enable)
  4758. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4759. pdev->rxdma_mon_buf_ring[ring_num]
  4760. .hal_srng,
  4761. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE,
  4762. &htt_tlv_filter);
  4763. else
  4764. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4765. pdev->rx_mac_buf_ring[ring_num]
  4766. .hal_srng,
  4767. RXDMA_BUF, RX_BUFFER_SIZE,
  4768. &htt_tlv_filter);
  4769. return status;
  4770. }
  4771. /**
  4772. * dp_reset_monitor_mode() - Disable monitor mode
  4773. * @pdev_handle: Datapath PDEV handle
  4774. *
  4775. * Return: 0 on success, not 0 on failure
  4776. */
  4777. static QDF_STATUS dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  4778. {
  4779. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4780. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4781. struct dp_soc *soc = pdev->soc;
  4782. uint8_t pdev_id;
  4783. int mac_id;
  4784. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4785. pdev_id = pdev->pdev_id;
  4786. soc = pdev->soc;
  4787. qdf_spin_lock_bh(&pdev->mon_lock);
  4788. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  4789. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4790. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4791. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4792. pdev, mac_id,
  4793. htt_tlv_filter);
  4794. if (status != QDF_STATUS_SUCCESS) {
  4795. dp_err("Failed to send tlv filter for monitor mode rings");
  4796. return status;
  4797. }
  4798. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4799. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4800. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  4801. &htt_tlv_filter);
  4802. }
  4803. pdev->monitor_vdev = NULL;
  4804. pdev->mcopy_mode = 0;
  4805. pdev->monitor_configured = false;
  4806. qdf_spin_unlock_bh(&pdev->mon_lock);
  4807. return QDF_STATUS_SUCCESS;
  4808. }
  4809. /**
  4810. * dp_set_nac() - set peer_nac
  4811. * @peer_handle: Datapath PEER handle
  4812. *
  4813. * Return: void
  4814. */
  4815. static void dp_set_nac(struct cdp_peer *peer_handle)
  4816. {
  4817. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4818. peer->nac = 1;
  4819. }
  4820. /**
  4821. * dp_get_tx_pending() - read pending tx
  4822. * @pdev_handle: Datapath PDEV handle
  4823. *
  4824. * Return: outstanding tx
  4825. */
  4826. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  4827. {
  4828. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4829. return qdf_atomic_read(&pdev->num_tx_outstanding);
  4830. }
  4831. /**
  4832. * dp_get_peer_mac_from_peer_id() - get peer mac
  4833. * @pdev_handle: Datapath PDEV handle
  4834. * @peer_id: Peer ID
  4835. * @peer_mac: MAC addr of PEER
  4836. *
  4837. * Return: void
  4838. */
  4839. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  4840. uint32_t peer_id, uint8_t *peer_mac)
  4841. {
  4842. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4843. struct dp_peer *peer;
  4844. if (pdev && peer_mac) {
  4845. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  4846. if (peer) {
  4847. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  4848. DP_MAC_ADDR_LEN);
  4849. dp_peer_unref_del_find_by_id(peer);
  4850. }
  4851. }
  4852. }
  4853. /**
  4854. * dp_pdev_configure_monitor_rings() - configure monitor rings
  4855. * @vdev_handle: Datapath VDEV handle
  4856. *
  4857. * Return: void
  4858. */
  4859. static QDF_STATUS dp_pdev_configure_monitor_rings(struct dp_pdev *pdev)
  4860. {
  4861. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4862. struct dp_soc *soc;
  4863. uint8_t pdev_id;
  4864. int mac_id;
  4865. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4866. pdev_id = pdev->pdev_id;
  4867. soc = pdev->soc;
  4868. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4869. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4870. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4871. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4872. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4873. pdev->mo_data_filter);
  4874. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  4875. htt_tlv_filter.mpdu_start = 1;
  4876. htt_tlv_filter.msdu_start = 1;
  4877. htt_tlv_filter.packet = 1;
  4878. htt_tlv_filter.msdu_end = 1;
  4879. htt_tlv_filter.mpdu_end = 1;
  4880. htt_tlv_filter.packet_header = 1;
  4881. htt_tlv_filter.attention = 1;
  4882. htt_tlv_filter.ppdu_start = 0;
  4883. htt_tlv_filter.ppdu_end = 0;
  4884. htt_tlv_filter.ppdu_end_user_stats = 0;
  4885. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4886. htt_tlv_filter.ppdu_end_status_done = 0;
  4887. htt_tlv_filter.header_per_msdu = 1;
  4888. htt_tlv_filter.enable_fp =
  4889. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4890. htt_tlv_filter.enable_md = 0;
  4891. htt_tlv_filter.enable_mo =
  4892. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4893. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4894. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4895. if (pdev->mcopy_mode)
  4896. htt_tlv_filter.fp_data_filter = 0;
  4897. else
  4898. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4899. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4900. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4901. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4902. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4903. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4904. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4905. pdev, mac_id,
  4906. htt_tlv_filter);
  4907. if (status != QDF_STATUS_SUCCESS) {
  4908. dp_err("Failed to send tlv filter for monitor mode rings");
  4909. return status;
  4910. }
  4911. }
  4912. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  4913. htt_tlv_filter.mpdu_start = 1;
  4914. htt_tlv_filter.msdu_start = 0;
  4915. htt_tlv_filter.packet = 0;
  4916. htt_tlv_filter.msdu_end = 0;
  4917. htt_tlv_filter.mpdu_end = 0;
  4918. htt_tlv_filter.attention = 0;
  4919. htt_tlv_filter.ppdu_start = 1;
  4920. htt_tlv_filter.ppdu_end = 1;
  4921. htt_tlv_filter.ppdu_end_user_stats = 1;
  4922. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4923. htt_tlv_filter.ppdu_end_status_done = 1;
  4924. htt_tlv_filter.enable_fp = 1;
  4925. htt_tlv_filter.enable_md = 0;
  4926. htt_tlv_filter.enable_mo = 1;
  4927. if (pdev->mcopy_mode) {
  4928. htt_tlv_filter.packet_header = 1;
  4929. }
  4930. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4931. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4932. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4933. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4934. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4935. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4936. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4937. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4938. pdev->pdev_id);
  4939. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4940. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4941. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4942. }
  4943. return status;
  4944. }
  4945. /**
  4946. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  4947. * @vdev_handle: Datapath VDEV handle
  4948. * @smart_monitor: Flag to denote if its smart monitor mode
  4949. *
  4950. * Return: 0 on success, not 0 on failure
  4951. */
  4952. static QDF_STATUS dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  4953. uint8_t smart_monitor)
  4954. {
  4955. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4956. struct dp_pdev *pdev;
  4957. qdf_assert(vdev);
  4958. pdev = vdev->pdev;
  4959. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4960. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  4961. pdev, pdev->pdev_id, pdev->soc, vdev);
  4962. /*Check if current pdev's monitor_vdev exists */
  4963. if (pdev->monitor_configured) {
  4964. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4965. "monitor vap already created vdev=%pK\n", vdev);
  4966. qdf_assert(vdev);
  4967. return QDF_STATUS_E_RESOURCES;
  4968. }
  4969. pdev->monitor_vdev = vdev;
  4970. pdev->monitor_configured = true;
  4971. /* If smart monitor mode, do not configure monitor ring */
  4972. if (smart_monitor)
  4973. return QDF_STATUS_SUCCESS;
  4974. return dp_pdev_configure_monitor_rings(pdev);
  4975. }
  4976. /**
  4977. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  4978. * @pdev_handle: Datapath PDEV handle
  4979. * @filter_val: Flag to select Filter for monitor mode
  4980. * Return: 0 on success, not 0 on failure
  4981. */
  4982. static QDF_STATUS
  4983. dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  4984. struct cdp_monitor_filter *filter_val)
  4985. {
  4986. /* Many monitor VAPs can exists in a system but only one can be up at
  4987. * anytime
  4988. */
  4989. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4990. struct dp_vdev *vdev = pdev->monitor_vdev;
  4991. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4992. struct dp_soc *soc;
  4993. uint8_t pdev_id;
  4994. int mac_id;
  4995. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4996. pdev_id = pdev->pdev_id;
  4997. soc = pdev->soc;
  4998. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4999. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  5000. pdev, pdev_id, soc, vdev);
  5001. /*Check if current pdev's monitor_vdev exists */
  5002. if (!pdev->monitor_vdev) {
  5003. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5004. "vdev=%pK", vdev);
  5005. qdf_assert(vdev);
  5006. }
  5007. /* update filter mode, type in pdev structure */
  5008. pdev->mon_filter_mode = filter_val->mode;
  5009. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  5010. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  5011. pdev->fp_data_filter = filter_val->fp_data;
  5012. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  5013. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  5014. pdev->mo_data_filter = filter_val->mo_data;
  5015. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  5016. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  5017. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  5018. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  5019. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  5020. pdev->mo_data_filter);
  5021. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5022. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5023. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5024. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5025. pdev, mac_id,
  5026. htt_tlv_filter);
  5027. if (status != QDF_STATUS_SUCCESS) {
  5028. dp_err("Failed to send tlv filter for monitor mode rings");
  5029. return status;
  5030. }
  5031. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5032. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5033. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5034. }
  5035. htt_tlv_filter.mpdu_start = 1;
  5036. htt_tlv_filter.msdu_start = 1;
  5037. htt_tlv_filter.packet = 1;
  5038. htt_tlv_filter.msdu_end = 1;
  5039. htt_tlv_filter.mpdu_end = 1;
  5040. htt_tlv_filter.packet_header = 1;
  5041. htt_tlv_filter.attention = 1;
  5042. htt_tlv_filter.ppdu_start = 0;
  5043. htt_tlv_filter.ppdu_end = 0;
  5044. htt_tlv_filter.ppdu_end_user_stats = 0;
  5045. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  5046. htt_tlv_filter.ppdu_end_status_done = 0;
  5047. htt_tlv_filter.header_per_msdu = 1;
  5048. htt_tlv_filter.enable_fp =
  5049. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  5050. htt_tlv_filter.enable_md = 0;
  5051. htt_tlv_filter.enable_mo =
  5052. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  5053. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  5054. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  5055. if (pdev->mcopy_mode)
  5056. htt_tlv_filter.fp_data_filter = 0;
  5057. else
  5058. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  5059. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  5060. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  5061. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  5062. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5063. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5064. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5065. pdev, mac_id,
  5066. htt_tlv_filter);
  5067. if (status != QDF_STATUS_SUCCESS) {
  5068. dp_err("Failed to send tlv filter for monitor mode rings");
  5069. return status;
  5070. }
  5071. }
  5072. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5073. htt_tlv_filter.mpdu_start = 1;
  5074. htt_tlv_filter.msdu_start = 0;
  5075. htt_tlv_filter.packet = 0;
  5076. htt_tlv_filter.msdu_end = 0;
  5077. htt_tlv_filter.mpdu_end = 0;
  5078. htt_tlv_filter.attention = 0;
  5079. htt_tlv_filter.ppdu_start = 1;
  5080. htt_tlv_filter.ppdu_end = 1;
  5081. htt_tlv_filter.ppdu_end_user_stats = 1;
  5082. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5083. htt_tlv_filter.ppdu_end_status_done = 1;
  5084. htt_tlv_filter.enable_fp = 1;
  5085. htt_tlv_filter.enable_md = 0;
  5086. htt_tlv_filter.enable_mo = 1;
  5087. if (pdev->mcopy_mode) {
  5088. htt_tlv_filter.packet_header = 1;
  5089. }
  5090. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5091. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5092. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5093. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5094. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5095. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5096. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5097. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5098. pdev->pdev_id);
  5099. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5100. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5101. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5102. }
  5103. return QDF_STATUS_SUCCESS;
  5104. }
  5105. /**
  5106. * dp_get_pdev_id_frm_pdev() - get pdev_id
  5107. * @pdev_handle: Datapath PDEV handle
  5108. *
  5109. * Return: pdev_id
  5110. */
  5111. static
  5112. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  5113. {
  5114. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5115. return pdev->pdev_id;
  5116. }
  5117. /**
  5118. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  5119. * @pdev_handle: Datapath PDEV handle
  5120. * @chan_noise_floor: Channel Noise Floor
  5121. *
  5122. * Return: void
  5123. */
  5124. static
  5125. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  5126. int16_t chan_noise_floor)
  5127. {
  5128. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5129. pdev->chan_noise_floor = chan_noise_floor;
  5130. }
  5131. /**
  5132. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  5133. * @vdev_handle: Datapath VDEV handle
  5134. * Return: true on ucast filter flag set
  5135. */
  5136. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  5137. {
  5138. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5139. struct dp_pdev *pdev;
  5140. pdev = vdev->pdev;
  5141. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  5142. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  5143. return true;
  5144. return false;
  5145. }
  5146. /**
  5147. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  5148. * @vdev_handle: Datapath VDEV handle
  5149. * Return: true on mcast filter flag set
  5150. */
  5151. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  5152. {
  5153. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5154. struct dp_pdev *pdev;
  5155. pdev = vdev->pdev;
  5156. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  5157. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  5158. return true;
  5159. return false;
  5160. }
  5161. /**
  5162. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  5163. * @vdev_handle: Datapath VDEV handle
  5164. * Return: true on non data filter flag set
  5165. */
  5166. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  5167. {
  5168. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5169. struct dp_pdev *pdev;
  5170. pdev = vdev->pdev;
  5171. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  5172. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  5173. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  5174. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  5175. return true;
  5176. }
  5177. }
  5178. return false;
  5179. }
  5180. #ifdef MESH_MODE_SUPPORT
  5181. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  5182. {
  5183. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5184. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5185. FL("val %d"), val);
  5186. vdev->mesh_vdev = val;
  5187. }
  5188. /*
  5189. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  5190. * @vdev_hdl: virtual device object
  5191. * @val: value to be set
  5192. *
  5193. * Return: void
  5194. */
  5195. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  5196. {
  5197. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5198. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5199. FL("val %d"), val);
  5200. vdev->mesh_rx_filter = val;
  5201. }
  5202. #endif
  5203. /*
  5204. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  5205. * Current scope is bar received count
  5206. *
  5207. * @pdev_handle: DP_PDEV handle
  5208. *
  5209. * Return: void
  5210. */
  5211. #define STATS_PROC_TIMEOUT (HZ/1000)
  5212. static void
  5213. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  5214. {
  5215. struct dp_vdev *vdev;
  5216. struct dp_peer *peer;
  5217. uint32_t waitcnt;
  5218. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5219. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5220. if (!peer) {
  5221. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5222. FL("DP Invalid Peer refernce"));
  5223. return;
  5224. }
  5225. if (peer->delete_in_progress) {
  5226. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5227. FL("DP Peer deletion in progress"));
  5228. continue;
  5229. }
  5230. qdf_atomic_inc(&peer->ref_cnt);
  5231. waitcnt = 0;
  5232. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  5233. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  5234. && waitcnt < 10) {
  5235. schedule_timeout_interruptible(
  5236. STATS_PROC_TIMEOUT);
  5237. waitcnt++;
  5238. }
  5239. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  5240. dp_peer_unref_delete(peer);
  5241. }
  5242. }
  5243. }
  5244. /**
  5245. * dp_rx_bar_stats_cb(): BAR received stats callback
  5246. * @soc: SOC handle
  5247. * @cb_ctxt: Call back context
  5248. * @reo_status: Reo status
  5249. *
  5250. * return: void
  5251. */
  5252. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  5253. union hal_reo_status *reo_status)
  5254. {
  5255. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  5256. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  5257. if (!qdf_atomic_read(&soc->cmn_init_done))
  5258. return;
  5259. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  5260. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  5261. queue_status->header.status);
  5262. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5263. return;
  5264. }
  5265. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  5266. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5267. }
  5268. /**
  5269. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  5270. * @vdev: DP VDEV handle
  5271. *
  5272. * return: void
  5273. */
  5274. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  5275. struct cdp_vdev_stats *vdev_stats)
  5276. {
  5277. struct dp_peer *peer = NULL;
  5278. struct dp_soc *soc = NULL;
  5279. if (!vdev || !vdev->pdev)
  5280. return;
  5281. soc = vdev->pdev->soc;
  5282. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  5283. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  5284. dp_update_vdev_stats(vdev_stats, peer);
  5285. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5286. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5287. vdev_stats, vdev->vdev_id,
  5288. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5289. #endif
  5290. }
  5291. /**
  5292. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  5293. * @pdev: DP PDEV handle
  5294. *
  5295. * return: void
  5296. */
  5297. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  5298. {
  5299. struct dp_vdev *vdev = NULL;
  5300. struct dp_soc *soc;
  5301. struct cdp_vdev_stats *vdev_stats =
  5302. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5303. if (!vdev_stats) {
  5304. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5305. "DP alloc failure - unable to get alloc vdev stats");
  5306. return;
  5307. }
  5308. qdf_mem_zero(&pdev->stats.tx, sizeof(pdev->stats.tx));
  5309. qdf_mem_zero(&pdev->stats.rx, sizeof(pdev->stats.rx));
  5310. qdf_mem_zero(&pdev->stats.tx_i, sizeof(pdev->stats.tx_i));
  5311. if (pdev->mcopy_mode)
  5312. DP_UPDATE_STATS(pdev, pdev->invalid_peer);
  5313. soc = pdev->soc;
  5314. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5315. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  5316. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5317. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5318. dp_update_pdev_stats(pdev, vdev_stats);
  5319. dp_update_pdev_ingress_stats(pdev, vdev);
  5320. }
  5321. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  5322. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5323. qdf_mem_free(vdev_stats);
  5324. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5325. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  5326. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  5327. #endif
  5328. }
  5329. /**
  5330. * dp_vdev_getstats() - get vdev packet level stats
  5331. * @vdev_handle: Datapath VDEV handle
  5332. * @stats: cdp network device stats structure
  5333. *
  5334. * Return: void
  5335. */
  5336. static void dp_vdev_getstats(void *vdev_handle,
  5337. struct cdp_dev_stats *stats)
  5338. {
  5339. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5340. struct dp_pdev *pdev;
  5341. struct dp_soc *soc;
  5342. struct cdp_vdev_stats *vdev_stats;
  5343. if (!vdev)
  5344. return;
  5345. pdev = vdev->pdev;
  5346. if (!pdev)
  5347. return;
  5348. soc = pdev->soc;
  5349. vdev_stats = qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5350. if (!vdev_stats) {
  5351. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5352. "DP alloc failure - unable to get alloc vdev stats");
  5353. return;
  5354. }
  5355. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5356. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5357. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5358. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  5359. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  5360. stats->tx_errors = vdev_stats->tx.tx_failed +
  5361. vdev_stats->tx_i.dropped.dropped_pkt.num;
  5362. stats->tx_dropped = stats->tx_errors;
  5363. stats->rx_packets = vdev_stats->rx.unicast.num +
  5364. vdev_stats->rx.multicast.num +
  5365. vdev_stats->rx.bcast.num;
  5366. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  5367. vdev_stats->rx.multicast.bytes +
  5368. vdev_stats->rx.bcast.bytes;
  5369. }
  5370. /**
  5371. * dp_pdev_getstats() - get pdev packet level stats
  5372. * @pdev_handle: Datapath PDEV handle
  5373. * @stats: cdp network device stats structure
  5374. *
  5375. * Return: void
  5376. */
  5377. static void dp_pdev_getstats(void *pdev_handle,
  5378. struct cdp_dev_stats *stats)
  5379. {
  5380. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5381. dp_aggregate_pdev_stats(pdev);
  5382. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  5383. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  5384. stats->tx_errors = pdev->stats.tx.tx_failed +
  5385. pdev->stats.tx_i.dropped.dropped_pkt.num;
  5386. stats->tx_dropped = stats->tx_errors;
  5387. stats->rx_packets = pdev->stats.rx.unicast.num +
  5388. pdev->stats.rx.multicast.num +
  5389. pdev->stats.rx.bcast.num;
  5390. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  5391. pdev->stats.rx.multicast.bytes +
  5392. pdev->stats.rx.bcast.bytes;
  5393. }
  5394. /**
  5395. * dp_get_device_stats() - get interface level packet stats
  5396. * @handle: device handle
  5397. * @stats: cdp network device stats structure
  5398. * @type: device type pdev/vdev
  5399. *
  5400. * Return: void
  5401. */
  5402. static void dp_get_device_stats(void *handle,
  5403. struct cdp_dev_stats *stats, uint8_t type)
  5404. {
  5405. switch (type) {
  5406. case UPDATE_VDEV_STATS:
  5407. dp_vdev_getstats(handle, stats);
  5408. break;
  5409. case UPDATE_PDEV_STATS:
  5410. dp_pdev_getstats(handle, stats);
  5411. break;
  5412. default:
  5413. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5414. "apstats cannot be updated for this input "
  5415. "type %d", type);
  5416. break;
  5417. }
  5418. }
  5419. /**
  5420. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  5421. * @pdev: DP_PDEV Handle
  5422. *
  5423. * Return:void
  5424. */
  5425. static inline void
  5426. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  5427. {
  5428. uint8_t index = 0;
  5429. DP_PRINT_STATS("PDEV Tx Stats:\n");
  5430. DP_PRINT_STATS("Received From Stack:");
  5431. DP_PRINT_STATS(" Packets = %d",
  5432. pdev->stats.tx_i.rcvd.num);
  5433. DP_PRINT_STATS(" Bytes = %llu",
  5434. pdev->stats.tx_i.rcvd.bytes);
  5435. DP_PRINT_STATS("Processed:");
  5436. DP_PRINT_STATS(" Packets = %d",
  5437. pdev->stats.tx_i.processed.num);
  5438. DP_PRINT_STATS(" Bytes = %llu",
  5439. pdev->stats.tx_i.processed.bytes);
  5440. DP_PRINT_STATS("Total Completions:");
  5441. DP_PRINT_STATS(" Packets = %u",
  5442. pdev->stats.tx.comp_pkt.num);
  5443. DP_PRINT_STATS(" Bytes = %llu",
  5444. pdev->stats.tx.comp_pkt.bytes);
  5445. DP_PRINT_STATS("Successful Completions:");
  5446. DP_PRINT_STATS(" Packets = %u",
  5447. pdev->stats.tx.tx_success.num);
  5448. DP_PRINT_STATS(" Bytes = %llu",
  5449. pdev->stats.tx.tx_success.bytes);
  5450. DP_PRINT_STATS("Dropped:");
  5451. DP_PRINT_STATS(" Total = %d",
  5452. pdev->stats.tx_i.dropped.dropped_pkt.num);
  5453. DP_PRINT_STATS(" Dma_map_error = %d",
  5454. pdev->stats.tx_i.dropped.dma_error);
  5455. DP_PRINT_STATS(" Ring Full = %d",
  5456. pdev->stats.tx_i.dropped.ring_full);
  5457. DP_PRINT_STATS(" Descriptor Not available = %d",
  5458. pdev->stats.tx_i.dropped.desc_na.num);
  5459. DP_PRINT_STATS(" HW enqueue failed= %d",
  5460. pdev->stats.tx_i.dropped.enqueue_fail);
  5461. DP_PRINT_STATS(" Resources Full = %d",
  5462. pdev->stats.tx_i.dropped.res_full);
  5463. DP_PRINT_STATS(" FW removed Pkts = %u",
  5464. pdev->stats.tx.dropped.fw_rem.num);
  5465. DP_PRINT_STATS(" FW removed bytes= %llu",
  5466. pdev->stats.tx.dropped.fw_rem.bytes);
  5467. DP_PRINT_STATS(" FW removed transmitted = %d",
  5468. pdev->stats.tx.dropped.fw_rem_tx);
  5469. DP_PRINT_STATS(" FW removed untransmitted = %d",
  5470. pdev->stats.tx.dropped.fw_rem_notx);
  5471. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  5472. pdev->stats.tx.dropped.fw_reason1);
  5473. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  5474. pdev->stats.tx.dropped.fw_reason2);
  5475. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  5476. pdev->stats.tx.dropped.fw_reason3);
  5477. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  5478. pdev->stats.tx.dropped.age_out);
  5479. DP_PRINT_STATS(" headroom insufficient = %d",
  5480. pdev->stats.tx_i.dropped.headroom_insufficient);
  5481. DP_PRINT_STATS(" Multicast:");
  5482. DP_PRINT_STATS(" Packets: %u",
  5483. pdev->stats.tx.mcast.num);
  5484. DP_PRINT_STATS(" Bytes: %llu",
  5485. pdev->stats.tx.mcast.bytes);
  5486. DP_PRINT_STATS("Scatter Gather:");
  5487. DP_PRINT_STATS(" Packets = %d",
  5488. pdev->stats.tx_i.sg.sg_pkt.num);
  5489. DP_PRINT_STATS(" Bytes = %llu",
  5490. pdev->stats.tx_i.sg.sg_pkt.bytes);
  5491. DP_PRINT_STATS(" Dropped By Host = %d",
  5492. pdev->stats.tx_i.sg.dropped_host.num);
  5493. DP_PRINT_STATS(" Dropped By Target = %d",
  5494. pdev->stats.tx_i.sg.dropped_target);
  5495. DP_PRINT_STATS("TSO:");
  5496. DP_PRINT_STATS(" Number of Segments = %d",
  5497. pdev->stats.tx_i.tso.num_seg);
  5498. DP_PRINT_STATS(" Packets = %d",
  5499. pdev->stats.tx_i.tso.tso_pkt.num);
  5500. DP_PRINT_STATS(" Bytes = %llu",
  5501. pdev->stats.tx_i.tso.tso_pkt.bytes);
  5502. DP_PRINT_STATS(" Dropped By Host = %d",
  5503. pdev->stats.tx_i.tso.dropped_host.num);
  5504. DP_PRINT_STATS("Mcast Enhancement:");
  5505. DP_PRINT_STATS(" Packets = %d",
  5506. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  5507. DP_PRINT_STATS(" Bytes = %llu",
  5508. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  5509. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  5510. pdev->stats.tx_i.mcast_en.dropped_map_error);
  5511. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  5512. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  5513. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  5514. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  5515. DP_PRINT_STATS(" Unicast sent = %d",
  5516. pdev->stats.tx_i.mcast_en.ucast);
  5517. DP_PRINT_STATS("Raw:");
  5518. DP_PRINT_STATS(" Packets = %d",
  5519. pdev->stats.tx_i.raw.raw_pkt.num);
  5520. DP_PRINT_STATS(" Bytes = %llu",
  5521. pdev->stats.tx_i.raw.raw_pkt.bytes);
  5522. DP_PRINT_STATS(" DMA map error = %d",
  5523. pdev->stats.tx_i.raw.dma_map_error);
  5524. DP_PRINT_STATS("Reinjected:");
  5525. DP_PRINT_STATS(" Packets = %d",
  5526. pdev->stats.tx_i.reinject_pkts.num);
  5527. DP_PRINT_STATS(" Bytes = %llu\n",
  5528. pdev->stats.tx_i.reinject_pkts.bytes);
  5529. DP_PRINT_STATS("Inspected:");
  5530. DP_PRINT_STATS(" Packets = %d",
  5531. pdev->stats.tx_i.inspect_pkts.num);
  5532. DP_PRINT_STATS(" Bytes = %llu",
  5533. pdev->stats.tx_i.inspect_pkts.bytes);
  5534. DP_PRINT_STATS("Nawds Multicast:");
  5535. DP_PRINT_STATS(" Packets = %d",
  5536. pdev->stats.tx_i.nawds_mcast.num);
  5537. DP_PRINT_STATS(" Bytes = %llu",
  5538. pdev->stats.tx_i.nawds_mcast.bytes);
  5539. DP_PRINT_STATS("CCE Classified:");
  5540. DP_PRINT_STATS(" CCE Classified Packets: %u",
  5541. pdev->stats.tx_i.cce_classified);
  5542. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  5543. pdev->stats.tx_i.cce_classified_raw);
  5544. DP_PRINT_STATS("Mesh stats:");
  5545. DP_PRINT_STATS(" frames to firmware: %u",
  5546. pdev->stats.tx_i.mesh.exception_fw);
  5547. DP_PRINT_STATS(" completions from fw: %u",
  5548. pdev->stats.tx_i.mesh.completion_fw);
  5549. DP_PRINT_STATS("PPDU stats counter");
  5550. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  5551. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  5552. pdev->stats.ppdu_stats_counter[index]);
  5553. }
  5554. }
  5555. /**
  5556. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  5557. * @pdev: DP_PDEV Handle
  5558. *
  5559. * Return: void
  5560. */
  5561. static inline void
  5562. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  5563. {
  5564. DP_PRINT_STATS("PDEV Rx Stats:\n");
  5565. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  5566. DP_PRINT_STATS(" Packets = %d %d %d %d",
  5567. pdev->stats.rx.rcvd_reo[0].num,
  5568. pdev->stats.rx.rcvd_reo[1].num,
  5569. pdev->stats.rx.rcvd_reo[2].num,
  5570. pdev->stats.rx.rcvd_reo[3].num);
  5571. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  5572. pdev->stats.rx.rcvd_reo[0].bytes,
  5573. pdev->stats.rx.rcvd_reo[1].bytes,
  5574. pdev->stats.rx.rcvd_reo[2].bytes,
  5575. pdev->stats.rx.rcvd_reo[3].bytes);
  5576. DP_PRINT_STATS("Replenished:");
  5577. DP_PRINT_STATS(" Packets = %d",
  5578. pdev->stats.replenish.pkts.num);
  5579. DP_PRINT_STATS(" Bytes = %llu",
  5580. pdev->stats.replenish.pkts.bytes);
  5581. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  5582. pdev->stats.buf_freelist);
  5583. DP_PRINT_STATS(" Low threshold intr = %d",
  5584. pdev->stats.replenish.low_thresh_intrs);
  5585. DP_PRINT_STATS("Dropped:");
  5586. DP_PRINT_STATS(" msdu_not_done = %d",
  5587. pdev->stats.dropped.msdu_not_done);
  5588. DP_PRINT_STATS(" mon_rx_drop = %d",
  5589. pdev->stats.dropped.mon_rx_drop);
  5590. DP_PRINT_STATS(" mec_drop = %d",
  5591. pdev->stats.rx.mec_drop.num);
  5592. DP_PRINT_STATS(" Bytes = %llu",
  5593. pdev->stats.rx.mec_drop.bytes);
  5594. DP_PRINT_STATS("Sent To Stack:");
  5595. DP_PRINT_STATS(" Packets = %d",
  5596. pdev->stats.rx.to_stack.num);
  5597. DP_PRINT_STATS(" Bytes = %llu",
  5598. pdev->stats.rx.to_stack.bytes);
  5599. DP_PRINT_STATS("Multicast/Broadcast:");
  5600. DP_PRINT_STATS(" Packets = %d",
  5601. pdev->stats.rx.multicast.num);
  5602. DP_PRINT_STATS(" Bytes = %llu",
  5603. pdev->stats.rx.multicast.bytes);
  5604. DP_PRINT_STATS("Errors:");
  5605. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  5606. pdev->stats.replenish.rxdma_err);
  5607. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  5608. pdev->stats.err.desc_alloc_fail);
  5609. DP_PRINT_STATS(" IP checksum error = %d",
  5610. pdev->stats.err.ip_csum_err);
  5611. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  5612. pdev->stats.err.tcp_udp_csum_err);
  5613. /* Get bar_recv_cnt */
  5614. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  5615. DP_PRINT_STATS("BAR Received Count: = %d",
  5616. pdev->stats.rx.bar_recv_cnt);
  5617. }
  5618. /**
  5619. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  5620. * @pdev: DP_PDEV Handle
  5621. *
  5622. * Return: void
  5623. */
  5624. static inline void
  5625. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  5626. {
  5627. struct cdp_pdev_mon_stats *rx_mon_stats;
  5628. rx_mon_stats = &pdev->rx_mon_stats;
  5629. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  5630. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  5631. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  5632. rx_mon_stats->status_ppdu_done);
  5633. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  5634. rx_mon_stats->dest_ppdu_done);
  5635. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  5636. rx_mon_stats->dest_mpdu_done);
  5637. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  5638. rx_mon_stats->dest_mpdu_drop);
  5639. DP_PRINT_STATS("dup_mon_linkdesc_cnt = %d",
  5640. rx_mon_stats->dup_mon_linkdesc_cnt);
  5641. DP_PRINT_STATS("dup_mon_buf_cnt = %d",
  5642. rx_mon_stats->dup_mon_buf_cnt);
  5643. }
  5644. /**
  5645. * dp_print_soc_tx_stats(): Print SOC level stats
  5646. * @soc DP_SOC Handle
  5647. *
  5648. * Return: void
  5649. */
  5650. static inline void
  5651. dp_print_soc_tx_stats(struct dp_soc *soc)
  5652. {
  5653. uint8_t desc_pool_id;
  5654. soc->stats.tx.desc_in_use = 0;
  5655. DP_PRINT_STATS("SOC Tx Stats:\n");
  5656. for (desc_pool_id = 0;
  5657. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5658. desc_pool_id++)
  5659. soc->stats.tx.desc_in_use +=
  5660. soc->tx_desc[desc_pool_id].num_allocated;
  5661. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  5662. soc->stats.tx.desc_in_use);
  5663. DP_PRINT_STATS("Tx Invalid peer:");
  5664. DP_PRINT_STATS(" Packets = %d",
  5665. soc->stats.tx.tx_invalid_peer.num);
  5666. DP_PRINT_STATS(" Bytes = %llu",
  5667. soc->stats.tx.tx_invalid_peer.bytes);
  5668. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  5669. soc->stats.tx.tcl_ring_full[0],
  5670. soc->stats.tx.tcl_ring_full[1],
  5671. soc->stats.tx.tcl_ring_full[2]);
  5672. }
  5673. /**
  5674. * dp_print_soc_rx_stats: Print SOC level Rx stats
  5675. * @soc: DP_SOC Handle
  5676. *
  5677. * Return:void
  5678. */
  5679. static inline void
  5680. dp_print_soc_rx_stats(struct dp_soc *soc)
  5681. {
  5682. uint32_t i;
  5683. char reo_error[DP_REO_ERR_LENGTH];
  5684. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  5685. uint8_t index = 0;
  5686. DP_PRINT_STATS("No of AST Entries = %d", soc->num_ast_entries);
  5687. DP_PRINT_STATS("SOC Rx Stats:\n");
  5688. DP_PRINT_STATS("Fragmented packets: %u",
  5689. soc->stats.rx.rx_frags);
  5690. DP_PRINT_STATS("Reo reinjected packets: %u",
  5691. soc->stats.rx.reo_reinject);
  5692. DP_PRINT_STATS("Errors:\n");
  5693. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  5694. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  5695. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  5696. DP_PRINT_STATS("Invalid RBM = %d",
  5697. soc->stats.rx.err.invalid_rbm);
  5698. DP_PRINT_STATS("Invalid Vdev = %d",
  5699. soc->stats.rx.err.invalid_vdev);
  5700. DP_PRINT_STATS("Invalid Pdev = %d",
  5701. soc->stats.rx.err.invalid_pdev);
  5702. DP_PRINT_STATS("Invalid Peer = %d",
  5703. soc->stats.rx.err.rx_invalid_peer.num);
  5704. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  5705. soc->stats.rx.err.hal_ring_access_fail);
  5706. DP_PRINT_STATS("RX frags: %d", soc->stats.rx.rx_frags);
  5707. DP_PRINT_STATS("RX frag wait: %d", soc->stats.rx.rx_frag_wait);
  5708. DP_PRINT_STATS("RX frag err: %d", soc->stats.rx.rx_frag_err);
  5709. DP_PRINT_STATS("RX HP out_of_sync: %d", soc->stats.rx.hp_oos);
  5710. DP_PRINT_STATS("RX DUP DESC: %d",
  5711. soc->stats.rx.err.hal_reo_dest_dup);
  5712. DP_PRINT_STATS("RX REL DUP DESC: %d",
  5713. soc->stats.rx.err.hal_wbm_rel_dup);
  5714. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  5715. index += qdf_snprint(&rxdma_error[index],
  5716. DP_RXDMA_ERR_LENGTH - index,
  5717. " %d", soc->stats.rx.err.rxdma_error[i]);
  5718. }
  5719. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  5720. rxdma_error);
  5721. index = 0;
  5722. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  5723. index += qdf_snprint(&reo_error[index],
  5724. DP_REO_ERR_LENGTH - index,
  5725. " %d", soc->stats.rx.err.reo_error[i]);
  5726. }
  5727. DP_PRINT_STATS("REO Error(0-14):%s",
  5728. reo_error);
  5729. }
  5730. /**
  5731. * dp_srng_get_str_from_ring_type() - Return string name for a ring
  5732. * @ring_type: Ring
  5733. *
  5734. * Return: char const pointer
  5735. */
  5736. static inline const
  5737. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  5738. {
  5739. switch (ring_type) {
  5740. case REO_DST:
  5741. return "Reo_dst";
  5742. case REO_EXCEPTION:
  5743. return "Reo_exception";
  5744. case REO_CMD:
  5745. return "Reo_cmd";
  5746. case REO_REINJECT:
  5747. return "Reo_reinject";
  5748. case REO_STATUS:
  5749. return "Reo_status";
  5750. case WBM2SW_RELEASE:
  5751. return "wbm2sw_release";
  5752. case TCL_DATA:
  5753. return "tcl_data";
  5754. case TCL_CMD:
  5755. return "tcl_cmd";
  5756. case TCL_STATUS:
  5757. return "tcl_status";
  5758. case SW2WBM_RELEASE:
  5759. return "sw2wbm_release";
  5760. case RXDMA_BUF:
  5761. return "Rxdma_buf";
  5762. case RXDMA_DST:
  5763. return "Rxdma_dst";
  5764. case RXDMA_MONITOR_BUF:
  5765. return "Rxdma_monitor_buf";
  5766. case RXDMA_MONITOR_DESC:
  5767. return "Rxdma_monitor_desc";
  5768. case RXDMA_MONITOR_STATUS:
  5769. return "Rxdma_monitor_status";
  5770. default:
  5771. dp_err("Invalid ring type");
  5772. break;
  5773. }
  5774. return "Invalid";
  5775. }
  5776. /**
  5777. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  5778. * @soc: DP_SOC handle
  5779. * @srng: DP_SRNG handle
  5780. * @ring_name: SRNG name
  5781. * @ring_type: srng src/dst ring
  5782. *
  5783. * Return: void
  5784. */
  5785. static void
  5786. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  5787. enum hal_ring_type ring_type)
  5788. {
  5789. uint32_t tailp;
  5790. uint32_t headp;
  5791. int32_t hw_headp = -1;
  5792. int32_t hw_tailp = -1;
  5793. const char *ring_name;
  5794. struct hal_soc *hal_soc;
  5795. if (soc && srng && srng->hal_srng) {
  5796. hal_soc = (struct hal_soc *)soc->hal_soc;
  5797. ring_name = dp_srng_get_str_from_hal_ring_type(ring_type);
  5798. hal_get_sw_hptp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  5799. DP_PRINT_STATS("%s:SW:Head pointer = %d Tail Pointer = %d\n",
  5800. ring_name, headp, tailp);
  5801. hal_get_hw_hptp(hal_soc, srng->hal_srng, &hw_headp,
  5802. &hw_tailp, ring_type);
  5803. DP_PRINT_STATS("%s:HW:Head pointer = %d Tail Pointer = %d\n",
  5804. ring_name, hw_headp, hw_tailp);
  5805. }
  5806. }
  5807. /**
  5808. * dp_print_mon_ring_stats_from_hal() - Print stat for monitor rings based
  5809. * on target
  5810. * @pdev: physical device handle
  5811. * @mac_id: mac id
  5812. *
  5813. * Return: void
  5814. */
  5815. static inline
  5816. void dp_print_mon_ring_stat_from_hal(struct dp_pdev *pdev, uint8_t mac_id)
  5817. {
  5818. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable) {
  5819. dp_print_ring_stat_from_hal(pdev->soc,
  5820. &pdev->rxdma_mon_buf_ring[mac_id],
  5821. RXDMA_MONITOR_BUF);
  5822. dp_print_ring_stat_from_hal(pdev->soc,
  5823. &pdev->rxdma_mon_dst_ring[mac_id],
  5824. RXDMA_MONITOR_DST);
  5825. dp_print_ring_stat_from_hal(pdev->soc,
  5826. &pdev->rxdma_mon_desc_ring[mac_id],
  5827. RXDMA_MONITOR_DESC);
  5828. }
  5829. dp_print_ring_stat_from_hal(pdev->soc,
  5830. &pdev->rxdma_mon_status_ring[mac_id],
  5831. RXDMA_MONITOR_STATUS);
  5832. }
  5833. /**
  5834. * dp_print_ring_stats(): Print tail and head pointer
  5835. * @pdev: DP_PDEV handle
  5836. *
  5837. * Return:void
  5838. */
  5839. static inline void
  5840. dp_print_ring_stats(struct dp_pdev *pdev)
  5841. {
  5842. uint32_t i;
  5843. int mac_id;
  5844. dp_print_ring_stat_from_hal(pdev->soc,
  5845. &pdev->soc->reo_exception_ring,
  5846. REO_EXCEPTION);
  5847. dp_print_ring_stat_from_hal(pdev->soc,
  5848. &pdev->soc->reo_reinject_ring,
  5849. REO_REINJECT);
  5850. dp_print_ring_stat_from_hal(pdev->soc,
  5851. &pdev->soc->reo_cmd_ring,
  5852. REO_CMD);
  5853. dp_print_ring_stat_from_hal(pdev->soc,
  5854. &pdev->soc->reo_status_ring,
  5855. REO_STATUS);
  5856. dp_print_ring_stat_from_hal(pdev->soc,
  5857. &pdev->soc->rx_rel_ring,
  5858. WBM2SW_RELEASE);
  5859. dp_print_ring_stat_from_hal(pdev->soc,
  5860. &pdev->soc->tcl_cmd_ring,
  5861. TCL_CMD);
  5862. dp_print_ring_stat_from_hal(pdev->soc,
  5863. &pdev->soc->tcl_status_ring,
  5864. TCL_STATUS);
  5865. dp_print_ring_stat_from_hal(pdev->soc,
  5866. &pdev->soc->wbm_desc_rel_ring,
  5867. SW2WBM_RELEASE);
  5868. for (i = 0; i < MAX_REO_DEST_RINGS; i++)
  5869. dp_print_ring_stat_from_hal(pdev->soc,
  5870. &pdev->soc->reo_dest_ring[i],
  5871. REO_DST);
  5872. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++)
  5873. dp_print_ring_stat_from_hal(pdev->soc,
  5874. &pdev->soc->tcl_data_ring[i],
  5875. TCL_DATA);
  5876. for (i = 0; i < MAX_TCL_DATA_RINGS; i++)
  5877. dp_print_ring_stat_from_hal(pdev->soc,
  5878. &pdev->soc->tx_comp_ring[i],
  5879. WBM2SW_RELEASE);
  5880. dp_print_ring_stat_from_hal(pdev->soc,
  5881. &pdev->rx_refill_buf_ring,
  5882. RXDMA_BUF);
  5883. dp_print_ring_stat_from_hal(pdev->soc,
  5884. &pdev->rx_refill_buf_ring2,
  5885. RXDMA_BUF);
  5886. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  5887. dp_print_ring_stat_from_hal(pdev->soc,
  5888. &pdev->rx_mac_buf_ring[i],
  5889. RXDMA_BUF);
  5890. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++)
  5891. dp_print_mon_ring_stat_from_hal(pdev, mac_id);
  5892. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++)
  5893. dp_print_ring_stat_from_hal(pdev->soc,
  5894. &pdev->rxdma_err_dst_ring[i],
  5895. RXDMA_DST);
  5896. }
  5897. /**
  5898. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  5899. * @vdev: DP_VDEV handle
  5900. *
  5901. * Return:void
  5902. */
  5903. static inline void
  5904. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  5905. {
  5906. struct dp_peer *peer = NULL;
  5907. if (!vdev || !vdev->pdev)
  5908. return;
  5909. DP_STATS_CLR(vdev->pdev);
  5910. DP_STATS_CLR(vdev->pdev->soc);
  5911. DP_STATS_CLR(vdev);
  5912. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5913. if (!peer)
  5914. return;
  5915. DP_STATS_CLR(peer);
  5916. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5917. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5918. &peer->stats, peer->peer_ids[0],
  5919. UPDATE_PEER_STATS, vdev->pdev->pdev_id);
  5920. #endif
  5921. }
  5922. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5923. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5924. &vdev->stats, vdev->vdev_id,
  5925. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5926. #endif
  5927. }
  5928. /**
  5929. * dp_print_common_rates_info(): Print common rate for tx or rx
  5930. * @pkt_type_array: rate type array contains rate info
  5931. *
  5932. * Return:void
  5933. */
  5934. static inline void
  5935. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  5936. {
  5937. uint8_t mcs, pkt_type;
  5938. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5939. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5940. if (!dp_rate_string[pkt_type][mcs].valid)
  5941. continue;
  5942. DP_PRINT_STATS(" %s = %d",
  5943. dp_rate_string[pkt_type][mcs].mcs_type,
  5944. pkt_type_array[pkt_type].mcs_count[mcs]);
  5945. }
  5946. DP_PRINT_STATS("\n");
  5947. }
  5948. }
  5949. /**
  5950. * dp_print_rx_rates(): Print Rx rate stats
  5951. * @vdev: DP_VDEV handle
  5952. *
  5953. * Return:void
  5954. */
  5955. static inline void
  5956. dp_print_rx_rates(struct dp_vdev *vdev)
  5957. {
  5958. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5959. uint8_t i;
  5960. uint8_t index = 0;
  5961. char nss[DP_NSS_LENGTH];
  5962. DP_PRINT_STATS("Rx Rate Info:\n");
  5963. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  5964. index = 0;
  5965. for (i = 0; i < SS_COUNT; i++) {
  5966. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5967. " %d", pdev->stats.rx.nss[i]);
  5968. }
  5969. DP_PRINT_STATS("NSS(1-8) = %s",
  5970. nss);
  5971. DP_PRINT_STATS("SGI ="
  5972. " 0.8us %d,"
  5973. " 0.4us %d,"
  5974. " 1.6us %d,"
  5975. " 3.2us %d,",
  5976. pdev->stats.rx.sgi_count[0],
  5977. pdev->stats.rx.sgi_count[1],
  5978. pdev->stats.rx.sgi_count[2],
  5979. pdev->stats.rx.sgi_count[3]);
  5980. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5981. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  5982. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  5983. DP_PRINT_STATS("Reception Type ="
  5984. " SU: %d,"
  5985. " MU_MIMO:%d,"
  5986. " MU_OFDMA:%d,"
  5987. " MU_OFDMA_MIMO:%d\n",
  5988. pdev->stats.rx.reception_type[0],
  5989. pdev->stats.rx.reception_type[1],
  5990. pdev->stats.rx.reception_type[2],
  5991. pdev->stats.rx.reception_type[3]);
  5992. DP_PRINT_STATS("Aggregation:\n");
  5993. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  5994. pdev->stats.rx.ampdu_cnt);
  5995. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  5996. pdev->stats.rx.non_ampdu_cnt);
  5997. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  5998. pdev->stats.rx.amsdu_cnt);
  5999. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  6000. pdev->stats.rx.non_amsdu_cnt);
  6001. }
  6002. /**
  6003. * dp_print_tx_rates(): Print tx rates
  6004. * @vdev: DP_VDEV handle
  6005. *
  6006. * Return:void
  6007. */
  6008. static inline void
  6009. dp_print_tx_rates(struct dp_vdev *vdev)
  6010. {
  6011. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6012. uint8_t index;
  6013. char nss[DP_NSS_LENGTH];
  6014. int nss_index;
  6015. DP_PRINT_STATS("Tx Rate Info:\n");
  6016. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  6017. DP_PRINT_STATS("SGI ="
  6018. " 0.8us %d"
  6019. " 0.4us %d"
  6020. " 1.6us %d"
  6021. " 3.2us %d",
  6022. pdev->stats.tx.sgi_count[0],
  6023. pdev->stats.tx.sgi_count[1],
  6024. pdev->stats.tx.sgi_count[2],
  6025. pdev->stats.tx.sgi_count[3]);
  6026. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  6027. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  6028. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  6029. index = 0;
  6030. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  6031. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6032. " %d", pdev->stats.tx.nss[nss_index]);
  6033. }
  6034. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  6035. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  6036. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  6037. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  6038. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  6039. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  6040. DP_PRINT_STATS("Aggregation:\n");
  6041. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  6042. pdev->stats.tx.amsdu_cnt);
  6043. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  6044. pdev->stats.tx.non_amsdu_cnt);
  6045. }
  6046. /**
  6047. * dp_print_peer_stats():print peer stats
  6048. * @peer: DP_PEER handle
  6049. *
  6050. * return void
  6051. */
  6052. static inline void dp_print_peer_stats(struct dp_peer *peer)
  6053. {
  6054. uint8_t i;
  6055. uint32_t index;
  6056. uint32_t j;
  6057. char nss[DP_NSS_LENGTH];
  6058. char mu_group_id[DP_MU_GROUP_LENGTH];
  6059. DP_PRINT_STATS("Node Tx Stats:\n");
  6060. DP_PRINT_STATS("Total Packet Completions = %d",
  6061. peer->stats.tx.comp_pkt.num);
  6062. DP_PRINT_STATS("Total Bytes Completions = %llu",
  6063. peer->stats.tx.comp_pkt.bytes);
  6064. DP_PRINT_STATS("Success Packets = %d",
  6065. peer->stats.tx.tx_success.num);
  6066. DP_PRINT_STATS("Success Bytes = %llu",
  6067. peer->stats.tx.tx_success.bytes);
  6068. DP_PRINT_STATS("Unicast Success Packets = %d",
  6069. peer->stats.tx.ucast.num);
  6070. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  6071. peer->stats.tx.ucast.bytes);
  6072. DP_PRINT_STATS("Multicast Success Packets = %d",
  6073. peer->stats.tx.mcast.num);
  6074. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  6075. peer->stats.tx.mcast.bytes);
  6076. DP_PRINT_STATS("Broadcast Success Packets = %d",
  6077. peer->stats.tx.bcast.num);
  6078. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  6079. peer->stats.tx.bcast.bytes);
  6080. DP_PRINT_STATS("Packets Failed = %d",
  6081. peer->stats.tx.tx_failed);
  6082. DP_PRINT_STATS("Packets In OFDMA = %d",
  6083. peer->stats.tx.ofdma);
  6084. DP_PRINT_STATS("Packets In STBC = %d",
  6085. peer->stats.tx.stbc);
  6086. DP_PRINT_STATS("Packets In LDPC = %d",
  6087. peer->stats.tx.ldpc);
  6088. DP_PRINT_STATS("Packet Retries = %d",
  6089. peer->stats.tx.retries);
  6090. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  6091. peer->stats.tx.amsdu_cnt);
  6092. DP_PRINT_STATS("Last Packet RSSI = %d",
  6093. peer->stats.tx.last_ack_rssi);
  6094. DP_PRINT_STATS("Dropped At FW: Removed Pkts = %u",
  6095. peer->stats.tx.dropped.fw_rem.num);
  6096. DP_PRINT_STATS("Dropped At FW: Removed bytes = %llu",
  6097. peer->stats.tx.dropped.fw_rem.bytes);
  6098. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  6099. peer->stats.tx.dropped.fw_rem_tx);
  6100. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  6101. peer->stats.tx.dropped.fw_rem_notx);
  6102. DP_PRINT_STATS("Dropped : Age Out = %d",
  6103. peer->stats.tx.dropped.age_out);
  6104. DP_PRINT_STATS("NAWDS : ");
  6105. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  6106. peer->stats.tx.nawds_mcast_drop);
  6107. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  6108. peer->stats.tx.nawds_mcast.num);
  6109. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  6110. peer->stats.tx.nawds_mcast.bytes);
  6111. DP_PRINT_STATS("Rate Info:");
  6112. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  6113. DP_PRINT_STATS("SGI = "
  6114. " 0.8us %d"
  6115. " 0.4us %d"
  6116. " 1.6us %d"
  6117. " 3.2us %d",
  6118. peer->stats.tx.sgi_count[0],
  6119. peer->stats.tx.sgi_count[1],
  6120. peer->stats.tx.sgi_count[2],
  6121. peer->stats.tx.sgi_count[3]);
  6122. DP_PRINT_STATS("Excess Retries per AC ");
  6123. DP_PRINT_STATS(" Best effort = %d",
  6124. peer->stats.tx.excess_retries_per_ac[0]);
  6125. DP_PRINT_STATS(" Background= %d",
  6126. peer->stats.tx.excess_retries_per_ac[1]);
  6127. DP_PRINT_STATS(" Video = %d",
  6128. peer->stats.tx.excess_retries_per_ac[2]);
  6129. DP_PRINT_STATS(" Voice = %d",
  6130. peer->stats.tx.excess_retries_per_ac[3]);
  6131. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  6132. peer->stats.tx.bw[0], peer->stats.tx.bw[1],
  6133. peer->stats.tx.bw[2], peer->stats.tx.bw[3]);
  6134. index = 0;
  6135. for (i = 0; i < SS_COUNT; i++) {
  6136. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6137. " %d", peer->stats.tx.nss[i]);
  6138. }
  6139. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  6140. DP_PRINT_STATS("Transmit Type :");
  6141. DP_PRINT_STATS("SU %d, MU_MIMO %d, MU_OFDMA %d, MU_MIMO_OFDMA %d",
  6142. peer->stats.tx.transmit_type[0],
  6143. peer->stats.tx.transmit_type[1],
  6144. peer->stats.tx.transmit_type[2],
  6145. peer->stats.tx.transmit_type[3]);
  6146. for (i = 0; i < MAX_MU_GROUP_ID;) {
  6147. index = 0;
  6148. for (j = 0; j < DP_MU_GROUP_SHOW && i < MAX_MU_GROUP_ID;
  6149. j++) {
  6150. index += qdf_snprint(&mu_group_id[index],
  6151. DP_MU_GROUP_LENGTH - index,
  6152. " %d",
  6153. peer->stats.tx.mu_group_id[i]);
  6154. i++;
  6155. }
  6156. DP_PRINT_STATS("User position list for GID %02d->%d: [%s]",
  6157. i - DP_MU_GROUP_SHOW, i - 1, mu_group_id);
  6158. }
  6159. DP_PRINT_STATS("Last Packet RU index [%d], Size [%d]",
  6160. peer->stats.tx.ru_start, peer->stats.tx.ru_tones);
  6161. DP_PRINT_STATS("RU Locations RU[26 52 106 242 484 996]:");
  6162. DP_PRINT_STATS("RU_26: %d", peer->stats.tx.ru_loc[0]);
  6163. DP_PRINT_STATS("RU 52: %d", peer->stats.tx.ru_loc[1]);
  6164. DP_PRINT_STATS("RU 106: %d", peer->stats.tx.ru_loc[2]);
  6165. DP_PRINT_STATS("RU 242: %d", peer->stats.tx.ru_loc[3]);
  6166. DP_PRINT_STATS("RU 484: %d", peer->stats.tx.ru_loc[4]);
  6167. DP_PRINT_STATS("RU 996: %d", peer->stats.tx.ru_loc[5]);
  6168. DP_PRINT_STATS("Aggregation:");
  6169. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  6170. peer->stats.tx.amsdu_cnt);
  6171. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  6172. peer->stats.tx.non_amsdu_cnt);
  6173. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  6174. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  6175. peer->stats.tx.tx_byte_rate);
  6176. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  6177. peer->stats.tx.tx_data_rate);
  6178. DP_PRINT_STATS("Node Rx Stats:");
  6179. DP_PRINT_STATS("Packets Sent To Stack = %d",
  6180. peer->stats.rx.to_stack.num);
  6181. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  6182. peer->stats.rx.to_stack.bytes);
  6183. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  6184. DP_PRINT_STATS("Ring Id = %d", i);
  6185. DP_PRINT_STATS(" Packets Received = %d",
  6186. peer->stats.rx.rcvd_reo[i].num);
  6187. DP_PRINT_STATS(" Bytes Received = %llu",
  6188. peer->stats.rx.rcvd_reo[i].bytes);
  6189. }
  6190. DP_PRINT_STATS("Multicast Packets Received = %d",
  6191. peer->stats.rx.multicast.num);
  6192. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  6193. peer->stats.rx.multicast.bytes);
  6194. DP_PRINT_STATS("Broadcast Packets Received = %d",
  6195. peer->stats.rx.bcast.num);
  6196. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  6197. peer->stats.rx.bcast.bytes);
  6198. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  6199. peer->stats.rx.intra_bss.pkts.num);
  6200. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  6201. peer->stats.rx.intra_bss.pkts.bytes);
  6202. DP_PRINT_STATS("Raw Packets Received = %d",
  6203. peer->stats.rx.raw.num);
  6204. DP_PRINT_STATS("Raw Bytes Received = %llu",
  6205. peer->stats.rx.raw.bytes);
  6206. DP_PRINT_STATS("Errors: MIC Errors = %d",
  6207. peer->stats.rx.err.mic_err);
  6208. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  6209. peer->stats.rx.err.decrypt_err);
  6210. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  6211. peer->stats.rx.non_ampdu_cnt);
  6212. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  6213. peer->stats.rx.ampdu_cnt);
  6214. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  6215. peer->stats.rx.non_amsdu_cnt);
  6216. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  6217. peer->stats.rx.amsdu_cnt);
  6218. DP_PRINT_STATS("NAWDS : ");
  6219. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  6220. peer->stats.rx.nawds_mcast_drop);
  6221. DP_PRINT_STATS("SGI ="
  6222. " 0.8us %d"
  6223. " 0.4us %d"
  6224. " 1.6us %d"
  6225. " 3.2us %d",
  6226. peer->stats.rx.sgi_count[0],
  6227. peer->stats.rx.sgi_count[1],
  6228. peer->stats.rx.sgi_count[2],
  6229. peer->stats.rx.sgi_count[3]);
  6230. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  6231. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  6232. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  6233. DP_PRINT_STATS("Reception Type ="
  6234. " SU %d,"
  6235. " MU_MIMO %d,"
  6236. " MU_OFDMA %d,"
  6237. " MU_OFDMA_MIMO %d",
  6238. peer->stats.rx.reception_type[0],
  6239. peer->stats.rx.reception_type[1],
  6240. peer->stats.rx.reception_type[2],
  6241. peer->stats.rx.reception_type[3]);
  6242. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  6243. index = 0;
  6244. for (i = 0; i < SS_COUNT; i++) {
  6245. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6246. " %d", peer->stats.rx.nss[i]);
  6247. }
  6248. DP_PRINT_STATS("NSS(1-8) = %s",
  6249. nss);
  6250. DP_PRINT_STATS("Aggregation:");
  6251. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  6252. peer->stats.rx.ampdu_cnt);
  6253. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  6254. peer->stats.rx.non_ampdu_cnt);
  6255. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  6256. peer->stats.rx.amsdu_cnt);
  6257. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  6258. peer->stats.rx.non_amsdu_cnt);
  6259. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  6260. DP_PRINT_STATS(" Bytes received in last sec: %d",
  6261. peer->stats.rx.rx_byte_rate);
  6262. DP_PRINT_STATS(" Data received in last sec: %d",
  6263. peer->stats.rx.rx_data_rate);
  6264. }
  6265. /*
  6266. * dp_get_host_peer_stats()- function to print peer stats
  6267. * @pdev_handle: DP_PDEV handle
  6268. * @mac_addr: mac address of the peer
  6269. *
  6270. * Return: void
  6271. */
  6272. static void
  6273. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  6274. {
  6275. struct dp_peer *peer;
  6276. uint8_t local_id;
  6277. if (!mac_addr) {
  6278. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6279. "Invalid MAC address\n");
  6280. return;
  6281. }
  6282. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  6283. &local_id);
  6284. if (!peer) {
  6285. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6286. "%s: Invalid peer\n", __func__);
  6287. return;
  6288. }
  6289. /* Making sure the peer is for the specific pdev */
  6290. if ((struct dp_pdev *)pdev_handle != peer->vdev->pdev) {
  6291. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6292. "%s: Peer is not for this pdev\n", __func__);
  6293. return;
  6294. }
  6295. dp_print_peer_stats(peer);
  6296. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  6297. }
  6298. /**
  6299. * dp_print_soc_cfg_params()- Dump soc wlan config parameters
  6300. * @soc_handle: Soc handle
  6301. *
  6302. * Return: void
  6303. */
  6304. static void
  6305. dp_print_soc_cfg_params(struct dp_soc *soc)
  6306. {
  6307. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  6308. uint8_t index = 0, i = 0;
  6309. char ring_mask[DP_MAX_INT_CONTEXTS_STRING_LENGTH];
  6310. int num_of_int_contexts;
  6311. if (!soc) {
  6312. dp_err("Context is null");
  6313. return;
  6314. }
  6315. soc_cfg_ctx = soc->wlan_cfg_ctx;
  6316. if (!soc_cfg_ctx) {
  6317. dp_err("Context is null");
  6318. return;
  6319. }
  6320. num_of_int_contexts =
  6321. wlan_cfg_get_num_contexts(soc_cfg_ctx);
  6322. DP_TRACE_STATS(DEBUG, "No. of interrupt contexts: %u",
  6323. soc_cfg_ctx->num_int_ctxts);
  6324. DP_TRACE_STATS(DEBUG, "Max clients: %u",
  6325. soc_cfg_ctx->max_clients);
  6326. DP_TRACE_STATS(DEBUG, "Max alloc size: %u ",
  6327. soc_cfg_ctx->max_alloc_size);
  6328. DP_TRACE_STATS(DEBUG, "Per pdev tx ring: %u ",
  6329. soc_cfg_ctx->per_pdev_tx_ring);
  6330. DP_TRACE_STATS(DEBUG, "Num tcl data rings: %u ",
  6331. soc_cfg_ctx->num_tcl_data_rings);
  6332. DP_TRACE_STATS(DEBUG, "Per pdev rx ring: %u ",
  6333. soc_cfg_ctx->per_pdev_rx_ring);
  6334. DP_TRACE_STATS(DEBUG, "Per pdev lmac ring: %u ",
  6335. soc_cfg_ctx->per_pdev_lmac_ring);
  6336. DP_TRACE_STATS(DEBUG, "Num of reo dest rings: %u ",
  6337. soc_cfg_ctx->num_reo_dest_rings);
  6338. DP_TRACE_STATS(DEBUG, "Num tx desc pool: %u ",
  6339. soc_cfg_ctx->num_tx_desc_pool);
  6340. DP_TRACE_STATS(DEBUG, "Num tx ext desc pool: %u ",
  6341. soc_cfg_ctx->num_tx_ext_desc_pool);
  6342. DP_TRACE_STATS(DEBUG, "Num tx desc: %u ",
  6343. soc_cfg_ctx->num_tx_desc);
  6344. DP_TRACE_STATS(DEBUG, "Num tx ext desc: %u ",
  6345. soc_cfg_ctx->num_tx_ext_desc);
  6346. DP_TRACE_STATS(DEBUG, "Htt packet type: %u ",
  6347. soc_cfg_ctx->htt_packet_type);
  6348. DP_TRACE_STATS(DEBUG, "Max peer_ids: %u ",
  6349. soc_cfg_ctx->max_peer_id);
  6350. DP_TRACE_STATS(DEBUG, "Tx ring size: %u ",
  6351. soc_cfg_ctx->tx_ring_size);
  6352. DP_TRACE_STATS(DEBUG, "Tx comp ring size: %u ",
  6353. soc_cfg_ctx->tx_comp_ring_size);
  6354. DP_TRACE_STATS(DEBUG, "Tx comp ring size nss: %u ",
  6355. soc_cfg_ctx->tx_comp_ring_size_nss);
  6356. DP_TRACE_STATS(DEBUG, "Int batch threshold tx: %u ",
  6357. soc_cfg_ctx->int_batch_threshold_tx);
  6358. DP_TRACE_STATS(DEBUG, "Int timer threshold tx: %u ",
  6359. soc_cfg_ctx->int_timer_threshold_tx);
  6360. DP_TRACE_STATS(DEBUG, "Int batch threshold rx: %u ",
  6361. soc_cfg_ctx->int_batch_threshold_rx);
  6362. DP_TRACE_STATS(DEBUG, "Int timer threshold rx: %u ",
  6363. soc_cfg_ctx->int_timer_threshold_rx);
  6364. DP_TRACE_STATS(DEBUG, "Int batch threshold other: %u ",
  6365. soc_cfg_ctx->int_batch_threshold_other);
  6366. DP_TRACE_STATS(DEBUG, "Int timer threshold other: %u ",
  6367. soc_cfg_ctx->int_timer_threshold_other);
  6368. for (i = 0; i < num_of_int_contexts; i++) {
  6369. index += qdf_snprint(&ring_mask[index],
  6370. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6371. " %d",
  6372. soc_cfg_ctx->int_tx_ring_mask[i]);
  6373. }
  6374. DP_TRACE_STATS(DEBUG, "Tx ring mask (0-%d):%s",
  6375. num_of_int_contexts, ring_mask);
  6376. index = 0;
  6377. for (i = 0; i < num_of_int_contexts; i++) {
  6378. index += qdf_snprint(&ring_mask[index],
  6379. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6380. " %d",
  6381. soc_cfg_ctx->int_rx_ring_mask[i]);
  6382. }
  6383. DP_TRACE_STATS(DEBUG, "Rx ring mask (0-%d):%s",
  6384. num_of_int_contexts, ring_mask);
  6385. index = 0;
  6386. for (i = 0; i < num_of_int_contexts; i++) {
  6387. index += qdf_snprint(&ring_mask[index],
  6388. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6389. " %d",
  6390. soc_cfg_ctx->int_rx_mon_ring_mask[i]);
  6391. }
  6392. DP_TRACE_STATS(DEBUG, "Rx mon ring mask (0-%d):%s",
  6393. num_of_int_contexts, ring_mask);
  6394. index = 0;
  6395. for (i = 0; i < num_of_int_contexts; i++) {
  6396. index += qdf_snprint(&ring_mask[index],
  6397. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6398. " %d",
  6399. soc_cfg_ctx->int_rx_err_ring_mask[i]);
  6400. }
  6401. DP_TRACE_STATS(DEBUG, "Rx err ring mask (0-%d):%s",
  6402. num_of_int_contexts, ring_mask);
  6403. index = 0;
  6404. for (i = 0; i < num_of_int_contexts; i++) {
  6405. index += qdf_snprint(&ring_mask[index],
  6406. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6407. " %d",
  6408. soc_cfg_ctx->int_rx_wbm_rel_ring_mask[i]);
  6409. }
  6410. DP_TRACE_STATS(DEBUG, "Rx wbm rel ring mask (0-%d):%s",
  6411. num_of_int_contexts, ring_mask);
  6412. index = 0;
  6413. for (i = 0; i < num_of_int_contexts; i++) {
  6414. index += qdf_snprint(&ring_mask[index],
  6415. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6416. " %d",
  6417. soc_cfg_ctx->int_reo_status_ring_mask[i]);
  6418. }
  6419. DP_TRACE_STATS(DEBUG, "Reo ring mask (0-%d):%s",
  6420. num_of_int_contexts, ring_mask);
  6421. index = 0;
  6422. for (i = 0; i < num_of_int_contexts; i++) {
  6423. index += qdf_snprint(&ring_mask[index],
  6424. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6425. " %d",
  6426. soc_cfg_ctx->int_rxdma2host_ring_mask[i]);
  6427. }
  6428. DP_TRACE_STATS(DEBUG, "Rxdma2host ring mask (0-%d):%s",
  6429. num_of_int_contexts, ring_mask);
  6430. index = 0;
  6431. for (i = 0; i < num_of_int_contexts; i++) {
  6432. index += qdf_snprint(&ring_mask[index],
  6433. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6434. " %d",
  6435. soc_cfg_ctx->int_host2rxdma_ring_mask[i]);
  6436. }
  6437. DP_TRACE_STATS(DEBUG, "Host2rxdma ring mask (0-%d):%s",
  6438. num_of_int_contexts, ring_mask);
  6439. DP_TRACE_STATS(DEBUG, "Rx hash: %u ",
  6440. soc_cfg_ctx->rx_hash);
  6441. DP_TRACE_STATS(DEBUG, "Tso enabled: %u ",
  6442. soc_cfg_ctx->tso_enabled);
  6443. DP_TRACE_STATS(DEBUG, "Lro enabled: %u ",
  6444. soc_cfg_ctx->lro_enabled);
  6445. DP_TRACE_STATS(DEBUG, "Sg enabled: %u ",
  6446. soc_cfg_ctx->sg_enabled);
  6447. DP_TRACE_STATS(DEBUG, "Gro enabled: %u ",
  6448. soc_cfg_ctx->gro_enabled);
  6449. DP_TRACE_STATS(DEBUG, "rawmode enabled: %u ",
  6450. soc_cfg_ctx->rawmode_enabled);
  6451. DP_TRACE_STATS(DEBUG, "peer flow ctrl enabled: %u ",
  6452. soc_cfg_ctx->peer_flow_ctrl_enabled);
  6453. DP_TRACE_STATS(DEBUG, "napi enabled: %u ",
  6454. soc_cfg_ctx->napi_enabled);
  6455. DP_TRACE_STATS(DEBUG, "Tcp Udp checksum offload: %u ",
  6456. soc_cfg_ctx->tcp_udp_checksumoffload);
  6457. DP_TRACE_STATS(DEBUG, "Defrag timeout check: %u ",
  6458. soc_cfg_ctx->defrag_timeout_check);
  6459. DP_TRACE_STATS(DEBUG, "Rx defrag min timeout: %u ",
  6460. soc_cfg_ctx->rx_defrag_min_timeout);
  6461. DP_TRACE_STATS(DEBUG, "WBM release ring: %u ",
  6462. soc_cfg_ctx->wbm_release_ring);
  6463. DP_TRACE_STATS(DEBUG, "TCL CMD ring: %u ",
  6464. soc_cfg_ctx->tcl_cmd_ring);
  6465. DP_TRACE_STATS(DEBUG, "TCL Status ring: %u ",
  6466. soc_cfg_ctx->tcl_status_ring);
  6467. DP_TRACE_STATS(DEBUG, "REO Reinject ring: %u ",
  6468. soc_cfg_ctx->reo_reinject_ring);
  6469. DP_TRACE_STATS(DEBUG, "RX release ring: %u ",
  6470. soc_cfg_ctx->rx_release_ring);
  6471. DP_TRACE_STATS(DEBUG, "REO Exception ring: %u ",
  6472. soc_cfg_ctx->reo_exception_ring);
  6473. DP_TRACE_STATS(DEBUG, "REO CMD ring: %u ",
  6474. soc_cfg_ctx->reo_cmd_ring);
  6475. DP_TRACE_STATS(DEBUG, "REO STATUS ring: %u ",
  6476. soc_cfg_ctx->reo_status_ring);
  6477. DP_TRACE_STATS(DEBUG, "RXDMA refill ring: %u ",
  6478. soc_cfg_ctx->rxdma_refill_ring);
  6479. DP_TRACE_STATS(DEBUG, "RXDMA err dst ring: %u ",
  6480. soc_cfg_ctx->rxdma_err_dst_ring);
  6481. }
  6482. /**
  6483. * dp_print_vdev_cfg_params() - Print the pdev cfg parameters
  6484. * @pdev_handle: DP pdev handle
  6485. *
  6486. * Return - void
  6487. */
  6488. static void
  6489. dp_print_pdev_cfg_params(struct dp_pdev *pdev)
  6490. {
  6491. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  6492. if (!pdev) {
  6493. dp_err("Context is null");
  6494. return;
  6495. }
  6496. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  6497. if (!pdev_cfg_ctx) {
  6498. dp_err("Context is null");
  6499. return;
  6500. }
  6501. DP_TRACE_STATS(DEBUG, "Rx dma buf ring size: %d ",
  6502. pdev_cfg_ctx->rx_dma_buf_ring_size);
  6503. DP_TRACE_STATS(DEBUG, "DMA Mon buf ring size: %d ",
  6504. pdev_cfg_ctx->dma_mon_buf_ring_size);
  6505. DP_TRACE_STATS(DEBUG, "DMA Mon dest ring size: %d ",
  6506. pdev_cfg_ctx->dma_mon_dest_ring_size);
  6507. DP_TRACE_STATS(DEBUG, "DMA Mon status ring size: %d ",
  6508. pdev_cfg_ctx->dma_mon_status_ring_size);
  6509. DP_TRACE_STATS(DEBUG, "Rxdma monitor desc ring: %d",
  6510. pdev_cfg_ctx->rxdma_monitor_desc_ring);
  6511. DP_TRACE_STATS(DEBUG, "Num mac rings: %d ",
  6512. pdev_cfg_ctx->num_mac_rings);
  6513. }
  6514. /**
  6515. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  6516. *
  6517. * Return: None
  6518. */
  6519. static void dp_txrx_stats_help(void)
  6520. {
  6521. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  6522. dp_info("stats_option:");
  6523. dp_info(" 1 -- HTT Tx Statistics");
  6524. dp_info(" 2 -- HTT Rx Statistics");
  6525. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  6526. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  6527. dp_info(" 5 -- HTT Error Statistics");
  6528. dp_info(" 6 -- HTT TQM Statistics");
  6529. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  6530. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  6531. dp_info(" 9 -- HTT Tx Rate Statistics");
  6532. dp_info(" 10 -- HTT Rx Rate Statistics");
  6533. dp_info(" 11 -- HTT Peer Statistics");
  6534. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  6535. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  6536. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  6537. dp_info(" 15 -- HTT SRNG Statistics");
  6538. dp_info(" 16 -- HTT SFM Info Statistics");
  6539. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  6540. dp_info(" 18 -- HTT Peer List Details");
  6541. dp_info(" 20 -- Clear Host Statistics");
  6542. dp_info(" 21 -- Host Rx Rate Statistics");
  6543. dp_info(" 22 -- Host Tx Rate Statistics");
  6544. dp_info(" 23 -- Host Tx Statistics");
  6545. dp_info(" 24 -- Host Rx Statistics");
  6546. dp_info(" 25 -- Host AST Statistics");
  6547. dp_info(" 26 -- Host SRNG PTR Statistics");
  6548. dp_info(" 27 -- Host Mon Statistics");
  6549. dp_info(" 28 -- Host REO Queue Statistics");
  6550. dp_info(" 29 -- Host Soc cfg param Statistics");
  6551. dp_info(" 30 -- Host pdev cfg param Statistics");
  6552. }
  6553. /**
  6554. * dp_print_host_stats()- Function to print the stats aggregated at host
  6555. * @vdev_handle: DP_VDEV handle
  6556. * @type: host stats type
  6557. *
  6558. * Return: 0 on success, print error message in case of failure
  6559. */
  6560. static int
  6561. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  6562. struct cdp_txrx_stats_req *req)
  6563. {
  6564. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6565. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6566. enum cdp_host_txrx_stats type =
  6567. dp_stats_mapping_table[req->stats][STATS_HOST];
  6568. dp_aggregate_pdev_stats(pdev);
  6569. switch (type) {
  6570. case TXRX_CLEAR_STATS:
  6571. dp_txrx_host_stats_clr(vdev);
  6572. break;
  6573. case TXRX_RX_RATE_STATS:
  6574. dp_print_rx_rates(vdev);
  6575. break;
  6576. case TXRX_TX_RATE_STATS:
  6577. dp_print_tx_rates(vdev);
  6578. break;
  6579. case TXRX_TX_HOST_STATS:
  6580. dp_print_pdev_tx_stats(pdev);
  6581. dp_print_soc_tx_stats(pdev->soc);
  6582. break;
  6583. case TXRX_RX_HOST_STATS:
  6584. dp_print_pdev_rx_stats(pdev);
  6585. dp_print_soc_rx_stats(pdev->soc);
  6586. break;
  6587. case TXRX_AST_STATS:
  6588. dp_print_ast_stats(pdev->soc);
  6589. dp_print_peer_table(vdev);
  6590. break;
  6591. case TXRX_SRNG_PTR_STATS:
  6592. dp_print_ring_stats(pdev);
  6593. break;
  6594. case TXRX_RX_MON_STATS:
  6595. dp_print_pdev_rx_mon_stats(pdev);
  6596. break;
  6597. case TXRX_REO_QUEUE_STATS:
  6598. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  6599. break;
  6600. case TXRX_SOC_CFG_PARAMS:
  6601. dp_print_soc_cfg_params(pdev->soc);
  6602. break;
  6603. case TXRX_PDEV_CFG_PARAMS:
  6604. dp_print_pdev_cfg_params(pdev);
  6605. break;
  6606. default:
  6607. dp_info("Wrong Input For TxRx Host Stats");
  6608. dp_txrx_stats_help();
  6609. break;
  6610. }
  6611. return 0;
  6612. }
  6613. /*
  6614. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  6615. * @pdev: DP_PDEV handle
  6616. *
  6617. * Return: void
  6618. */
  6619. static void
  6620. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  6621. {
  6622. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  6623. int mac_id;
  6624. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  6625. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6626. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6627. pdev->pdev_id);
  6628. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6629. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6630. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6631. }
  6632. }
  6633. /*
  6634. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  6635. * @pdev: DP_PDEV handle
  6636. *
  6637. * Return: void
  6638. */
  6639. static void
  6640. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  6641. {
  6642. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6643. int mac_id;
  6644. htt_tlv_filter.mpdu_start = 1;
  6645. htt_tlv_filter.msdu_start = 0;
  6646. htt_tlv_filter.packet = 0;
  6647. htt_tlv_filter.msdu_end = 0;
  6648. htt_tlv_filter.mpdu_end = 0;
  6649. htt_tlv_filter.attention = 0;
  6650. htt_tlv_filter.ppdu_start = 1;
  6651. htt_tlv_filter.ppdu_end = 1;
  6652. htt_tlv_filter.ppdu_end_user_stats = 1;
  6653. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6654. htt_tlv_filter.ppdu_end_status_done = 1;
  6655. htt_tlv_filter.enable_fp = 1;
  6656. htt_tlv_filter.enable_md = 0;
  6657. if (pdev->neighbour_peers_added &&
  6658. pdev->soc->hw_nac_monitor_support) {
  6659. htt_tlv_filter.enable_md = 1;
  6660. htt_tlv_filter.packet_header = 1;
  6661. }
  6662. if (pdev->mcopy_mode) {
  6663. htt_tlv_filter.packet_header = 1;
  6664. htt_tlv_filter.enable_mo = 1;
  6665. }
  6666. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6667. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6668. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6669. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6670. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6671. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6672. if (pdev->neighbour_peers_added &&
  6673. pdev->soc->hw_nac_monitor_support)
  6674. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  6675. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6676. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6677. pdev->pdev_id);
  6678. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6679. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6680. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6681. }
  6682. }
  6683. /*
  6684. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  6685. * modes are enabled or not.
  6686. * @dp_pdev: dp pdev handle.
  6687. *
  6688. * Return: bool
  6689. */
  6690. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  6691. {
  6692. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  6693. !pdev->mcopy_mode)
  6694. return true;
  6695. else
  6696. return false;
  6697. }
  6698. /*
  6699. *dp_set_bpr_enable() - API to enable/disable bpr feature
  6700. *@pdev_handle: DP_PDEV handle.
  6701. *@val: Provided value.
  6702. *
  6703. *Return: 0 for success. nonzero for failure.
  6704. */
  6705. static QDF_STATUS
  6706. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  6707. {
  6708. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6709. switch (val) {
  6710. case CDP_BPR_DISABLE:
  6711. pdev->bpr_enable = CDP_BPR_DISABLE;
  6712. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6713. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6714. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6715. } else if (pdev->enhanced_stats_en &&
  6716. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6717. !pdev->pktlog_ppdu_stats) {
  6718. dp_h2t_cfg_stats_msg_send(pdev,
  6719. DP_PPDU_STATS_CFG_ENH_STATS,
  6720. pdev->pdev_id);
  6721. }
  6722. break;
  6723. case CDP_BPR_ENABLE:
  6724. pdev->bpr_enable = CDP_BPR_ENABLE;
  6725. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  6726. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  6727. dp_h2t_cfg_stats_msg_send(pdev,
  6728. DP_PPDU_STATS_CFG_BPR,
  6729. pdev->pdev_id);
  6730. } else if (pdev->enhanced_stats_en &&
  6731. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6732. !pdev->pktlog_ppdu_stats) {
  6733. dp_h2t_cfg_stats_msg_send(pdev,
  6734. DP_PPDU_STATS_CFG_BPR_ENH,
  6735. pdev->pdev_id);
  6736. } else if (pdev->pktlog_ppdu_stats) {
  6737. dp_h2t_cfg_stats_msg_send(pdev,
  6738. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  6739. pdev->pdev_id);
  6740. }
  6741. break;
  6742. default:
  6743. break;
  6744. }
  6745. return QDF_STATUS_SUCCESS;
  6746. }
  6747. /*
  6748. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  6749. * @pdev_handle: DP_PDEV handle
  6750. * @val: user provided value
  6751. *
  6752. * Return: 0 for success. nonzero for failure.
  6753. */
  6754. static QDF_STATUS
  6755. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  6756. {
  6757. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6758. QDF_STATUS status = QDF_STATUS_SUCCESS;
  6759. if (pdev->mcopy_mode)
  6760. dp_reset_monitor_mode(pdev_handle);
  6761. switch (val) {
  6762. case 0:
  6763. pdev->tx_sniffer_enable = 0;
  6764. pdev->mcopy_mode = 0;
  6765. pdev->monitor_configured = false;
  6766. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6767. !pdev->bpr_enable) {
  6768. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6769. dp_ppdu_ring_reset(pdev);
  6770. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  6771. dp_h2t_cfg_stats_msg_send(pdev,
  6772. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6773. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  6774. dp_h2t_cfg_stats_msg_send(pdev,
  6775. DP_PPDU_STATS_CFG_BPR_ENH,
  6776. pdev->pdev_id);
  6777. } else {
  6778. dp_h2t_cfg_stats_msg_send(pdev,
  6779. DP_PPDU_STATS_CFG_BPR,
  6780. pdev->pdev_id);
  6781. }
  6782. break;
  6783. case 1:
  6784. pdev->tx_sniffer_enable = 1;
  6785. pdev->mcopy_mode = 0;
  6786. pdev->monitor_configured = false;
  6787. if (!pdev->pktlog_ppdu_stats)
  6788. dp_h2t_cfg_stats_msg_send(pdev,
  6789. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6790. break;
  6791. case 2:
  6792. if (pdev->monitor_vdev) {
  6793. status = QDF_STATUS_E_RESOURCES;
  6794. break;
  6795. }
  6796. pdev->mcopy_mode = 1;
  6797. dp_pdev_configure_monitor_rings(pdev);
  6798. pdev->monitor_configured = true;
  6799. pdev->tx_sniffer_enable = 0;
  6800. if (!pdev->pktlog_ppdu_stats)
  6801. dp_h2t_cfg_stats_msg_send(pdev,
  6802. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6803. break;
  6804. default:
  6805. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6806. "Invalid value");
  6807. break;
  6808. }
  6809. return status;
  6810. }
  6811. /*
  6812. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  6813. * @pdev_handle: DP_PDEV handle
  6814. *
  6815. * Return: void
  6816. */
  6817. static void
  6818. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6819. {
  6820. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6821. if (pdev->enhanced_stats_en == 0)
  6822. dp_cal_client_timer_start(pdev->cal_client_ctx);
  6823. pdev->enhanced_stats_en = 1;
  6824. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6825. !pdev->monitor_vdev)
  6826. dp_ppdu_ring_cfg(pdev);
  6827. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6828. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6829. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6830. dp_h2t_cfg_stats_msg_send(pdev,
  6831. DP_PPDU_STATS_CFG_BPR_ENH,
  6832. pdev->pdev_id);
  6833. }
  6834. }
  6835. /*
  6836. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  6837. * @pdev_handle: DP_PDEV handle
  6838. *
  6839. * Return: void
  6840. */
  6841. static void
  6842. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6843. {
  6844. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6845. if (pdev->enhanced_stats_en == 1)
  6846. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  6847. pdev->enhanced_stats_en = 0;
  6848. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6849. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6850. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6851. dp_h2t_cfg_stats_msg_send(pdev,
  6852. DP_PPDU_STATS_CFG_BPR,
  6853. pdev->pdev_id);
  6854. }
  6855. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6856. !pdev->monitor_vdev)
  6857. dp_ppdu_ring_reset(pdev);
  6858. }
  6859. /*
  6860. * dp_get_fw_peer_stats()- function to print peer stats
  6861. * @pdev_handle: DP_PDEV handle
  6862. * @mac_addr: mac address of the peer
  6863. * @cap: Type of htt stats requested
  6864. * @is_wait: if set, wait on completion from firmware response
  6865. *
  6866. * Currently Supporting only MAC ID based requests Only
  6867. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  6868. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  6869. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  6870. *
  6871. * Return: void
  6872. */
  6873. static void
  6874. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  6875. uint32_t cap, uint32_t is_wait)
  6876. {
  6877. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6878. int i;
  6879. uint32_t config_param0 = 0;
  6880. uint32_t config_param1 = 0;
  6881. uint32_t config_param2 = 0;
  6882. uint32_t config_param3 = 0;
  6883. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  6884. config_param0 |= (1 << (cap + 1));
  6885. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  6886. config_param1 |= (1 << i);
  6887. }
  6888. config_param2 |= (mac_addr[0] & 0x000000ff);
  6889. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  6890. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  6891. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  6892. config_param3 |= (mac_addr[4] & 0x000000ff);
  6893. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  6894. if (is_wait) {
  6895. qdf_event_reset(&pdev->fw_peer_stats_event);
  6896. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6897. config_param0, config_param1,
  6898. config_param2, config_param3,
  6899. 0, 1, 0);
  6900. qdf_wait_single_event(&pdev->fw_peer_stats_event,
  6901. DP_FW_PEER_STATS_CMP_TIMEOUT_MSEC);
  6902. } else {
  6903. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6904. config_param0, config_param1,
  6905. config_param2, config_param3,
  6906. 0, 0, 0);
  6907. }
  6908. }
  6909. /* This struct definition will be removed from here
  6910. * once it get added in FW headers*/
  6911. struct httstats_cmd_req {
  6912. uint32_t config_param0;
  6913. uint32_t config_param1;
  6914. uint32_t config_param2;
  6915. uint32_t config_param3;
  6916. int cookie;
  6917. u_int8_t stats_id;
  6918. };
  6919. /*
  6920. * dp_get_htt_stats: function to process the httstas request
  6921. * @pdev_handle: DP pdev handle
  6922. * @data: pointer to request data
  6923. * @data_len: length for request data
  6924. *
  6925. * return: void
  6926. */
  6927. static void
  6928. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  6929. {
  6930. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6931. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  6932. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  6933. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  6934. req->config_param0, req->config_param1,
  6935. req->config_param2, req->config_param3,
  6936. req->cookie, 0, 0);
  6937. }
  6938. /*
  6939. * dp_set_pdev_param: function to set parameters in pdev
  6940. * @pdev_handle: DP pdev handle
  6941. * @param: parameter type to be set
  6942. * @val: value of parameter to be set
  6943. *
  6944. * Return: 0 for success. nonzero for failure.
  6945. */
  6946. static QDF_STATUS dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  6947. enum cdp_pdev_param_type param,
  6948. uint8_t val)
  6949. {
  6950. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6951. switch (param) {
  6952. case CDP_CONFIG_DEBUG_SNIFFER:
  6953. return dp_config_debug_sniffer(pdev_handle, val);
  6954. case CDP_CONFIG_BPR_ENABLE:
  6955. return dp_set_bpr_enable(pdev_handle, val);
  6956. case CDP_CONFIG_PRIMARY_RADIO:
  6957. pdev->is_primary = val;
  6958. break;
  6959. default:
  6960. return QDF_STATUS_E_INVAL;
  6961. }
  6962. return QDF_STATUS_SUCCESS;
  6963. }
  6964. /*
  6965. * dp_get_vdev_param: function to get parameters from vdev
  6966. * @param: parameter type to get value
  6967. *
  6968. * return: void
  6969. */
  6970. static uint32_t dp_get_vdev_param(struct cdp_vdev *vdev_handle,
  6971. enum cdp_vdev_param_type param)
  6972. {
  6973. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6974. uint32_t val;
  6975. switch (param) {
  6976. case CDP_ENABLE_WDS:
  6977. val = vdev->wds_enabled;
  6978. break;
  6979. case CDP_ENABLE_MEC:
  6980. val = vdev->mec_enabled;
  6981. break;
  6982. case CDP_ENABLE_DA_WAR:
  6983. val = vdev->pdev->soc->da_war_enabled;
  6984. break;
  6985. default:
  6986. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6987. "param value %d is wrong\n",
  6988. param);
  6989. val = -1;
  6990. break;
  6991. }
  6992. return val;
  6993. }
  6994. /*
  6995. * dp_set_vdev_param: function to set parameters in vdev
  6996. * @param: parameter type to be set
  6997. * @val: value of parameter to be set
  6998. *
  6999. * return: void
  7000. */
  7001. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  7002. enum cdp_vdev_param_type param, uint32_t val)
  7003. {
  7004. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7005. switch (param) {
  7006. case CDP_ENABLE_WDS:
  7007. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7008. "wds_enable %d for vdev(%p) id(%d)\n",
  7009. val, vdev, vdev->vdev_id);
  7010. vdev->wds_enabled = val;
  7011. break;
  7012. case CDP_ENABLE_MEC:
  7013. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7014. "mec_enable %d for vdev(%p) id(%d)\n",
  7015. val, vdev, vdev->vdev_id);
  7016. vdev->mec_enabled = val;
  7017. break;
  7018. case CDP_ENABLE_DA_WAR:
  7019. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7020. "da_war_enable %d for vdev(%p) id(%d)\n",
  7021. val, vdev, vdev->vdev_id);
  7022. vdev->pdev->soc->da_war_enabled = val;
  7023. dp_wds_flush_ast_table_wifi3(((struct cdp_soc_t *)
  7024. vdev->pdev->soc));
  7025. break;
  7026. case CDP_ENABLE_NAWDS:
  7027. vdev->nawds_enabled = val;
  7028. break;
  7029. case CDP_ENABLE_MCAST_EN:
  7030. vdev->mcast_enhancement_en = val;
  7031. break;
  7032. case CDP_ENABLE_PROXYSTA:
  7033. vdev->proxysta_vdev = val;
  7034. break;
  7035. case CDP_UPDATE_TDLS_FLAGS:
  7036. vdev->tdls_link_connected = val;
  7037. break;
  7038. case CDP_CFG_WDS_AGING_TIMER:
  7039. if (val == 0)
  7040. qdf_timer_stop(&vdev->pdev->soc->ast_aging_timer);
  7041. else if (val != vdev->wds_aging_timer_val)
  7042. qdf_timer_mod(&vdev->pdev->soc->ast_aging_timer, val);
  7043. vdev->wds_aging_timer_val = val;
  7044. break;
  7045. case CDP_ENABLE_AP_BRIDGE:
  7046. if (wlan_op_mode_sta != vdev->opmode)
  7047. vdev->ap_bridge_enabled = val;
  7048. else
  7049. vdev->ap_bridge_enabled = false;
  7050. break;
  7051. case CDP_ENABLE_CIPHER:
  7052. vdev->sec_type = val;
  7053. break;
  7054. case CDP_ENABLE_QWRAP_ISOLATION:
  7055. vdev->isolation_vdev = val;
  7056. break;
  7057. default:
  7058. break;
  7059. }
  7060. dp_tx_vdev_update_search_flags(vdev);
  7061. }
  7062. /**
  7063. * dp_peer_set_nawds: set nawds bit in peer
  7064. * @peer_handle: pointer to peer
  7065. * @value: enable/disable nawds
  7066. *
  7067. * return: void
  7068. */
  7069. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  7070. {
  7071. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7072. peer->nawds_enabled = value;
  7073. }
  7074. /*
  7075. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  7076. * @vdev_handle: DP_VDEV handle
  7077. * @map_id:ID of map that needs to be updated
  7078. *
  7079. * Return: void
  7080. */
  7081. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  7082. uint8_t map_id)
  7083. {
  7084. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7085. vdev->dscp_tid_map_id = map_id;
  7086. return;
  7087. }
  7088. #ifdef DP_RATETABLE_SUPPORT
  7089. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  7090. int htflag, int gintval)
  7091. {
  7092. return dp_getrateindex((uint32_t)gintval, (uint16_t)mcs, 1,
  7093. (uint8_t)preamb, 1);
  7094. }
  7095. #else
  7096. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  7097. int htflag, int gintval)
  7098. {
  7099. return 0;
  7100. }
  7101. #endif
  7102. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  7103. * @peer_handle: DP pdev handle
  7104. *
  7105. * return : cdp_pdev_stats pointer
  7106. */
  7107. static struct cdp_pdev_stats*
  7108. dp_txrx_get_pdev_stats(struct cdp_pdev *pdev_handle)
  7109. {
  7110. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7111. dp_aggregate_pdev_stats(pdev);
  7112. return &pdev->stats;
  7113. }
  7114. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  7115. * @peer_handle: DP_PEER handle
  7116. *
  7117. * return : cdp_peer_stats pointer
  7118. */
  7119. static struct cdp_peer_stats*
  7120. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  7121. {
  7122. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7123. qdf_assert(peer);
  7124. return &peer->stats;
  7125. }
  7126. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  7127. * @peer_handle: DP_PEER handle
  7128. *
  7129. * return : void
  7130. */
  7131. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  7132. {
  7133. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7134. qdf_assert(peer);
  7135. qdf_mem_zero(&peer->stats, sizeof(peer->stats));
  7136. }
  7137. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  7138. * @vdev_handle: DP_VDEV handle
  7139. * @buf: buffer for vdev stats
  7140. *
  7141. * return : int
  7142. */
  7143. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  7144. bool is_aggregate)
  7145. {
  7146. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7147. struct cdp_vdev_stats *vdev_stats;
  7148. struct dp_pdev *pdev;
  7149. struct dp_soc *soc;
  7150. if (!vdev)
  7151. return 1;
  7152. pdev = vdev->pdev;
  7153. if (!pdev)
  7154. return 1;
  7155. soc = pdev->soc;
  7156. vdev_stats = (struct cdp_vdev_stats *)buf;
  7157. if (is_aggregate) {
  7158. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  7159. dp_aggregate_vdev_stats(vdev, buf);
  7160. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  7161. } else {
  7162. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  7163. }
  7164. return 0;
  7165. }
  7166. /*
  7167. * dp_get_total_per(): get total per
  7168. * @pdev_handle: DP_PDEV handle
  7169. *
  7170. * Return: % error rate using retries per packet and success packets
  7171. */
  7172. static int dp_get_total_per(struct cdp_pdev *pdev_handle)
  7173. {
  7174. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7175. dp_aggregate_pdev_stats(pdev);
  7176. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  7177. return 0;
  7178. return ((pdev->stats.tx.retries * 100) /
  7179. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  7180. }
  7181. /*
  7182. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  7183. * @pdev_handle: DP_PDEV handle
  7184. * @buf: to hold pdev_stats
  7185. *
  7186. * Return: int
  7187. */
  7188. static int
  7189. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  7190. {
  7191. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7192. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  7193. struct cdp_txrx_stats_req req = {0,};
  7194. dp_aggregate_pdev_stats(pdev);
  7195. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  7196. req.cookie_val = 1;
  7197. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  7198. req.param1, req.param2, req.param3, 0,
  7199. req.cookie_val, 0);
  7200. msleep(DP_MAX_SLEEP_TIME);
  7201. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  7202. req.cookie_val = 1;
  7203. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  7204. req.param1, req.param2, req.param3, 0,
  7205. req.cookie_val, 0);
  7206. msleep(DP_MAX_SLEEP_TIME);
  7207. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  7208. return TXRX_STATS_LEVEL;
  7209. }
  7210. /**
  7211. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  7212. * @pdev: DP_PDEV handle
  7213. * @map_id: ID of map that needs to be updated
  7214. * @tos: index value in map
  7215. * @tid: tid value passed by the user
  7216. *
  7217. * Return: void
  7218. */
  7219. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  7220. uint8_t map_id, uint8_t tos, uint8_t tid)
  7221. {
  7222. uint8_t dscp;
  7223. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  7224. struct dp_soc *soc = pdev->soc;
  7225. if (!soc)
  7226. return;
  7227. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  7228. pdev->dscp_tid_map[map_id][dscp] = tid;
  7229. if (map_id < soc->num_hw_dscp_tid_map)
  7230. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  7231. map_id, dscp);
  7232. return;
  7233. }
  7234. /**
  7235. * dp_hmmc_tid_override_en_wifi3(): Function to enable hmmc tid override.
  7236. * @pdev_handle: pdev handle
  7237. * @val: hmmc-dscp flag value
  7238. *
  7239. * Return: void
  7240. */
  7241. static void dp_hmmc_tid_override_en_wifi3(struct cdp_pdev *pdev_handle,
  7242. bool val)
  7243. {
  7244. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7245. pdev->hmmc_tid_override_en = val;
  7246. }
  7247. /**
  7248. * dp_set_hmmc_tid_val_wifi3(): Function to set hmmc tid value.
  7249. * @pdev_handle: pdev handle
  7250. * @tid: tid value
  7251. *
  7252. * Return: void
  7253. */
  7254. static void dp_set_hmmc_tid_val_wifi3(struct cdp_pdev *pdev_handle,
  7255. uint8_t tid)
  7256. {
  7257. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7258. pdev->hmmc_tid = tid;
  7259. }
  7260. /**
  7261. * dp_fw_stats_process(): Process TxRX FW stats request
  7262. * @vdev_handle: DP VDEV handle
  7263. * @req: stats request
  7264. *
  7265. * return: int
  7266. */
  7267. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  7268. struct cdp_txrx_stats_req *req)
  7269. {
  7270. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7271. struct dp_pdev *pdev = NULL;
  7272. uint32_t stats = req->stats;
  7273. uint8_t mac_id = req->mac_id;
  7274. if (!vdev) {
  7275. DP_TRACE(NONE, "VDEV not found");
  7276. return 1;
  7277. }
  7278. pdev = vdev->pdev;
  7279. /*
  7280. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  7281. * from param0 to param3 according to below rule:
  7282. *
  7283. * PARAM:
  7284. * - config_param0 : start_offset (stats type)
  7285. * - config_param1 : stats bmask from start offset
  7286. * - config_param2 : stats bmask from start offset + 32
  7287. * - config_param3 : stats bmask from start offset + 64
  7288. */
  7289. if (req->stats == CDP_TXRX_STATS_0) {
  7290. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  7291. req->param1 = 0xFFFFFFFF;
  7292. req->param2 = 0xFFFFFFFF;
  7293. req->param3 = 0xFFFFFFFF;
  7294. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  7295. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  7296. }
  7297. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  7298. req->param1, req->param2, req->param3,
  7299. 0, 0, mac_id);
  7300. }
  7301. /**
  7302. * dp_txrx_stats_request - function to map to firmware and host stats
  7303. * @vdev: virtual handle
  7304. * @req: stats request
  7305. *
  7306. * Return: QDF_STATUS
  7307. */
  7308. static
  7309. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  7310. struct cdp_txrx_stats_req *req)
  7311. {
  7312. int host_stats;
  7313. int fw_stats;
  7314. enum cdp_stats stats;
  7315. int num_stats;
  7316. if (!vdev || !req) {
  7317. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7318. "Invalid vdev/req instance");
  7319. return QDF_STATUS_E_INVAL;
  7320. }
  7321. stats = req->stats;
  7322. if (stats >= CDP_TXRX_MAX_STATS)
  7323. return QDF_STATUS_E_INVAL;
  7324. /*
  7325. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  7326. * has to be updated if new FW HTT stats added
  7327. */
  7328. if (stats > CDP_TXRX_STATS_HTT_MAX)
  7329. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  7330. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  7331. if (stats >= num_stats) {
  7332. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7333. "%s: Invalid stats option: %d", __func__, stats);
  7334. return QDF_STATUS_E_INVAL;
  7335. }
  7336. req->stats = stats;
  7337. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  7338. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  7339. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7340. "stats: %u fw_stats_type: %d host_stats: %d",
  7341. stats, fw_stats, host_stats);
  7342. if (fw_stats != TXRX_FW_STATS_INVALID) {
  7343. /* update request with FW stats type */
  7344. req->stats = fw_stats;
  7345. return dp_fw_stats_process(vdev, req);
  7346. }
  7347. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  7348. (host_stats <= TXRX_HOST_STATS_MAX))
  7349. return dp_print_host_stats(vdev, req);
  7350. else
  7351. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7352. "Wrong Input for TxRx Stats");
  7353. return QDF_STATUS_SUCCESS;
  7354. }
  7355. /*
  7356. * dp_print_napi_stats(): NAPI stats
  7357. * @soc - soc handle
  7358. */
  7359. static void dp_print_napi_stats(struct dp_soc *soc)
  7360. {
  7361. hif_print_napi_stats(soc->hif_handle);
  7362. }
  7363. /*
  7364. * dp_print_per_ring_stats(): Packet count per ring
  7365. * @soc - soc handle
  7366. */
  7367. static void dp_print_per_ring_stats(struct dp_soc *soc)
  7368. {
  7369. uint8_t ring;
  7370. uint16_t core;
  7371. uint64_t total_packets;
  7372. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  7373. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  7374. total_packets = 0;
  7375. DP_TRACE_STATS(INFO_HIGH,
  7376. "Packets on ring %u:", ring);
  7377. for (core = 0; core < NR_CPUS; core++) {
  7378. DP_TRACE_STATS(INFO_HIGH,
  7379. "Packets arriving on core %u: %llu",
  7380. core,
  7381. soc->stats.rx.ring_packets[core][ring]);
  7382. total_packets += soc->stats.rx.ring_packets[core][ring];
  7383. }
  7384. DP_TRACE_STATS(INFO_HIGH,
  7385. "Total packets on ring %u: %llu",
  7386. ring, total_packets);
  7387. }
  7388. }
  7389. /*
  7390. * dp_txrx_path_stats() - Function to display dump stats
  7391. * @soc - soc handle
  7392. *
  7393. * return: none
  7394. */
  7395. static void dp_txrx_path_stats(struct dp_soc *soc)
  7396. {
  7397. uint8_t error_code;
  7398. uint8_t loop_pdev;
  7399. struct dp_pdev *pdev;
  7400. uint8_t i;
  7401. if (!soc) {
  7402. DP_TRACE(ERROR, "%s: Invalid access",
  7403. __func__);
  7404. return;
  7405. }
  7406. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  7407. pdev = soc->pdev_list[loop_pdev];
  7408. dp_aggregate_pdev_stats(pdev);
  7409. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  7410. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  7411. pdev->stats.tx_i.rcvd.num,
  7412. pdev->stats.tx_i.rcvd.bytes);
  7413. DP_TRACE_STATS(INFO_HIGH,
  7414. "processed from host: %u msdus (%llu bytes)",
  7415. pdev->stats.tx_i.processed.num,
  7416. pdev->stats.tx_i.processed.bytes);
  7417. DP_TRACE_STATS(INFO_HIGH,
  7418. "successfully transmitted: %u msdus (%llu bytes)",
  7419. pdev->stats.tx.tx_success.num,
  7420. pdev->stats.tx.tx_success.bytes);
  7421. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  7422. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  7423. pdev->stats.tx_i.dropped.dropped_pkt.num);
  7424. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  7425. pdev->stats.tx_i.dropped.desc_na.num);
  7426. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  7427. pdev->stats.tx_i.dropped.ring_full);
  7428. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  7429. pdev->stats.tx_i.dropped.enqueue_fail);
  7430. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  7431. pdev->stats.tx_i.dropped.dma_error);
  7432. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  7433. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  7434. pdev->stats.tx.tx_failed);
  7435. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  7436. pdev->stats.tx.dropped.age_out);
  7437. DP_TRACE_STATS(INFO_HIGH, "firmware removed packets: %u",
  7438. pdev->stats.tx.dropped.fw_rem.num);
  7439. DP_TRACE_STATS(INFO_HIGH, "firmware removed bytes: %llu",
  7440. pdev->stats.tx.dropped.fw_rem.bytes);
  7441. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  7442. pdev->stats.tx.dropped.fw_rem_tx);
  7443. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  7444. pdev->stats.tx.dropped.fw_rem_notx);
  7445. DP_TRACE_STATS(INFO_HIGH, "Invalid peer on tx path: %u",
  7446. pdev->soc->stats.tx.tx_invalid_peer.num);
  7447. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  7448. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7449. pdev->stats.tx_comp_histogram.pkts_1);
  7450. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7451. pdev->stats.tx_comp_histogram.pkts_2_20);
  7452. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7453. pdev->stats.tx_comp_histogram.pkts_21_40);
  7454. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7455. pdev->stats.tx_comp_histogram.pkts_41_60);
  7456. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7457. pdev->stats.tx_comp_histogram.pkts_61_80);
  7458. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7459. pdev->stats.tx_comp_histogram.pkts_81_100);
  7460. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7461. pdev->stats.tx_comp_histogram.pkts_101_200);
  7462. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7463. pdev->stats.tx_comp_histogram.pkts_201_plus);
  7464. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  7465. DP_TRACE_STATS(INFO_HIGH,
  7466. "delivered %u msdus ( %llu bytes),",
  7467. pdev->stats.rx.to_stack.num,
  7468. pdev->stats.rx.to_stack.bytes);
  7469. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  7470. DP_TRACE_STATS(INFO_HIGH,
  7471. "received on reo[%d] %u msdus( %llu bytes),",
  7472. i, pdev->stats.rx.rcvd_reo[i].num,
  7473. pdev->stats.rx.rcvd_reo[i].bytes);
  7474. DP_TRACE_STATS(INFO_HIGH,
  7475. "intra-bss packets %u msdus ( %llu bytes),",
  7476. pdev->stats.rx.intra_bss.pkts.num,
  7477. pdev->stats.rx.intra_bss.pkts.bytes);
  7478. DP_TRACE_STATS(INFO_HIGH,
  7479. "intra-bss fails %u msdus ( %llu bytes),",
  7480. pdev->stats.rx.intra_bss.fail.num,
  7481. pdev->stats.rx.intra_bss.fail.bytes);
  7482. DP_TRACE_STATS(INFO_HIGH,
  7483. "raw packets %u msdus ( %llu bytes),",
  7484. pdev->stats.rx.raw.num,
  7485. pdev->stats.rx.raw.bytes);
  7486. DP_TRACE_STATS(INFO_HIGH, "dropped: error %u msdus",
  7487. pdev->stats.rx.err.mic_err);
  7488. DP_TRACE_STATS(INFO_HIGH, "Invalid peer on rx path: %u",
  7489. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  7490. DP_TRACE_STATS(INFO_HIGH, "sw_peer_id invalid %u",
  7491. pdev->soc->stats.rx.err.rx_invalid_peer_id.num);
  7492. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  7493. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  7494. pdev->soc->stats.rx.err.invalid_rbm);
  7495. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  7496. pdev->soc->stats.rx.err.hal_ring_access_fail);
  7497. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  7498. error_code++) {
  7499. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  7500. continue;
  7501. DP_TRACE_STATS(INFO_HIGH,
  7502. "Reo error number (%u): %u msdus",
  7503. error_code,
  7504. pdev->soc->stats.rx.err
  7505. .reo_error[error_code]);
  7506. }
  7507. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  7508. error_code++) {
  7509. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  7510. continue;
  7511. DP_TRACE_STATS(INFO_HIGH,
  7512. "Rxdma error number (%u): %u msdus",
  7513. error_code,
  7514. pdev->soc->stats.rx.err
  7515. .rxdma_error[error_code]);
  7516. }
  7517. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  7518. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7519. pdev->stats.rx_ind_histogram.pkts_1);
  7520. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7521. pdev->stats.rx_ind_histogram.pkts_2_20);
  7522. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7523. pdev->stats.rx_ind_histogram.pkts_21_40);
  7524. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7525. pdev->stats.rx_ind_histogram.pkts_41_60);
  7526. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7527. pdev->stats.rx_ind_histogram.pkts_61_80);
  7528. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7529. pdev->stats.rx_ind_histogram.pkts_81_100);
  7530. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7531. pdev->stats.rx_ind_histogram.pkts_101_200);
  7532. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7533. pdev->stats.rx_ind_histogram.pkts_201_plus);
  7534. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  7535. __func__,
  7536. pdev->soc->wlan_cfg_ctx
  7537. ->tso_enabled,
  7538. pdev->soc->wlan_cfg_ctx
  7539. ->lro_enabled,
  7540. pdev->soc->wlan_cfg_ctx
  7541. ->rx_hash,
  7542. pdev->soc->wlan_cfg_ctx
  7543. ->napi_enabled);
  7544. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7545. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  7546. __func__,
  7547. pdev->soc->wlan_cfg_ctx
  7548. ->tx_flow_stop_queue_threshold,
  7549. pdev->soc->wlan_cfg_ctx
  7550. ->tx_flow_start_queue_offset);
  7551. #endif
  7552. }
  7553. }
  7554. /*
  7555. * dp_txrx_dump_stats() - Dump statistics
  7556. * @value - Statistics option
  7557. */
  7558. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  7559. enum qdf_stats_verbosity_level level)
  7560. {
  7561. struct dp_soc *soc =
  7562. (struct dp_soc *)psoc;
  7563. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7564. if (!soc) {
  7565. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7566. "%s: soc is NULL", __func__);
  7567. return QDF_STATUS_E_INVAL;
  7568. }
  7569. switch (value) {
  7570. case CDP_TXRX_PATH_STATS:
  7571. dp_txrx_path_stats(soc);
  7572. break;
  7573. case CDP_RX_RING_STATS:
  7574. dp_print_per_ring_stats(soc);
  7575. break;
  7576. case CDP_TXRX_TSO_STATS:
  7577. /* TODO: NOT IMPLEMENTED */
  7578. break;
  7579. case CDP_DUMP_TX_FLOW_POOL_INFO:
  7580. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  7581. break;
  7582. case CDP_DP_NAPI_STATS:
  7583. dp_print_napi_stats(soc);
  7584. break;
  7585. case CDP_TXRX_DESC_STATS:
  7586. /* TODO: NOT IMPLEMENTED */
  7587. break;
  7588. default:
  7589. status = QDF_STATUS_E_INVAL;
  7590. break;
  7591. }
  7592. return status;
  7593. }
  7594. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7595. /**
  7596. * dp_update_flow_control_parameters() - API to store datapath
  7597. * config parameters
  7598. * @soc: soc handle
  7599. * @cfg: ini parameter handle
  7600. *
  7601. * Return: void
  7602. */
  7603. static inline
  7604. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7605. struct cdp_config_params *params)
  7606. {
  7607. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  7608. params->tx_flow_stop_queue_threshold;
  7609. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  7610. params->tx_flow_start_queue_offset;
  7611. }
  7612. #else
  7613. static inline
  7614. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7615. struct cdp_config_params *params)
  7616. {
  7617. }
  7618. #endif
  7619. /**
  7620. * dp_update_config_parameters() - API to store datapath
  7621. * config parameters
  7622. * @soc: soc handle
  7623. * @cfg: ini parameter handle
  7624. *
  7625. * Return: status
  7626. */
  7627. static
  7628. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  7629. struct cdp_config_params *params)
  7630. {
  7631. struct dp_soc *soc = (struct dp_soc *)psoc;
  7632. if (!(soc)) {
  7633. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7634. "%s: Invalid handle", __func__);
  7635. return QDF_STATUS_E_INVAL;
  7636. }
  7637. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  7638. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  7639. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  7640. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  7641. params->tcp_udp_checksumoffload;
  7642. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  7643. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  7644. soc->wlan_cfg_ctx->gro_enabled = params->gro_enable;
  7645. dp_update_flow_control_parameters(soc, params);
  7646. return QDF_STATUS_SUCCESS;
  7647. }
  7648. /**
  7649. * dp_txrx_set_wds_rx_policy() - API to store datapath
  7650. * config parameters
  7651. * @vdev_handle - datapath vdev handle
  7652. * @cfg: ini parameter handle
  7653. *
  7654. * Return: status
  7655. */
  7656. #ifdef WDS_VENDOR_EXTENSION
  7657. void
  7658. dp_txrx_set_wds_rx_policy(
  7659. struct cdp_vdev *vdev_handle,
  7660. u_int32_t val)
  7661. {
  7662. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7663. struct dp_peer *peer;
  7664. if (vdev->opmode == wlan_op_mode_ap) {
  7665. /* for ap, set it on bss_peer */
  7666. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  7667. if (peer->bss_peer) {
  7668. peer->wds_ecm.wds_rx_filter = 1;
  7669. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7670. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7671. break;
  7672. }
  7673. }
  7674. } else if (vdev->opmode == wlan_op_mode_sta) {
  7675. peer = TAILQ_FIRST(&vdev->peer_list);
  7676. peer->wds_ecm.wds_rx_filter = 1;
  7677. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7678. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7679. }
  7680. }
  7681. /**
  7682. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  7683. *
  7684. * @peer_handle - datapath peer handle
  7685. * @wds_tx_ucast: policy for unicast transmission
  7686. * @wds_tx_mcast: policy for multicast transmission
  7687. *
  7688. * Return: void
  7689. */
  7690. void
  7691. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  7692. int wds_tx_ucast, int wds_tx_mcast)
  7693. {
  7694. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7695. if (wds_tx_ucast || wds_tx_mcast) {
  7696. peer->wds_enabled = 1;
  7697. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  7698. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  7699. } else {
  7700. peer->wds_enabled = 0;
  7701. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  7702. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  7703. }
  7704. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7705. FL("Policy Update set to :\
  7706. peer->wds_enabled %d\
  7707. peer->wds_ecm.wds_tx_ucast_4addr %d\
  7708. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  7709. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  7710. peer->wds_ecm.wds_tx_mcast_4addr);
  7711. return;
  7712. }
  7713. #endif
  7714. static struct cdp_wds_ops dp_ops_wds = {
  7715. .vdev_set_wds = dp_vdev_set_wds,
  7716. #ifdef WDS_VENDOR_EXTENSION
  7717. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  7718. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  7719. #endif
  7720. };
  7721. /*
  7722. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  7723. * @vdev_handle - datapath vdev handle
  7724. * @callback - callback function
  7725. * @ctxt: callback context
  7726. *
  7727. */
  7728. static void
  7729. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  7730. ol_txrx_data_tx_cb callback, void *ctxt)
  7731. {
  7732. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7733. vdev->tx_non_std_data_callback.func = callback;
  7734. vdev->tx_non_std_data_callback.ctxt = ctxt;
  7735. }
  7736. /**
  7737. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  7738. * @pdev_hdl: datapath pdev handle
  7739. *
  7740. * Return: opaque pointer to dp txrx handle
  7741. */
  7742. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  7743. {
  7744. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7745. return pdev->dp_txrx_handle;
  7746. }
  7747. /**
  7748. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  7749. * @pdev_hdl: datapath pdev handle
  7750. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  7751. *
  7752. * Return: void
  7753. */
  7754. static void
  7755. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  7756. {
  7757. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7758. pdev->dp_txrx_handle = dp_txrx_hdl;
  7759. }
  7760. /**
  7761. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  7762. * @soc_handle: datapath soc handle
  7763. *
  7764. * Return: opaque pointer to external dp (non-core DP)
  7765. */
  7766. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  7767. {
  7768. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7769. return soc->external_txrx_handle;
  7770. }
  7771. /**
  7772. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  7773. * @soc_handle: datapath soc handle
  7774. * @txrx_handle: opaque pointer to external dp (non-core DP)
  7775. *
  7776. * Return: void
  7777. */
  7778. static void
  7779. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  7780. {
  7781. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7782. soc->external_txrx_handle = txrx_handle;
  7783. }
  7784. /**
  7785. * dp_get_cfg_capabilities() - get dp capabilities
  7786. * @soc_handle: datapath soc handle
  7787. * @dp_caps: enum for dp capabilities
  7788. *
  7789. * Return: bool to determine if dp caps is enabled
  7790. */
  7791. static bool
  7792. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  7793. enum cdp_capabilities dp_caps)
  7794. {
  7795. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7796. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  7797. }
  7798. #ifdef FEATURE_AST
  7799. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  7800. {
  7801. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  7802. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  7803. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7804. /*
  7805. * For BSS peer, new peer is not created on alloc_node if the
  7806. * peer with same address already exists , instead refcnt is
  7807. * increased for existing peer. Correspondingly in delete path,
  7808. * only refcnt is decreased; and peer is only deleted , when all
  7809. * references are deleted. So delete_in_progress should not be set
  7810. * for bss_peer, unless only 2 reference remains (peer map reference
  7811. * and peer hash table reference).
  7812. */
  7813. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  7814. return;
  7815. }
  7816. qdf_spin_lock_bh(&soc->ast_lock);
  7817. peer->delete_in_progress = true;
  7818. dp_peer_delete_ast_entries(soc, peer);
  7819. qdf_spin_unlock_bh(&soc->ast_lock);
  7820. }
  7821. #endif
  7822. #ifdef ATH_SUPPORT_NAC_RSSI
  7823. /**
  7824. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  7825. * @vdev_hdl: DP vdev handle
  7826. * @rssi: rssi value
  7827. *
  7828. * Return: 0 for success. nonzero for failure.
  7829. */
  7830. static QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  7831. char *mac_addr,
  7832. uint8_t *rssi)
  7833. {
  7834. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  7835. struct dp_pdev *pdev = vdev->pdev;
  7836. struct dp_neighbour_peer *peer = NULL;
  7837. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  7838. *rssi = 0;
  7839. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  7840. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  7841. neighbour_peer_list_elem) {
  7842. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  7843. mac_addr, DP_MAC_ADDR_LEN) == 0) {
  7844. *rssi = peer->rssi;
  7845. status = QDF_STATUS_SUCCESS;
  7846. break;
  7847. }
  7848. }
  7849. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  7850. return status;
  7851. }
  7852. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  7853. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  7854. uint8_t chan_num)
  7855. {
  7856. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7857. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  7858. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7859. pdev->nac_rssi_filtering = 1;
  7860. /* Store address of NAC (neighbour peer) which will be checked
  7861. * against TA of received packets.
  7862. */
  7863. if (cmd == CDP_NAC_PARAM_ADD) {
  7864. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  7865. client_macaddr);
  7866. } else if (cmd == CDP_NAC_PARAM_DEL) {
  7867. dp_update_filter_neighbour_peers(vdev_handle,
  7868. DP_NAC_PARAM_DEL,
  7869. client_macaddr);
  7870. }
  7871. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  7872. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  7873. ((void *)vdev->pdev->ctrl_pdev,
  7874. vdev->vdev_id, cmd, bssid);
  7875. return QDF_STATUS_SUCCESS;
  7876. }
  7877. #endif
  7878. /**
  7879. * dp_enable_peer_based_pktlog() - Set Flag for peer based filtering
  7880. * for pktlog
  7881. * @txrx_pdev_handle: cdp_pdev handle
  7882. * @enb_dsb: Enable or disable peer based filtering
  7883. *
  7884. * Return: QDF_STATUS
  7885. */
  7886. static int
  7887. dp_enable_peer_based_pktlog(
  7888. struct cdp_pdev *txrx_pdev_handle,
  7889. char *mac_addr, uint8_t enb_dsb)
  7890. {
  7891. struct dp_peer *peer;
  7892. uint8_t local_id;
  7893. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev_handle;
  7894. peer = (struct dp_peer *)dp_find_peer_by_addr(txrx_pdev_handle,
  7895. mac_addr, &local_id);
  7896. if (!peer) {
  7897. dp_err("Invalid Peer");
  7898. return QDF_STATUS_E_FAILURE;
  7899. }
  7900. peer->peer_based_pktlog_filter = enb_dsb;
  7901. pdev->dp_peer_based_pktlog = enb_dsb;
  7902. return QDF_STATUS_SUCCESS;
  7903. }
  7904. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  7905. uint32_t max_peers,
  7906. uint32_t max_ast_index,
  7907. bool peer_map_unmap_v2)
  7908. {
  7909. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7910. soc->max_peers = max_peers;
  7911. qdf_print ("%s max_peers %u, max_ast_index: %u\n",
  7912. __func__, max_peers, max_ast_index);
  7913. wlan_cfg_set_max_ast_idx(soc->wlan_cfg_ctx, max_ast_index);
  7914. if (dp_peer_find_attach(soc))
  7915. return QDF_STATUS_E_FAILURE;
  7916. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  7917. return QDF_STATUS_SUCCESS;
  7918. }
  7919. /**
  7920. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  7921. * @dp_pdev: dp pdev handle
  7922. * @ctrl_pdev: UMAC ctrl pdev handle
  7923. *
  7924. * Return: void
  7925. */
  7926. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  7927. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  7928. {
  7929. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  7930. pdev->ctrl_pdev = ctrl_pdev;
  7931. }
  7932. /*
  7933. * dp_get_cfg() - get dp cfg
  7934. * @soc: cdp soc handle
  7935. * @cfg: cfg enum
  7936. *
  7937. * Return: cfg value
  7938. */
  7939. static uint32_t dp_get_cfg(void *soc, enum cdp_dp_cfg cfg)
  7940. {
  7941. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  7942. uint32_t value = 0;
  7943. switch (cfg) {
  7944. case cfg_dp_enable_data_stall:
  7945. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  7946. break;
  7947. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  7948. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  7949. break;
  7950. case cfg_dp_tso_enable:
  7951. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  7952. break;
  7953. case cfg_dp_lro_enable:
  7954. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  7955. break;
  7956. case cfg_dp_gro_enable:
  7957. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  7958. break;
  7959. case cfg_dp_tx_flow_start_queue_offset:
  7960. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  7961. break;
  7962. case cfg_dp_tx_flow_stop_queue_threshold:
  7963. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  7964. break;
  7965. case cfg_dp_disable_intra_bss_fwd:
  7966. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  7967. break;
  7968. default:
  7969. value = 0;
  7970. }
  7971. return value;
  7972. }
  7973. static struct cdp_cmn_ops dp_ops_cmn = {
  7974. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  7975. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  7976. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  7977. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  7978. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  7979. .txrx_pdev_deinit = dp_pdev_deinit_wifi3,
  7980. .txrx_peer_create = dp_peer_create_wifi3,
  7981. .txrx_peer_setup = dp_peer_setup_wifi3,
  7982. #ifdef FEATURE_AST
  7983. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  7984. #else
  7985. .txrx_peer_teardown = NULL,
  7986. #endif
  7987. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  7988. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  7989. .txrx_peer_get_ast_info_by_soc = dp_peer_get_ast_info_by_soc_wifi3,
  7990. .txrx_peer_get_ast_info_by_pdev =
  7991. dp_peer_get_ast_info_by_pdevid_wifi3,
  7992. .txrx_peer_ast_delete_by_soc =
  7993. dp_peer_ast_entry_del_by_soc,
  7994. .txrx_peer_ast_delete_by_pdev =
  7995. dp_peer_ast_entry_del_by_pdev,
  7996. .txrx_peer_delete = dp_peer_delete_wifi3,
  7997. .txrx_vdev_register = dp_vdev_register_wifi3,
  7998. .txrx_vdev_flush_peers = dp_vdev_flush_peers,
  7999. .txrx_soc_detach = dp_soc_detach_wifi3,
  8000. .txrx_soc_deinit = dp_soc_deinit_wifi3,
  8001. .txrx_soc_init = dp_soc_init_wifi3,
  8002. .txrx_tso_soc_attach = dp_tso_soc_attach,
  8003. .txrx_tso_soc_detach = dp_tso_soc_detach,
  8004. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  8005. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  8006. .txrx_get_mon_vdev_from_pdev = dp_get_mon_vdev_from_pdev_wifi3,
  8007. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  8008. .txrx_ath_getstats = dp_get_device_stats,
  8009. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  8010. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  8011. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  8012. .delba_process = dp_delba_process_wifi3,
  8013. .set_addba_response = dp_set_addba_response,
  8014. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  8015. .flush_cache_rx_queue = NULL,
  8016. /* TODO: get API's for dscp-tid need to be added*/
  8017. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  8018. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  8019. .hmmc_tid_override_en = dp_hmmc_tid_override_en_wifi3,
  8020. .set_hmmc_tid_val = dp_set_hmmc_tid_val_wifi3,
  8021. .txrx_get_total_per = dp_get_total_per,
  8022. .txrx_stats_request = dp_txrx_stats_request,
  8023. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  8024. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  8025. .txrx_get_vow_config_frm_pdev = NULL,
  8026. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  8027. .txrx_set_nac = dp_set_nac,
  8028. .txrx_get_tx_pending = dp_get_tx_pending,
  8029. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  8030. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  8031. .display_stats = dp_txrx_dump_stats,
  8032. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  8033. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  8034. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  8035. .txrx_intr_detach = dp_soc_interrupt_detach,
  8036. .set_pn_check = dp_set_pn_check_wifi3,
  8037. .update_config_parameters = dp_update_config_parameters,
  8038. /* TODO: Add other functions */
  8039. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  8040. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  8041. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  8042. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  8043. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  8044. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  8045. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  8046. .tx_send = dp_tx_send,
  8047. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  8048. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  8049. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  8050. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  8051. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  8052. .txrx_get_os_rx_handles_from_vdev =
  8053. dp_get_os_rx_handles_from_vdev_wifi3,
  8054. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  8055. .get_dp_capabilities = dp_get_cfg_capabilities,
  8056. .txrx_get_cfg = dp_get_cfg,
  8057. };
  8058. static struct cdp_ctrl_ops dp_ops_ctrl = {
  8059. .txrx_peer_authorize = dp_peer_authorize,
  8060. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  8061. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  8062. #ifdef MESH_MODE_SUPPORT
  8063. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  8064. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  8065. #endif
  8066. .txrx_set_vdev_param = dp_set_vdev_param,
  8067. .txrx_peer_set_nawds = dp_peer_set_nawds,
  8068. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  8069. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  8070. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  8071. .txrx_update_filter_neighbour_peers =
  8072. dp_update_filter_neighbour_peers,
  8073. .txrx_get_sec_type = dp_get_sec_type,
  8074. /* TODO: Add other functions */
  8075. .txrx_wdi_event_sub = dp_wdi_event_sub,
  8076. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  8077. #ifdef WDI_EVENT_ENABLE
  8078. .txrx_get_pldev = dp_get_pldev,
  8079. #endif
  8080. .txrx_set_pdev_param = dp_set_pdev_param,
  8081. #ifdef ATH_SUPPORT_NAC_RSSI
  8082. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  8083. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  8084. #endif
  8085. .set_key = dp_set_michael_key,
  8086. .txrx_get_vdev_param = dp_get_vdev_param,
  8087. .enable_peer_based_pktlog = dp_enable_peer_based_pktlog,
  8088. };
  8089. static struct cdp_me_ops dp_ops_me = {
  8090. #ifdef ATH_SUPPORT_IQUE
  8091. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  8092. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  8093. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  8094. #endif
  8095. };
  8096. static struct cdp_mon_ops dp_ops_mon = {
  8097. .txrx_monitor_set_filter_ucast_data = NULL,
  8098. .txrx_monitor_set_filter_mcast_data = NULL,
  8099. .txrx_monitor_set_filter_non_data = NULL,
  8100. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  8101. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  8102. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  8103. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  8104. /* Added support for HK advance filter */
  8105. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  8106. };
  8107. static struct cdp_host_stats_ops dp_ops_host_stats = {
  8108. .txrx_per_peer_stats = dp_get_host_peer_stats,
  8109. .get_fw_peer_stats = dp_get_fw_peer_stats,
  8110. .get_htt_stats = dp_get_htt_stats,
  8111. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  8112. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  8113. .txrx_stats_publish = dp_txrx_stats_publish,
  8114. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  8115. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  8116. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  8117. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  8118. .txrx_get_ratekbps = dp_txrx_get_ratekbps,
  8119. /* TODO */
  8120. };
  8121. static struct cdp_raw_ops dp_ops_raw = {
  8122. /* TODO */
  8123. };
  8124. #ifdef CONFIG_WIN
  8125. static struct cdp_pflow_ops dp_ops_pflow = {
  8126. /* TODO */
  8127. };
  8128. #endif /* CONFIG_WIN */
  8129. #ifdef FEATURE_RUNTIME_PM
  8130. /**
  8131. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  8132. * @opaque_pdev: DP pdev context
  8133. *
  8134. * DP is ready to runtime suspend if there are no pending TX packets.
  8135. *
  8136. * Return: QDF_STATUS
  8137. */
  8138. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  8139. {
  8140. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8141. struct dp_soc *soc = pdev->soc;
  8142. /* Abort if there are any pending TX packets */
  8143. if (dp_get_tx_pending(opaque_pdev) > 0) {
  8144. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  8145. FL("Abort suspend due to pending TX packets"));
  8146. return QDF_STATUS_E_AGAIN;
  8147. }
  8148. if (soc->intr_mode == DP_INTR_POLL)
  8149. qdf_timer_stop(&soc->int_timer);
  8150. return QDF_STATUS_SUCCESS;
  8151. }
  8152. /**
  8153. * dp_runtime_resume() - ensure DP is ready to runtime resume
  8154. * @opaque_pdev: DP pdev context
  8155. *
  8156. * Resume DP for runtime PM.
  8157. *
  8158. * Return: QDF_STATUS
  8159. */
  8160. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  8161. {
  8162. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8163. struct dp_soc *soc = pdev->soc;
  8164. void *hal_srng;
  8165. int i;
  8166. if (soc->intr_mode == DP_INTR_POLL)
  8167. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  8168. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  8169. hal_srng = soc->tcl_data_ring[i].hal_srng;
  8170. if (hal_srng) {
  8171. /* We actually only need to acquire the lock */
  8172. hal_srng_access_start(soc->hal_soc, hal_srng);
  8173. /* Update SRC ring head pointer for HW to send
  8174. all pending packets */
  8175. hal_srng_access_end(soc->hal_soc, hal_srng);
  8176. }
  8177. }
  8178. return QDF_STATUS_SUCCESS;
  8179. }
  8180. #endif /* FEATURE_RUNTIME_PM */
  8181. #ifndef CONFIG_WIN
  8182. static struct cdp_misc_ops dp_ops_misc = {
  8183. #ifdef FEATURE_WLAN_TDLS
  8184. .tx_non_std = dp_tx_non_std,
  8185. #endif /* FEATURE_WLAN_TDLS */
  8186. .get_opmode = dp_get_opmode,
  8187. #ifdef FEATURE_RUNTIME_PM
  8188. .runtime_suspend = dp_runtime_suspend,
  8189. .runtime_resume = dp_runtime_resume,
  8190. #endif /* FEATURE_RUNTIME_PM */
  8191. .pkt_log_init = dp_pkt_log_init,
  8192. .pkt_log_con_service = dp_pkt_log_con_service,
  8193. .get_num_rx_contexts = dp_get_num_rx_contexts,
  8194. };
  8195. static struct cdp_flowctl_ops dp_ops_flowctl = {
  8196. /* WIFI 3.0 DP implement as required. */
  8197. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  8198. .flow_pool_map_handler = dp_tx_flow_pool_map,
  8199. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  8200. .register_pause_cb = dp_txrx_register_pause_cb,
  8201. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  8202. .tx_desc_thresh_reached = dp_tx_desc_thresh_reached,
  8203. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  8204. };
  8205. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  8206. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8207. };
  8208. #ifdef IPA_OFFLOAD
  8209. static struct cdp_ipa_ops dp_ops_ipa = {
  8210. .ipa_get_resource = dp_ipa_get_resource,
  8211. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  8212. .ipa_op_response = dp_ipa_op_response,
  8213. .ipa_register_op_cb = dp_ipa_register_op_cb,
  8214. .ipa_get_stat = dp_ipa_get_stat,
  8215. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  8216. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  8217. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  8218. .ipa_setup = dp_ipa_setup,
  8219. .ipa_cleanup = dp_ipa_cleanup,
  8220. .ipa_setup_iface = dp_ipa_setup_iface,
  8221. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  8222. .ipa_enable_pipes = dp_ipa_enable_pipes,
  8223. .ipa_disable_pipes = dp_ipa_disable_pipes,
  8224. .ipa_set_perf_level = dp_ipa_set_perf_level
  8225. };
  8226. #endif
  8227. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  8228. {
  8229. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8230. struct dp_soc *soc = pdev->soc;
  8231. int timeout = SUSPEND_DRAIN_WAIT;
  8232. int drain_wait_delay = 50; /* 50 ms */
  8233. /* Abort if there are any pending TX packets */
  8234. while (dp_get_tx_pending(opaque_pdev) > 0) {
  8235. qdf_sleep(drain_wait_delay);
  8236. if (timeout <= 0) {
  8237. dp_err("TX frames are pending, abort suspend");
  8238. return QDF_STATUS_E_TIMEOUT;
  8239. }
  8240. timeout = timeout - drain_wait_delay;
  8241. }
  8242. if (soc->intr_mode == DP_INTR_POLL)
  8243. qdf_timer_stop(&soc->int_timer);
  8244. return QDF_STATUS_SUCCESS;
  8245. }
  8246. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  8247. {
  8248. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8249. struct dp_soc *soc = pdev->soc;
  8250. if (soc->intr_mode == DP_INTR_POLL)
  8251. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  8252. return QDF_STATUS_SUCCESS;
  8253. }
  8254. static struct cdp_bus_ops dp_ops_bus = {
  8255. .bus_suspend = dp_bus_suspend,
  8256. .bus_resume = dp_bus_resume
  8257. };
  8258. static struct cdp_ocb_ops dp_ops_ocb = {
  8259. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8260. };
  8261. static struct cdp_throttle_ops dp_ops_throttle = {
  8262. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8263. };
  8264. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  8265. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8266. };
  8267. static struct cdp_cfg_ops dp_ops_cfg = {
  8268. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8269. };
  8270. /*
  8271. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  8272. * @dev: physical device instance
  8273. * @peer_mac_addr: peer mac address
  8274. * @local_id: local id for the peer
  8275. * @debug_id: to track enum peer access
  8276. *
  8277. * Return: peer instance pointer
  8278. */
  8279. static inline void *
  8280. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, uint8_t *peer_mac_addr,
  8281. uint8_t *local_id,
  8282. enum peer_debug_id_type debug_id)
  8283. {
  8284. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  8285. struct dp_peer *peer;
  8286. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  8287. if (!peer)
  8288. return NULL;
  8289. *local_id = peer->local_id;
  8290. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  8291. return peer;
  8292. }
  8293. /*
  8294. * dp_peer_release_ref - release peer ref count
  8295. * @peer: peer handle
  8296. * @debug_id: to track enum peer access
  8297. *
  8298. * Return: None
  8299. */
  8300. static inline
  8301. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  8302. {
  8303. dp_peer_unref_delete(peer);
  8304. }
  8305. static struct cdp_peer_ops dp_ops_peer = {
  8306. .register_peer = dp_register_peer,
  8307. .clear_peer = dp_clear_peer,
  8308. .find_peer_by_addr = dp_find_peer_by_addr,
  8309. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  8310. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  8311. .peer_release_ref = dp_peer_release_ref,
  8312. .local_peer_id = dp_local_peer_id,
  8313. .peer_find_by_local_id = dp_peer_find_by_local_id,
  8314. .peer_state_update = dp_peer_state_update,
  8315. .get_vdevid = dp_get_vdevid,
  8316. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  8317. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  8318. .get_vdev_for_peer = dp_get_vdev_for_peer,
  8319. .get_peer_state = dp_get_peer_state,
  8320. };
  8321. #endif
  8322. static struct cdp_ops dp_txrx_ops = {
  8323. .cmn_drv_ops = &dp_ops_cmn,
  8324. .ctrl_ops = &dp_ops_ctrl,
  8325. .me_ops = &dp_ops_me,
  8326. .mon_ops = &dp_ops_mon,
  8327. .host_stats_ops = &dp_ops_host_stats,
  8328. .wds_ops = &dp_ops_wds,
  8329. .raw_ops = &dp_ops_raw,
  8330. #ifdef CONFIG_WIN
  8331. .pflow_ops = &dp_ops_pflow,
  8332. #endif /* CONFIG_WIN */
  8333. #ifndef CONFIG_WIN
  8334. .misc_ops = &dp_ops_misc,
  8335. .cfg_ops = &dp_ops_cfg,
  8336. .flowctl_ops = &dp_ops_flowctl,
  8337. .l_flowctl_ops = &dp_ops_l_flowctl,
  8338. #ifdef IPA_OFFLOAD
  8339. .ipa_ops = &dp_ops_ipa,
  8340. #endif
  8341. .bus_ops = &dp_ops_bus,
  8342. .ocb_ops = &dp_ops_ocb,
  8343. .peer_ops = &dp_ops_peer,
  8344. .throttle_ops = &dp_ops_throttle,
  8345. .mob_stats_ops = &dp_ops_mob_stats,
  8346. #endif
  8347. };
  8348. /*
  8349. * dp_soc_set_txrx_ring_map()
  8350. * @dp_soc: DP handler for soc
  8351. *
  8352. * Return: Void
  8353. */
  8354. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  8355. {
  8356. uint32_t i;
  8357. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  8358. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  8359. }
  8360. }
  8361. #ifdef QCA_WIFI_QCA8074
  8362. #ifndef QCA_MEM_ATTACH_ON_WIFI3
  8363. /**
  8364. * dp_soc_attach_wifi3() - Attach txrx SOC
  8365. * @ctrl_psoc: Opaque SOC handle from control plane
  8366. * @htc_handle: Opaque HTC handle
  8367. * @hif_handle: Opaque HIF handle
  8368. * @qdf_osdev: QDF device
  8369. * @ol_ops: Offload Operations
  8370. * @device_id: Device ID
  8371. *
  8372. * Return: DP SOC handle on success, NULL on failure
  8373. */
  8374. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8375. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8376. struct ol_if_ops *ol_ops, uint16_t device_id)
  8377. {
  8378. struct dp_soc *dp_soc = NULL;
  8379. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8380. ol_ops, device_id);
  8381. if (!dp_soc)
  8382. return NULL;
  8383. if (!dp_soc_init(dp_soc, htc_handle, hif_handle))
  8384. return NULL;
  8385. return (void *)dp_soc;
  8386. }
  8387. #else
  8388. /**
  8389. * dp_soc_attach_wifi3() - Attach txrx SOC
  8390. * @ctrl_psoc: Opaque SOC handle from control plane
  8391. * @htc_handle: Opaque HTC handle
  8392. * @hif_handle: Opaque HIF handle
  8393. * @qdf_osdev: QDF device
  8394. * @ol_ops: Offload Operations
  8395. * @device_id: Device ID
  8396. *
  8397. * Return: DP SOC handle on success, NULL on failure
  8398. */
  8399. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8400. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8401. struct ol_if_ops *ol_ops, uint16_t device_id)
  8402. {
  8403. struct dp_soc *dp_soc = NULL;
  8404. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8405. ol_ops, device_id);
  8406. return (void *)dp_soc;
  8407. }
  8408. #endif
  8409. /**
  8410. * dp_soc_attach() - Attach txrx SOC
  8411. * @ctrl_psoc: Opaque SOC handle from control plane
  8412. * @htc_handle: Opaque HTC handle
  8413. * @qdf_osdev: QDF device
  8414. * @ol_ops: Offload Operations
  8415. * @device_id: Device ID
  8416. *
  8417. * Return: DP SOC handle on success, NULL on failure
  8418. */
  8419. static struct dp_soc *
  8420. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8421. struct ol_if_ops *ol_ops, uint16_t device_id)
  8422. {
  8423. int int_ctx;
  8424. struct dp_soc *soc = NULL;
  8425. struct htt_soc *htt_soc = NULL;
  8426. soc = qdf_mem_malloc(sizeof(*soc));
  8427. if (!soc) {
  8428. dp_err("DP SOC memory allocation failed");
  8429. goto fail0;
  8430. }
  8431. int_ctx = 0;
  8432. soc->device_id = device_id;
  8433. soc->cdp_soc.ops = &dp_txrx_ops;
  8434. soc->cdp_soc.ol_ops = ol_ops;
  8435. soc->ctrl_psoc = ctrl_psoc;
  8436. soc->osdev = qdf_osdev;
  8437. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  8438. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  8439. if (!soc->wlan_cfg_ctx) {
  8440. dp_err("wlan_cfg_ctx failed\n");
  8441. goto fail1;
  8442. }
  8443. htt_soc = qdf_mem_malloc(sizeof(*htt_soc));
  8444. if (!htt_soc) {
  8445. dp_err("HTT attach failed");
  8446. goto fail1;
  8447. }
  8448. soc->htt_handle = htt_soc;
  8449. htt_soc->dp_soc = soc;
  8450. htt_soc->htc_soc = htc_handle;
  8451. if (htt_soc_htc_prealloc(htt_soc) != QDF_STATUS_SUCCESS)
  8452. goto fail2;
  8453. return (void *)soc;
  8454. fail2:
  8455. qdf_mem_free(htt_soc);
  8456. fail1:
  8457. qdf_mem_free(soc);
  8458. fail0:
  8459. return NULL;
  8460. }
  8461. /**
  8462. * dp_soc_init() - Initialize txrx SOC
  8463. * @dp_soc: Opaque DP SOC handle
  8464. * @htc_handle: Opaque HTC handle
  8465. * @hif_handle: Opaque HIF handle
  8466. *
  8467. * Return: DP SOC handle on success, NULL on failure
  8468. */
  8469. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle)
  8470. {
  8471. int target_type;
  8472. struct dp_soc *soc = (struct dp_soc *)dpsoc;
  8473. struct htt_soc *htt_soc = (struct htt_soc *)soc->htt_handle;
  8474. htt_soc->htc_soc = htc_handle;
  8475. soc->hif_handle = hif_handle;
  8476. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  8477. if (!soc->hal_soc)
  8478. return NULL;
  8479. htt_soc_initialize(soc->htt_handle, soc->ctrl_psoc, htt_soc->htc_soc,
  8480. soc->hal_soc, soc->osdev);
  8481. target_type = hal_get_target_type(soc->hal_soc);
  8482. switch (target_type) {
  8483. case TARGET_TYPE_QCA6290:
  8484. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8485. REO_DST_RING_SIZE_QCA6290);
  8486. soc->ast_override_support = 1;
  8487. break;
  8488. #ifdef QCA_WIFI_QCA6390
  8489. case TARGET_TYPE_QCA6390:
  8490. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8491. REO_DST_RING_SIZE_QCA6290);
  8492. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8493. soc->ast_override_support = 1;
  8494. if (con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  8495. int int_ctx;
  8496. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  8497. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  8498. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  8499. }
  8500. }
  8501. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  8502. break;
  8503. #endif
  8504. case TARGET_TYPE_QCA8074:
  8505. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8506. REO_DST_RING_SIZE_QCA8074);
  8507. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8508. break;
  8509. case TARGET_TYPE_QCA8074V2:
  8510. case TARGET_TYPE_QCA6018:
  8511. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8512. REO_DST_RING_SIZE_QCA8074);
  8513. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  8514. soc->hw_nac_monitor_support = 1;
  8515. soc->ast_override_support = 1;
  8516. soc->per_tid_basize_max_tid = 8;
  8517. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  8518. break;
  8519. default:
  8520. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  8521. qdf_assert_always(0);
  8522. break;
  8523. }
  8524. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  8525. cfg_get(soc->ctrl_psoc, CFG_DP_RX_HASH));
  8526. soc->cce_disable = false;
  8527. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  8528. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8529. CDP_CFG_MAX_PEER_ID);
  8530. if (ret != -EINVAL) {
  8531. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  8532. }
  8533. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8534. CDP_CFG_CCE_DISABLE);
  8535. if (ret == 1)
  8536. soc->cce_disable = true;
  8537. }
  8538. qdf_spinlock_create(&soc->peer_ref_mutex);
  8539. qdf_spinlock_create(&soc->ast_lock);
  8540. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  8541. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  8542. /* fill the tx/rx cpu ring map*/
  8543. dp_soc_set_txrx_ring_map(soc);
  8544. qdf_spinlock_create(&soc->htt_stats.lock);
  8545. /* initialize work queue for stats processing */
  8546. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  8547. return soc;
  8548. }
  8549. /**
  8550. * dp_soc_init_wifi3() - Initialize txrx SOC
  8551. * @dp_soc: Opaque DP SOC handle
  8552. * @ctrl_psoc: Opaque SOC handle from control plane(Unused)
  8553. * @hif_handle: Opaque HIF handle
  8554. * @htc_handle: Opaque HTC handle
  8555. * @qdf_osdev: QDF device (Unused)
  8556. * @ol_ops: Offload Operations (Unused)
  8557. * @device_id: Device ID (Unused)
  8558. *
  8559. * Return: DP SOC handle on success, NULL on failure
  8560. */
  8561. void *dp_soc_init_wifi3(void *dpsoc, void *ctrl_psoc, void *hif_handle,
  8562. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8563. struct ol_if_ops *ol_ops, uint16_t device_id)
  8564. {
  8565. return dp_soc_init(dpsoc, htc_handle, hif_handle);
  8566. }
  8567. #endif
  8568. /*
  8569. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  8570. *
  8571. * @soc: handle to DP soc
  8572. * @mac_id: MAC id
  8573. *
  8574. * Return: Return pdev corresponding to MAC
  8575. */
  8576. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  8577. {
  8578. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  8579. return soc->pdev_list[mac_id];
  8580. /* Typically for MCL as there only 1 PDEV*/
  8581. return soc->pdev_list[0];
  8582. }
  8583. /*
  8584. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  8585. * @soc: DP SoC context
  8586. * @max_mac_rings: No of MAC rings
  8587. *
  8588. * Return: None
  8589. */
  8590. static
  8591. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  8592. int *max_mac_rings)
  8593. {
  8594. bool dbs_enable = false;
  8595. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  8596. dbs_enable = soc->cdp_soc.ol_ops->
  8597. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  8598. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  8599. }
  8600. /*
  8601. * dp_set_pktlog_wifi3() - attach txrx vdev
  8602. * @pdev: Datapath PDEV handle
  8603. * @event: which event's notifications are being subscribed to
  8604. * @enable: WDI event subscribe or not. (True or False)
  8605. *
  8606. * Return: Success, NULL on failure
  8607. */
  8608. #ifdef WDI_EVENT_ENABLE
  8609. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  8610. bool enable)
  8611. {
  8612. struct dp_soc *soc = NULL;
  8613. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  8614. int max_mac_rings = wlan_cfg_get_num_mac_rings
  8615. (pdev->wlan_cfg_ctx);
  8616. uint8_t mac_id = 0;
  8617. soc = pdev->soc;
  8618. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  8619. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  8620. FL("Max_mac_rings %d "),
  8621. max_mac_rings);
  8622. if (enable) {
  8623. switch (event) {
  8624. case WDI_EVENT_RX_DESC:
  8625. if (pdev->monitor_vdev) {
  8626. /* Nothing needs to be done if monitor mode is
  8627. * enabled
  8628. */
  8629. return 0;
  8630. }
  8631. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  8632. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  8633. htt_tlv_filter.mpdu_start = 1;
  8634. htt_tlv_filter.msdu_start = 1;
  8635. htt_tlv_filter.msdu_end = 1;
  8636. htt_tlv_filter.mpdu_end = 1;
  8637. htt_tlv_filter.packet_header = 1;
  8638. htt_tlv_filter.attention = 1;
  8639. htt_tlv_filter.ppdu_start = 1;
  8640. htt_tlv_filter.ppdu_end = 1;
  8641. htt_tlv_filter.ppdu_end_user_stats = 1;
  8642. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8643. htt_tlv_filter.ppdu_end_status_done = 1;
  8644. htt_tlv_filter.enable_fp = 1;
  8645. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8646. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8647. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8648. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8649. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8650. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8651. for (mac_id = 0; mac_id < max_mac_rings;
  8652. mac_id++) {
  8653. int mac_for_pdev =
  8654. dp_get_mac_id_for_pdev(mac_id,
  8655. pdev->pdev_id);
  8656. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8657. mac_for_pdev,
  8658. pdev->rxdma_mon_status_ring[mac_id]
  8659. .hal_srng,
  8660. RXDMA_MONITOR_STATUS,
  8661. RX_BUFFER_SIZE,
  8662. &htt_tlv_filter);
  8663. }
  8664. if (soc->reap_timer_init)
  8665. qdf_timer_mod(&soc->mon_reap_timer,
  8666. DP_INTR_POLL_TIMER_MS);
  8667. }
  8668. break;
  8669. case WDI_EVENT_LITE_RX:
  8670. if (pdev->monitor_vdev) {
  8671. /* Nothing needs to be done if monitor mode is
  8672. * enabled
  8673. */
  8674. return 0;
  8675. }
  8676. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  8677. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  8678. htt_tlv_filter.ppdu_start = 1;
  8679. htt_tlv_filter.ppdu_end = 1;
  8680. htt_tlv_filter.ppdu_end_user_stats = 1;
  8681. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8682. htt_tlv_filter.ppdu_end_status_done = 1;
  8683. htt_tlv_filter.mpdu_start = 1;
  8684. htt_tlv_filter.enable_fp = 1;
  8685. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8686. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8687. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8688. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8689. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8690. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8691. for (mac_id = 0; mac_id < max_mac_rings;
  8692. mac_id++) {
  8693. int mac_for_pdev =
  8694. dp_get_mac_id_for_pdev(mac_id,
  8695. pdev->pdev_id);
  8696. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8697. mac_for_pdev,
  8698. pdev->rxdma_mon_status_ring[mac_id]
  8699. .hal_srng,
  8700. RXDMA_MONITOR_STATUS,
  8701. RX_BUFFER_SIZE_PKTLOG_LITE,
  8702. &htt_tlv_filter);
  8703. }
  8704. if (soc->reap_timer_init)
  8705. qdf_timer_mod(&soc->mon_reap_timer,
  8706. DP_INTR_POLL_TIMER_MS);
  8707. }
  8708. break;
  8709. case WDI_EVENT_LITE_T2H:
  8710. if (pdev->monitor_vdev) {
  8711. /* Nothing needs to be done if monitor mode is
  8712. * enabled
  8713. */
  8714. return 0;
  8715. }
  8716. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8717. int mac_for_pdev = dp_get_mac_id_for_pdev(
  8718. mac_id, pdev->pdev_id);
  8719. pdev->pktlog_ppdu_stats = true;
  8720. dp_h2t_cfg_stats_msg_send(pdev,
  8721. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  8722. mac_for_pdev);
  8723. }
  8724. break;
  8725. default:
  8726. /* Nothing needs to be done for other pktlog types */
  8727. break;
  8728. }
  8729. } else {
  8730. switch (event) {
  8731. case WDI_EVENT_RX_DESC:
  8732. case WDI_EVENT_LITE_RX:
  8733. if (pdev->monitor_vdev) {
  8734. /* Nothing needs to be done if monitor mode is
  8735. * enabled
  8736. */
  8737. return 0;
  8738. }
  8739. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  8740. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  8741. for (mac_id = 0; mac_id < max_mac_rings;
  8742. mac_id++) {
  8743. int mac_for_pdev =
  8744. dp_get_mac_id_for_pdev(mac_id,
  8745. pdev->pdev_id);
  8746. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8747. mac_for_pdev,
  8748. pdev->rxdma_mon_status_ring[mac_id]
  8749. .hal_srng,
  8750. RXDMA_MONITOR_STATUS,
  8751. RX_BUFFER_SIZE,
  8752. &htt_tlv_filter);
  8753. }
  8754. if (soc->reap_timer_init)
  8755. qdf_timer_stop(&soc->mon_reap_timer);
  8756. }
  8757. break;
  8758. case WDI_EVENT_LITE_T2H:
  8759. if (pdev->monitor_vdev) {
  8760. /* Nothing needs to be done if monitor mode is
  8761. * enabled
  8762. */
  8763. return 0;
  8764. }
  8765. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  8766. * passing value 0. Once these macros will define in htt
  8767. * header file will use proper macros
  8768. */
  8769. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8770. int mac_for_pdev =
  8771. dp_get_mac_id_for_pdev(mac_id,
  8772. pdev->pdev_id);
  8773. pdev->pktlog_ppdu_stats = false;
  8774. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  8775. dp_h2t_cfg_stats_msg_send(pdev, 0,
  8776. mac_for_pdev);
  8777. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  8778. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  8779. mac_for_pdev);
  8780. } else if (pdev->enhanced_stats_en) {
  8781. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  8782. mac_for_pdev);
  8783. }
  8784. }
  8785. break;
  8786. default:
  8787. /* Nothing needs to be done for other pktlog types */
  8788. break;
  8789. }
  8790. }
  8791. return 0;
  8792. }
  8793. #endif