dp_main.c 92 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276
  1. /*
  2. * Copyright (c) 2016-2017 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <hal_api.h>
  22. #include <hif.h>
  23. #include <htt.h>
  24. #include <wdi_event.h>
  25. #include <queue.h>
  26. #include "dp_htt.h"
  27. #include "dp_types.h"
  28. #include "dp_internal.h"
  29. #include "dp_tx.h"
  30. #include "dp_rx.h"
  31. #include <cdp_txrx_handle.h>
  32. #include <wlan_cfg.h>
  33. #include "cdp_txrx_cmn_struct.h"
  34. #include <qdf_util.h>
  35. #include "dp_peer.h"
  36. #include "dp_rx_mon.h"
  37. #define DP_INTR_POLL_TIMER_MS 100
  38. #define DP_MCS_LENGTH (6*MAX_MCS)
  39. #define DP_NSS_LENGTH (6*SS_COUNT)
  40. #define DP_RXDMA_ERR_LENGTH (6*MAX_RXDMA_ERRORS)
  41. #define DP_REO_ERR_LENGTH (6*REO_ERROR_TYPE_MAX)
  42. /**
  43. * default_dscp_tid_map - Default DSCP-TID mapping
  44. *
  45. * DSCP TID AC
  46. * 000000 0 WME_AC_BE
  47. * 001000 1 WME_AC_BK
  48. * 010000 1 WME_AC_BK
  49. * 011000 0 WME_AC_BE
  50. * 100000 5 WME_AC_VI
  51. * 101000 5 WME_AC_VI
  52. * 110000 6 WME_AC_VO
  53. * 111000 6 WME_AC_VO
  54. */
  55. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  56. 0, 0, 0, 0, 0, 0, 0, 0,
  57. 1, 1, 1, 1, 1, 1, 1, 1,
  58. 1, 1, 1, 1, 1, 1, 1, 1,
  59. 0, 0, 0, 0, 0, 0, 0, 0,
  60. 5, 5, 5, 5, 5, 5, 5, 5,
  61. 5, 5, 5, 5, 5, 5, 5, 5,
  62. 6, 6, 6, 6, 6, 6, 6, 6,
  63. 6, 6, 6, 6, 6, 6, 6, 6,
  64. };
  65. /**
  66. * @brief Select the type of statistics
  67. */
  68. enum dp_stats_type {
  69. STATS_FW = 0,
  70. STATS_HOST = 1,
  71. STATS_TYPE_MAX = 2,
  72. };
  73. /**
  74. * @brief General Firmware statistics options
  75. *
  76. */
  77. enum dp_fw_stats {
  78. TXRX_FW_STATS_INVALID = -1,
  79. };
  80. /**
  81. * @brief Firmware and Host statistics
  82. * currently supported
  83. */
  84. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  85. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  86. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  87. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  88. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  89. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  90. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  91. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  92. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  93. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  94. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  95. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  96. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  97. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  98. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  99. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  100. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  101. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  102. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  103. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  104. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  105. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  106. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  107. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  108. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  109. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  110. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  111. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  112. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  113. };
  114. /**
  115. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  116. */
  117. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  118. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  119. {
  120. void *hal_soc = soc->hal_soc;
  121. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  122. /* TODO: See if we should get align size from hal */
  123. uint32_t ring_base_align = 8;
  124. struct hal_srng_params ring_params;
  125. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  126. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  127. srng->hal_srng = NULL;
  128. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  129. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  130. soc->osdev, soc->osdev->dev, srng->alloc_size,
  131. &(srng->base_paddr_unaligned));
  132. if (!srng->base_vaddr_unaligned) {
  133. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  134. FL("alloc failed - ring_type: %d, ring_num %d"),
  135. ring_type, ring_num);
  136. return QDF_STATUS_E_NOMEM;
  137. }
  138. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  139. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  140. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  141. ((unsigned long)(ring_params.ring_base_vaddr) -
  142. (unsigned long)srng->base_vaddr_unaligned);
  143. ring_params.num_entries = num_entries;
  144. /* TODO: Check MSI support and get MSI settings from HIF layer */
  145. ring_params.msi_data = 0;
  146. ring_params.msi_addr = 0;
  147. /* TODO: Setup interrupt timer and batch counter thresholds for
  148. * interrupt mitigation based on ring type
  149. */
  150. ring_params.intr_timer_thres_us = 8;
  151. ring_params.intr_batch_cntr_thres_entries = 1;
  152. /* TODO: Currently hal layer takes care of endianness related settings.
  153. * See if these settings need to passed from DP layer
  154. */
  155. ring_params.flags = 0;
  156. /* Enable low threshold interrupts for rx buffer rings (regular and
  157. * monitor buffer rings.
  158. * TODO: See if this is required for any other ring
  159. */
  160. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF)) {
  161. /* TODO: Setting low threshold to 1/8th of ring size
  162. * see if this needs to be configurable
  163. */
  164. ring_params.low_threshold = num_entries >> 3;
  165. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  166. }
  167. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  168. mac_id, &ring_params);
  169. return 0;
  170. }
  171. /**
  172. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  173. * Any buffers allocated and attached to ring entries are expected to be freed
  174. * before calling this function.
  175. */
  176. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  177. int ring_type, int ring_num)
  178. {
  179. if (!srng->hal_srng) {
  180. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  181. FL("Ring type: %d, num:%d not setup"),
  182. ring_type, ring_num);
  183. return;
  184. }
  185. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  186. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  187. srng->alloc_size,
  188. srng->base_vaddr_unaligned,
  189. srng->base_paddr_unaligned, 0);
  190. }
  191. /* TODO: Need this interface from HIF */
  192. void *hif_get_hal_handle(void *hif_handle);
  193. /*
  194. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  195. * @dp_ctx: DP SOC handle
  196. * @budget: Number of frames/descriptors that can be processed in one shot
  197. *
  198. * Return: remaining budget/quota for the soc device
  199. */
  200. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  201. {
  202. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  203. struct dp_soc *soc = int_ctx->soc;
  204. int ring = 0;
  205. uint32_t work_done = 0;
  206. uint32_t budget = dp_budget;
  207. uint8_t tx_mask = int_ctx->tx_ring_mask;
  208. uint8_t rx_mask = int_ctx->rx_ring_mask;
  209. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  210. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  211. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  212. /* Process Tx completion interrupts first to return back buffers */
  213. if (tx_mask) {
  214. for (ring = 0; ring < soc->num_tcl_data_rings; ring++) {
  215. if (tx_mask & (1 << ring)) {
  216. work_done =
  217. dp_tx_comp_handler(soc, ring, budget);
  218. budget -= work_done;
  219. if (work_done)
  220. QDF_TRACE(QDF_MODULE_ID_DP,
  221. QDF_TRACE_LEVEL_INFO,
  222. "tx mask 0x%x ring %d,"
  223. "budget %d",
  224. tx_mask, ring, budget);
  225. if (budget <= 0)
  226. goto budget_done;
  227. }
  228. }
  229. }
  230. /* Process REO Exception ring interrupt */
  231. if (rx_err_mask) {
  232. work_done = dp_rx_err_process(soc,
  233. soc->reo_exception_ring.hal_srng, budget);
  234. budget -= work_done;
  235. if (work_done)
  236. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  237. "REO Exception Ring: work_done %d budget %d",
  238. work_done, budget);
  239. if (budget <= 0) {
  240. goto budget_done;
  241. }
  242. }
  243. /* Process Rx WBM release ring interrupt */
  244. if (rx_wbm_rel_mask) {
  245. work_done = dp_rx_wbm_err_process(soc,
  246. soc->rx_rel_ring.hal_srng, budget);
  247. budget -= work_done;
  248. if (work_done)
  249. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  250. "WBM Release Ring: work_done %d budget %d",
  251. work_done, budget);
  252. if (budget <= 0) {
  253. goto budget_done;
  254. }
  255. }
  256. /* Process Rx interrupts */
  257. if (rx_mask) {
  258. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  259. if (rx_mask & (1 << ring)) {
  260. work_done =
  261. dp_rx_process(soc,
  262. soc->reo_dest_ring[ring].hal_srng,
  263. budget);
  264. budget -= work_done;
  265. if (work_done)
  266. QDF_TRACE(QDF_MODULE_ID_DP,
  267. QDF_TRACE_LEVEL_INFO,
  268. "rx mask 0x%x ring %d,"
  269. "budget %d",
  270. tx_mask, ring, budget);
  271. if (budget <= 0)
  272. goto budget_done;
  273. }
  274. }
  275. }
  276. if (reo_status_mask)
  277. dp_reo_status_ring_handler(soc);
  278. /* Process Rx monitor interrupts */
  279. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  280. if (int_ctx->rx_mon_ring_mask & (1 << ring)) {
  281. work_done =
  282. dp_mon_process(soc, ring, budget);
  283. budget -= work_done;
  284. }
  285. }
  286. budget_done:
  287. return dp_budget - budget;
  288. }
  289. /* dp_interrupt_timer()- timer poll for interrupts
  290. *
  291. * @arg: SoC Handle
  292. *
  293. * Return:
  294. *
  295. */
  296. #ifdef DP_INTR_POLL_BASED
  297. static void dp_interrupt_timer(void *arg)
  298. {
  299. struct dp_soc *soc = (struct dp_soc *) arg;
  300. int i;
  301. if (qdf_atomic_read(&soc->cmn_init_done)) {
  302. for (i = 0;
  303. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  304. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  305. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  306. }
  307. }
  308. /*
  309. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  310. * @txrx_soc: DP SOC handle
  311. *
  312. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  313. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  314. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  315. *
  316. * Return: 0 for success. nonzero for failure.
  317. */
  318. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  319. {
  320. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  321. int i;
  322. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  323. soc->intr_ctx[i].tx_ring_mask = 0xF;
  324. soc->intr_ctx[i].rx_ring_mask = 0xF;
  325. soc->intr_ctx[i].rx_mon_ring_mask = 0x1;
  326. soc->intr_ctx[i].rx_err_ring_mask = 0x1;
  327. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0x1;
  328. soc->intr_ctx[i].reo_status_ring_mask = 0x1;
  329. soc->intr_ctx[i].soc = soc;
  330. }
  331. qdf_timer_init(soc->osdev, &soc->int_timer,
  332. dp_interrupt_timer, (void *)soc,
  333. QDF_TIMER_TYPE_WAKE_APPS);
  334. return QDF_STATUS_SUCCESS;
  335. }
  336. /*
  337. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  338. * @txrx_soc: DP SOC handle
  339. *
  340. * Return: void
  341. */
  342. static void dp_soc_interrupt_detach(void *txrx_soc)
  343. {
  344. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  345. qdf_timer_stop(&soc->int_timer);
  346. qdf_timer_free(&soc->int_timer);
  347. }
  348. #else
  349. /*
  350. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  351. * @txrx_soc: DP SOC handle
  352. *
  353. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  354. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  355. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  356. *
  357. * Return: 0 for success. nonzero for failure.
  358. */
  359. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  360. {
  361. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  362. int i = 0;
  363. int num_irq = 0;
  364. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  365. int j = 0;
  366. int ret = 0;
  367. /* Map of IRQ ids registered with one interrupt context */
  368. int irq_id_map[HIF_MAX_GRP_IRQ];
  369. int tx_mask =
  370. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  371. int rx_mask =
  372. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  373. int rx_mon_mask =
  374. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  375. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  376. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  377. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  378. soc->intr_ctx[i].soc = soc;
  379. num_irq = 0;
  380. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  381. if (tx_mask & (1 << j)) {
  382. irq_id_map[num_irq++] =
  383. (wbm2host_tx_completions_ring1 - j);
  384. }
  385. if (rx_mask & (1 << j)) {
  386. irq_id_map[num_irq++] =
  387. (reo2host_destination_ring1 - j);
  388. }
  389. if (rx_mon_mask & (1 << j)) {
  390. irq_id_map[num_irq++] =
  391. (rxdma2host_monitor_destination_mac1
  392. - j);
  393. }
  394. }
  395. ret = hif_register_ext_group_int_handler(soc->hif_handle,
  396. num_irq, irq_id_map,
  397. dp_service_srngs,
  398. &soc->intr_ctx[i]);
  399. if (ret) {
  400. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  401. FL("failed, ret = %d"), ret);
  402. return QDF_STATUS_E_FAILURE;
  403. }
  404. }
  405. return QDF_STATUS_SUCCESS;
  406. }
  407. /*
  408. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  409. * @txrx_soc: DP SOC handle
  410. *
  411. * Return: void
  412. */
  413. static void dp_soc_interrupt_detach(void *txrx_soc)
  414. {
  415. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  416. int i;
  417. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  418. soc->intr_ctx[i].tx_ring_mask = 0;
  419. soc->intr_ctx[i].rx_ring_mask = 0;
  420. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  421. }
  422. }
  423. #endif
  424. #define AVG_MAX_MPDUS_PER_TID 128
  425. #define AVG_TIDS_PER_CLIENT 2
  426. #define AVG_FLOWS_PER_TID 2
  427. #define AVG_MSDUS_PER_FLOW 128
  428. #define AVG_MSDUS_PER_MPDU 4
  429. /*
  430. * Allocate and setup link descriptor pool that will be used by HW for
  431. * various link and queue descriptors and managed by WBM
  432. */
  433. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  434. {
  435. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  436. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  437. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  438. uint32_t num_mpdus_per_link_desc =
  439. hal_num_mpdus_per_link_desc(soc->hal_soc);
  440. uint32_t num_msdus_per_link_desc =
  441. hal_num_msdus_per_link_desc(soc->hal_soc);
  442. uint32_t num_mpdu_links_per_queue_desc =
  443. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  444. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  445. uint32_t total_link_descs, total_mem_size;
  446. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  447. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  448. uint32_t num_link_desc_banks;
  449. uint32_t last_bank_size = 0;
  450. uint32_t entry_size, num_entries;
  451. int i;
  452. /* Only Tx queue descriptors are allocated from common link descriptor
  453. * pool Rx queue descriptors are not included in this because (REO queue
  454. * extension descriptors) they are expected to be allocated contiguously
  455. * with REO queue descriptors
  456. */
  457. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  458. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  459. num_mpdu_queue_descs = num_mpdu_link_descs /
  460. num_mpdu_links_per_queue_desc;
  461. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  462. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  463. num_msdus_per_link_desc;
  464. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  465. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  466. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  467. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  468. /* Round up to power of 2 */
  469. total_link_descs = 1;
  470. while (total_link_descs < num_entries)
  471. total_link_descs <<= 1;
  472. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  473. FL("total_link_descs: %u, link_desc_size: %d"),
  474. total_link_descs, link_desc_size);
  475. total_mem_size = total_link_descs * link_desc_size;
  476. total_mem_size += link_desc_align;
  477. if (total_mem_size <= max_alloc_size) {
  478. num_link_desc_banks = 0;
  479. last_bank_size = total_mem_size;
  480. } else {
  481. num_link_desc_banks = (total_mem_size) /
  482. (max_alloc_size - link_desc_align);
  483. last_bank_size = total_mem_size %
  484. (max_alloc_size - link_desc_align);
  485. }
  486. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  487. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  488. total_mem_size, num_link_desc_banks);
  489. for (i = 0; i < num_link_desc_banks; i++) {
  490. soc->link_desc_banks[i].base_vaddr_unaligned =
  491. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  492. max_alloc_size,
  493. &(soc->link_desc_banks[i].base_paddr_unaligned));
  494. soc->link_desc_banks[i].size = max_alloc_size;
  495. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  496. soc->link_desc_banks[i].base_vaddr_unaligned) +
  497. ((unsigned long)(
  498. soc->link_desc_banks[i].base_vaddr_unaligned) %
  499. link_desc_align));
  500. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  501. soc->link_desc_banks[i].base_paddr_unaligned) +
  502. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  503. (unsigned long)(
  504. soc->link_desc_banks[i].base_vaddr_unaligned));
  505. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  506. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  507. FL("Link descriptor memory alloc failed"));
  508. goto fail;
  509. }
  510. }
  511. if (last_bank_size) {
  512. /* Allocate last bank in case total memory required is not exact
  513. * multiple of max_alloc_size
  514. */
  515. soc->link_desc_banks[i].base_vaddr_unaligned =
  516. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  517. last_bank_size,
  518. &(soc->link_desc_banks[i].base_paddr_unaligned));
  519. soc->link_desc_banks[i].size = last_bank_size;
  520. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  521. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  522. ((unsigned long)(
  523. soc->link_desc_banks[i].base_vaddr_unaligned) %
  524. link_desc_align));
  525. soc->link_desc_banks[i].base_paddr =
  526. (unsigned long)(
  527. soc->link_desc_banks[i].base_paddr_unaligned) +
  528. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  529. (unsigned long)(
  530. soc->link_desc_banks[i].base_vaddr_unaligned));
  531. }
  532. /* Allocate and setup link descriptor idle list for HW internal use */
  533. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  534. total_mem_size = entry_size * total_link_descs;
  535. if (total_mem_size <= max_alloc_size) {
  536. void *desc;
  537. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  538. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  539. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  540. FL("Link desc idle ring setup failed"));
  541. goto fail;
  542. }
  543. hal_srng_access_start_unlocked(soc->hal_soc,
  544. soc->wbm_idle_link_ring.hal_srng);
  545. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  546. soc->link_desc_banks[i].base_paddr; i++) {
  547. uint32_t num_entries = (soc->link_desc_banks[i].size -
  548. (unsigned long)(
  549. soc->link_desc_banks[i].base_vaddr) -
  550. (unsigned long)(
  551. soc->link_desc_banks[i].base_vaddr_unaligned))
  552. / link_desc_size;
  553. unsigned long paddr = (unsigned long)(
  554. soc->link_desc_banks[i].base_paddr);
  555. while (num_entries && (desc = hal_srng_src_get_next(
  556. soc->hal_soc,
  557. soc->wbm_idle_link_ring.hal_srng))) {
  558. hal_set_link_desc_addr(desc, i, paddr);
  559. num_entries--;
  560. paddr += link_desc_size;
  561. }
  562. }
  563. hal_srng_access_end_unlocked(soc->hal_soc,
  564. soc->wbm_idle_link_ring.hal_srng);
  565. } else {
  566. uint32_t num_scatter_bufs;
  567. uint32_t num_entries_per_buf;
  568. uint32_t rem_entries;
  569. uint8_t *scatter_buf_ptr;
  570. uint16_t scatter_buf_num;
  571. soc->wbm_idle_scatter_buf_size =
  572. hal_idle_list_scatter_buf_size(soc->hal_soc);
  573. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  574. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  575. num_scatter_bufs = (total_mem_size /
  576. soc->wbm_idle_scatter_buf_size) + (total_mem_size %
  577. soc->wbm_idle_scatter_buf_size) ? 1 : 0;
  578. for (i = 0; i < num_scatter_bufs; i++) {
  579. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  580. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  581. soc->wbm_idle_scatter_buf_size,
  582. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  583. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  584. QDF_TRACE(QDF_MODULE_ID_DP,
  585. QDF_TRACE_LEVEL_ERROR,
  586. FL("Scatter list memory alloc failed"));
  587. goto fail;
  588. }
  589. }
  590. /* Populate idle list scatter buffers with link descriptor
  591. * pointers
  592. */
  593. scatter_buf_num = 0;
  594. scatter_buf_ptr = (uint8_t *)(
  595. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  596. rem_entries = num_entries_per_buf;
  597. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  598. soc->link_desc_banks[i].base_paddr; i++) {
  599. uint32_t num_link_descs =
  600. (soc->link_desc_banks[i].size -
  601. (unsigned long)(
  602. soc->link_desc_banks[i].base_vaddr) -
  603. (unsigned long)(
  604. soc->link_desc_banks[i].base_vaddr_unaligned)) /
  605. link_desc_size;
  606. unsigned long paddr = (unsigned long)(
  607. soc->link_desc_banks[i].base_paddr);
  608. void *desc = NULL;
  609. while (num_link_descs && (desc =
  610. hal_srng_src_get_next(soc->hal_soc,
  611. soc->wbm_idle_link_ring.hal_srng))) {
  612. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  613. i, paddr);
  614. num_link_descs--;
  615. paddr += link_desc_size;
  616. if (rem_entries) {
  617. rem_entries--;
  618. scatter_buf_ptr += link_desc_size;
  619. } else {
  620. rem_entries = num_entries_per_buf;
  621. scatter_buf_num++;
  622. scatter_buf_ptr = (uint8_t *)(
  623. soc->wbm_idle_scatter_buf_base_vaddr[
  624. scatter_buf_num]);
  625. }
  626. }
  627. }
  628. /* Setup link descriptor idle list in HW */
  629. hal_setup_link_idle_list(soc->hal_soc,
  630. soc->wbm_idle_scatter_buf_base_paddr,
  631. soc->wbm_idle_scatter_buf_base_vaddr,
  632. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  633. (uint32_t)(scatter_buf_ptr -
  634. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  635. scatter_buf_num])));
  636. }
  637. return 0;
  638. fail:
  639. if (soc->wbm_idle_link_ring.hal_srng) {
  640. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  641. WBM_IDLE_LINK, 0);
  642. }
  643. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  644. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  645. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  646. soc->wbm_idle_scatter_buf_size,
  647. soc->wbm_idle_scatter_buf_base_vaddr[i],
  648. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  649. }
  650. }
  651. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  652. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  653. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  654. soc->link_desc_banks[i].size,
  655. soc->link_desc_banks[i].base_vaddr_unaligned,
  656. soc->link_desc_banks[i].base_paddr_unaligned,
  657. 0);
  658. }
  659. }
  660. return QDF_STATUS_E_FAILURE;
  661. }
  662. #ifdef notused
  663. /*
  664. * Free link descriptor pool that was setup HW
  665. */
  666. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  667. {
  668. int i;
  669. if (soc->wbm_idle_link_ring.hal_srng) {
  670. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  671. WBM_IDLE_LINK, 0);
  672. }
  673. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  674. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  675. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  676. soc->wbm_idle_scatter_buf_size,
  677. soc->wbm_idle_scatter_buf_base_vaddr[i],
  678. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  679. }
  680. }
  681. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  682. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  683. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  684. soc->link_desc_banks[i].size,
  685. soc->link_desc_banks[i].base_vaddr_unaligned,
  686. soc->link_desc_banks[i].base_paddr_unaligned,
  687. 0);
  688. }
  689. }
  690. }
  691. #endif /* notused */
  692. /* TODO: Following should be configurable */
  693. #define WBM_RELEASE_RING_SIZE 64
  694. #define TCL_DATA_RING_SIZE 512
  695. #define TX_COMP_RING_SIZE 1024
  696. #define TCL_CMD_RING_SIZE 32
  697. #define TCL_STATUS_RING_SIZE 32
  698. #define REO_DST_RING_SIZE 2048
  699. #define REO_REINJECT_RING_SIZE 32
  700. #define RX_RELEASE_RING_SIZE 1024
  701. #define REO_EXCEPTION_RING_SIZE 128
  702. #define REO_CMD_RING_SIZE 32
  703. #define REO_STATUS_RING_SIZE 32
  704. #define RXDMA_BUF_RING_SIZE 1024
  705. #define RXDMA_REFILL_RING_SIZE 2048
  706. #define RXDMA_MONITOR_BUF_RING_SIZE 1024
  707. #define RXDMA_MONITOR_DST_RING_SIZE 1024
  708. #define RXDMA_MONITOR_STATUS_RING_SIZE 1024
  709. #define RXDMA_MONITOR_DESC_RING_SIZE 1024
  710. /*
  711. * dp_soc_cmn_setup() - Common SoC level initializion
  712. * @soc: Datapath SOC handle
  713. *
  714. * This is an internal function used to setup common SOC data structures,
  715. * to be called from PDEV attach after receiving HW mode capabilities from FW
  716. */
  717. static int dp_soc_cmn_setup(struct dp_soc *soc)
  718. {
  719. int i;
  720. struct hal_reo_params reo_params;
  721. if (qdf_atomic_read(&soc->cmn_init_done))
  722. return 0;
  723. if (dp_peer_find_attach(soc))
  724. goto fail0;
  725. if (dp_hw_link_desc_pool_setup(soc))
  726. goto fail1;
  727. /* Setup SRNG rings */
  728. /* Common rings */
  729. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  730. WBM_RELEASE_RING_SIZE)) {
  731. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  732. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  733. goto fail1;
  734. }
  735. soc->num_tcl_data_rings = 0;
  736. /* Tx data rings */
  737. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  738. soc->num_tcl_data_rings =
  739. wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  740. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  741. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  742. TCL_DATA, i, 0, TCL_DATA_RING_SIZE)) {
  743. QDF_TRACE(QDF_MODULE_ID_DP,
  744. QDF_TRACE_LEVEL_ERROR,
  745. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  746. goto fail1;
  747. }
  748. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  749. WBM2SW_RELEASE, i, 0, TX_COMP_RING_SIZE)) {
  750. QDF_TRACE(QDF_MODULE_ID_DP,
  751. QDF_TRACE_LEVEL_ERROR,
  752. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  753. goto fail1;
  754. }
  755. }
  756. } else {
  757. /* This will be incremented during per pdev ring setup */
  758. soc->num_tcl_data_rings = 0;
  759. }
  760. if (dp_tx_soc_attach(soc)) {
  761. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  762. FL("dp_tx_soc_attach failed"));
  763. goto fail1;
  764. }
  765. /* TCL command and status rings */
  766. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  767. TCL_CMD_RING_SIZE)) {
  768. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  769. FL("dp_srng_setup failed for tcl_cmd_ring"));
  770. goto fail1;
  771. }
  772. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  773. TCL_STATUS_RING_SIZE)) {
  774. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  775. FL("dp_srng_setup failed for tcl_status_ring"));
  776. goto fail1;
  777. }
  778. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  779. * descriptors
  780. */
  781. /* Rx data rings */
  782. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  783. soc->num_reo_dest_rings =
  784. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  785. QDF_TRACE(QDF_MODULE_ID_DP,
  786. QDF_TRACE_LEVEL_ERROR,
  787. FL("num_reo_dest_rings %d\n"), soc->num_reo_dest_rings);
  788. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  789. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  790. i, 0, REO_DST_RING_SIZE)) {
  791. QDF_TRACE(QDF_MODULE_ID_DP,
  792. QDF_TRACE_LEVEL_ERROR,
  793. FL("dp_srng_setup failed for reo_dest_ring[%d]"), i);
  794. goto fail1;
  795. }
  796. }
  797. } else {
  798. /* This will be incremented during per pdev ring setup */
  799. soc->num_reo_dest_rings = 0;
  800. }
  801. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  802. /* REO reinjection ring */
  803. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  804. REO_REINJECT_RING_SIZE)) {
  805. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  806. FL("dp_srng_setup failed for reo_reinject_ring"));
  807. goto fail1;
  808. }
  809. /* Rx release ring */
  810. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  811. RX_RELEASE_RING_SIZE)) {
  812. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  813. FL("dp_srng_setup failed for rx_rel_ring"));
  814. goto fail1;
  815. }
  816. /* Rx exception ring */
  817. if (dp_srng_setup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0,
  818. MAX_REO_DEST_RINGS, REO_EXCEPTION_RING_SIZE)) {
  819. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  820. FL("dp_srng_setup failed for reo_exception_ring"));
  821. goto fail1;
  822. }
  823. /* REO command and status rings */
  824. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  825. REO_CMD_RING_SIZE)) {
  826. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  827. FL("dp_srng_setup failed for reo_cmd_ring"));
  828. goto fail1;
  829. }
  830. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  831. TAILQ_INIT(&soc->rx.reo_cmd_list);
  832. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  833. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  834. REO_STATUS_RING_SIZE)) {
  835. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  836. FL("dp_srng_setup failed for reo_status_ring"));
  837. goto fail1;
  838. }
  839. dp_soc_interrupt_attach(soc);
  840. /* Setup HW REO */
  841. qdf_mem_zero(&reo_params, sizeof(reo_params));
  842. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx))
  843. reo_params.rx_hash_enabled = true;
  844. hal_reo_setup(soc->hal_soc, &reo_params);
  845. qdf_atomic_set(&soc->cmn_init_done, 1);
  846. return 0;
  847. fail1:
  848. /*
  849. * Cleanup will be done as part of soc_detach, which will
  850. * be called on pdev attach failure
  851. */
  852. fail0:
  853. return QDF_STATUS_E_FAILURE;
  854. }
  855. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  856. static void dp_lro_hash_setup(struct dp_soc *soc)
  857. {
  858. struct cdp_lro_hash_config lro_hash;
  859. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  860. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  861. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  862. FL("LRO disabled RX hash disabled"));
  863. return;
  864. }
  865. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  866. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  867. lro_hash.lro_enable = 1;
  868. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  869. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  870. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  871. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  872. }
  873. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR, FL("enabled"));
  874. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  875. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  876. LRO_IPV4_SEED_ARR_SZ));
  877. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  878. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  879. LRO_IPV6_SEED_ARR_SZ));
  880. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  881. "lro_hash: lro_enable: 0x%x"
  882. "lro_hash: tcp_flag 0x%x tcp_flag_mask 0x%x",
  883. lro_hash.lro_enable, lro_hash.tcp_flag,
  884. lro_hash.tcp_flag_mask);
  885. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  886. FL("lro_hash: toeplitz_hash_ipv4:"));
  887. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  888. QDF_TRACE_LEVEL_ERROR,
  889. (void *)lro_hash.toeplitz_hash_ipv4,
  890. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  891. LRO_IPV4_SEED_ARR_SZ));
  892. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  893. FL("lro_hash: toeplitz_hash_ipv6:"));
  894. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  895. QDF_TRACE_LEVEL_ERROR,
  896. (void *)lro_hash.toeplitz_hash_ipv6,
  897. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  898. LRO_IPV6_SEED_ARR_SZ));
  899. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  900. if (soc->cdp_soc.ol_ops->lro_hash_config)
  901. (void)soc->cdp_soc.ol_ops->lro_hash_config
  902. (soc->osif_soc, &lro_hash);
  903. }
  904. /*
  905. * dp_rxdma_ring_setup() - configure the RX DMA rings
  906. * @soc: data path SoC handle
  907. * @pdev: Physical device handle
  908. *
  909. * Return: 0 - success, > 0 - failure
  910. */
  911. #ifdef QCA_HOST2FW_RXBUF_RING
  912. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  913. struct dp_pdev *pdev)
  914. {
  915. int max_mac_rings =
  916. wlan_cfg_get_num_mac_rings
  917. (pdev->wlan_cfg_ctx);
  918. int i;
  919. for (i = 0; i < max_mac_rings; i++) {
  920. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  921. "%s: pdev_id %d mac_id %d\n",
  922. __func__, pdev->pdev_id, i);
  923. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  924. RXDMA_BUF, 1, i, RXDMA_BUF_RING_SIZE)) {
  925. QDF_TRACE(QDF_MODULE_ID_DP,
  926. QDF_TRACE_LEVEL_ERROR,
  927. FL("failed rx mac ring setup"));
  928. return QDF_STATUS_E_FAILURE;
  929. }
  930. }
  931. return QDF_STATUS_SUCCESS;
  932. }
  933. #else
  934. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  935. struct dp_pdev *pdev)
  936. {
  937. return QDF_STATUS_SUCCESS;
  938. }
  939. #endif
  940. /**
  941. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  942. * @pdev - DP_PDEV handle
  943. *
  944. * Return: void
  945. */
  946. static inline void
  947. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  948. {
  949. uint8_t map_id;
  950. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  951. qdf_mem_copy(pdev->dscp_tid_map[map_id], default_dscp_tid_map,
  952. sizeof(default_dscp_tid_map));
  953. }
  954. for (map_id = 0; map_id < HAL_MAX_HW_DSCP_TID_MAPS; map_id++) {
  955. hal_tx_set_dscp_tid_map(pdev->soc->hal_soc,
  956. pdev->dscp_tid_map[map_id],
  957. map_id);
  958. }
  959. }
  960. /*
  961. * dp_pdev_attach_wifi3() - attach txrx pdev
  962. * @osif_pdev: Opaque PDEV handle from OSIF/HDD
  963. * @txrx_soc: Datapath SOC handle
  964. * @htc_handle: HTC handle for host-target interface
  965. * @qdf_osdev: QDF OS device
  966. * @pdev_id: PDEV ID
  967. *
  968. * Return: DP PDEV handle on success, NULL on failure
  969. */
  970. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  971. struct cdp_cfg *ctrl_pdev,
  972. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  973. {
  974. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  975. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  976. if (!pdev) {
  977. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  978. FL("DP PDEV memory allocation failed"));
  979. goto fail0;
  980. }
  981. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach();
  982. if (!pdev->wlan_cfg_ctx) {
  983. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  984. FL("pdev cfg_attach failed"));
  985. qdf_mem_free(pdev);
  986. goto fail0;
  987. }
  988. pdev->soc = soc;
  989. pdev->osif_pdev = ctrl_pdev;
  990. pdev->pdev_id = pdev_id;
  991. soc->pdev_list[pdev_id] = pdev;
  992. TAILQ_INIT(&pdev->vdev_list);
  993. pdev->vdev_count = 0;
  994. if (dp_soc_cmn_setup(soc)) {
  995. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  996. FL("dp_soc_cmn_setup failed"));
  997. goto fail1;
  998. }
  999. /* Setup per PDEV TCL rings if configured */
  1000. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1001. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  1002. pdev_id, pdev_id, TCL_DATA_RING_SIZE)) {
  1003. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1004. FL("dp_srng_setup failed for tcl_data_ring"));
  1005. goto fail1;
  1006. }
  1007. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  1008. WBM2SW_RELEASE, pdev_id, pdev_id, TCL_DATA_RING_SIZE)) {
  1009. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1010. FL("dp_srng_setup failed for tx_comp_ring"));
  1011. goto fail1;
  1012. }
  1013. soc->num_tcl_data_rings++;
  1014. }
  1015. /* Tx specific init */
  1016. if (dp_tx_pdev_attach(pdev)) {
  1017. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1018. FL("dp_tx_pdev_attach failed"));
  1019. goto fail1;
  1020. }
  1021. /* Setup per PDEV REO rings if configured */
  1022. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1023. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  1024. pdev_id, pdev_id, REO_DST_RING_SIZE)) {
  1025. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1026. FL("dp_srng_setup failed for reo_dest_ringn"));
  1027. goto fail1;
  1028. }
  1029. soc->num_reo_dest_rings++;
  1030. }
  1031. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  1032. RXDMA_REFILL_RING_SIZE)) {
  1033. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1034. FL("dp_srng_setup failed rx refill ring"));
  1035. goto fail1;
  1036. }
  1037. if (dp_rxdma_ring_setup(soc, pdev)) {
  1038. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1039. FL("RXDMA ring config failed"));
  1040. goto fail1;
  1041. }
  1042. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0,
  1043. pdev_id, RXDMA_MONITOR_BUF_RING_SIZE)) {
  1044. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1045. FL("dp_srng_setup failed for rxdma_mon_buf_ring"));
  1046. goto fail1;
  1047. }
  1048. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0,
  1049. pdev_id, RXDMA_MONITOR_DST_RING_SIZE)) {
  1050. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1051. FL("dp_srng_setup failed for rxdma_mon_dst_ring"));
  1052. goto fail1;
  1053. }
  1054. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring,
  1055. RXDMA_MONITOR_STATUS, 0, pdev_id,
  1056. RXDMA_MONITOR_STATUS_RING_SIZE)) {
  1057. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1058. FL("dp_srng_setup failed for rxdma_mon_status_ring"));
  1059. goto fail1;
  1060. }
  1061. if (dp_srng_setup(soc, &pdev->rxdma_mon_desc_ring,
  1062. RXDMA_MONITOR_DESC, 0, pdev_id, RXDMA_MONITOR_DESC_RING_SIZE)) {
  1063. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1064. "dp_srng_setup failed for rxdma_mon_desc_ring\n");
  1065. goto fail1;
  1066. }
  1067. /* Rx specific init */
  1068. if (dp_rx_pdev_attach(pdev)) {
  1069. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1070. FL("dp_rx_pdev_attach failed "));
  1071. goto fail0;
  1072. }
  1073. DP_STATS_INIT(pdev);
  1074. #ifndef CONFIG_WIN
  1075. /* MCL */
  1076. dp_local_peer_id_pool_init(pdev);
  1077. #endif
  1078. dp_dscp_tid_map_setup(pdev);
  1079. /* Rx monitor mode specific init */
  1080. if (dp_rx_pdev_mon_attach(pdev)) {
  1081. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1082. "dp_rx_pdev_attach failed\n");
  1083. goto fail0;
  1084. }
  1085. return (struct cdp_pdev *)pdev;
  1086. fail1:
  1087. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  1088. fail0:
  1089. return NULL;
  1090. }
  1091. /*
  1092. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  1093. * @soc: data path SoC handle
  1094. * @pdev: Physical device handle
  1095. *
  1096. * Return: void
  1097. */
  1098. #ifdef QCA_HOST2FW_RXBUF_RING
  1099. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  1100. struct dp_pdev *pdev)
  1101. {
  1102. int max_mac_rings =
  1103. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  1104. int i;
  1105. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  1106. max_mac_rings : MAX_RX_MAC_RINGS;
  1107. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  1108. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  1109. RXDMA_BUF, 1);
  1110. }
  1111. #else
  1112. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  1113. struct dp_pdev *pdev)
  1114. {
  1115. }
  1116. #endif
  1117. /*
  1118. * dp_pdev_detach_wifi3() - detach txrx pdev
  1119. * @txrx_pdev: Datapath PDEV handle
  1120. * @force: Force detach
  1121. *
  1122. */
  1123. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  1124. {
  1125. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  1126. struct dp_soc *soc = pdev->soc;
  1127. dp_tx_pdev_detach(pdev);
  1128. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1129. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  1130. TCL_DATA, pdev->pdev_id);
  1131. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  1132. WBM2SW_RELEASE, pdev->pdev_id);
  1133. }
  1134. dp_rx_pdev_detach(pdev);
  1135. dp_rx_pdev_mon_detach(pdev);
  1136. /* Setup per PDEV REO rings if configured */
  1137. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1138. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  1139. REO_DST, pdev->pdev_id);
  1140. }
  1141. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  1142. dp_rxdma_ring_cleanup(soc, pdev);
  1143. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0);
  1144. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0);
  1145. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring,
  1146. RXDMA_MONITOR_STATUS, 0);
  1147. dp_srng_cleanup(soc, &pdev->rxdma_mon_desc_ring,
  1148. RXDMA_MONITOR_DESC, 0);
  1149. soc->pdev_list[pdev->pdev_id] = NULL;
  1150. qdf_mem_free(pdev);
  1151. }
  1152. /*
  1153. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  1154. * @soc: DP SOC handle
  1155. */
  1156. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  1157. {
  1158. struct reo_desc_list_node *desc;
  1159. struct dp_rx_tid *rx_tid;
  1160. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  1161. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  1162. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  1163. rx_tid = &desc->rx_tid;
  1164. qdf_mem_unmap_nbytes_single(soc->osdev,
  1165. rx_tid->hw_qdesc_paddr_unaligned,
  1166. QDF_DMA_BIDIRECTIONAL,
  1167. rx_tid->hw_qdesc_alloc_size);
  1168. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  1169. qdf_mem_free(desc);
  1170. }
  1171. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  1172. qdf_list_destroy(&soc->reo_desc_freelist);
  1173. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  1174. }
  1175. /*
  1176. * dp_soc_detach_wifi3() - Detach txrx SOC
  1177. * @txrx_soc: DP SOC handle
  1178. *
  1179. */
  1180. static void dp_soc_detach_wifi3(void *txrx_soc)
  1181. {
  1182. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1183. int i;
  1184. qdf_atomic_set(&soc->cmn_init_done, 0);
  1185. dp_soc_interrupt_detach(soc);
  1186. for (i = 0; i < MAX_PDEV_CNT; i++) {
  1187. if (soc->pdev_list[i])
  1188. dp_pdev_detach_wifi3(
  1189. (struct cdp_pdev *)soc->pdev_list[i], 1);
  1190. }
  1191. dp_peer_find_detach(soc);
  1192. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  1193. * SW descriptors
  1194. */
  1195. /* Free the ring memories */
  1196. /* Common rings */
  1197. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  1198. /* Tx data rings */
  1199. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1200. dp_tx_soc_detach(soc);
  1201. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  1202. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  1203. TCL_DATA, i);
  1204. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  1205. WBM2SW_RELEASE, i);
  1206. }
  1207. }
  1208. /* TCL command and status rings */
  1209. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  1210. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  1211. /* Rx data rings */
  1212. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1213. soc->num_reo_dest_rings =
  1214. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1215. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  1216. /* TODO: Get number of rings and ring sizes
  1217. * from wlan_cfg
  1218. */
  1219. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  1220. REO_DST, i);
  1221. }
  1222. }
  1223. /* REO reinjection ring */
  1224. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  1225. /* Rx release ring */
  1226. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  1227. /* Rx exception ring */
  1228. /* TODO: Better to store ring_type and ring_num in
  1229. * dp_srng during setup
  1230. */
  1231. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  1232. /* REO command and status rings */
  1233. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  1234. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  1235. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  1236. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  1237. htt_soc_detach(soc->htt_handle);
  1238. dp_reo_desc_freelist_destroy(soc);
  1239. }
  1240. /*
  1241. * dp_rxdma_ring_config() - configure the RX DMA rings
  1242. *
  1243. * This function is used to configure the MAC rings.
  1244. * On MCL host provides buffers in Host2FW ring
  1245. * FW refills (copies) buffers to the ring and updates
  1246. * ring_idx in register
  1247. *
  1248. * @soc: data path SoC handle
  1249. * @pdev: Physical device handle
  1250. *
  1251. * Return: void
  1252. */
  1253. #ifdef QCA_HOST2FW_RXBUF_RING
  1254. static void dp_rxdma_ring_config(struct dp_soc *soc)
  1255. {
  1256. int i;
  1257. for (i = 0; i < MAX_PDEV_CNT; i++) {
  1258. struct dp_pdev *pdev = soc->pdev_list[i];
  1259. if (pdev) {
  1260. int mac_id = 0;
  1261. int j;
  1262. int max_mac_rings =
  1263. wlan_cfg_get_num_mac_rings
  1264. (pdev->wlan_cfg_ctx);
  1265. htt_srng_setup(soc->htt_handle, 0,
  1266. pdev->rx_refill_buf_ring.hal_srng,
  1267. RXDMA_BUF);
  1268. if (!soc->cdp_soc.ol_ops->
  1269. is_hw_dbs_2x2_capable()) {
  1270. max_mac_rings = 1;
  1271. QDF_TRACE(QDF_MODULE_ID_TXRX,
  1272. QDF_TRACE_LEVEL_ERROR,
  1273. FL("DBS enabled, max_mac_rings %d\n"),
  1274. max_mac_rings);
  1275. } else {
  1276. QDF_TRACE(QDF_MODULE_ID_TXRX,
  1277. QDF_TRACE_LEVEL_ERROR,
  1278. FL("DBS disabled max_mac_rings %d\n"),
  1279. max_mac_rings);
  1280. }
  1281. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1282. FL("pdev_id %d max_mac_rings %d\n"),
  1283. pdev->pdev_id, max_mac_rings);
  1284. for (j = 0; j < max_mac_rings; j++) {
  1285. QDF_TRACE(QDF_MODULE_ID_TXRX,
  1286. QDF_TRACE_LEVEL_ERROR,
  1287. FL("mac_id %d\n"), mac_id);
  1288. htt_srng_setup(soc->htt_handle, mac_id,
  1289. pdev->rx_mac_buf_ring[j]
  1290. .hal_srng,
  1291. RXDMA_BUF);
  1292. mac_id++;
  1293. }
  1294. }
  1295. }
  1296. }
  1297. #else
  1298. static void dp_rxdma_ring_config(struct dp_soc *soc)
  1299. {
  1300. int i;
  1301. for (i = 0; i < MAX_PDEV_CNT; i++) {
  1302. struct dp_pdev *pdev = soc->pdev_list[i];
  1303. if (pdev) {
  1304. htt_srng_setup(soc->htt_handle, i,
  1305. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  1306. htt_srng_setup(soc->htt_handle, i,
  1307. pdev->rxdma_mon_buf_ring.hal_srng,
  1308. RXDMA_MONITOR_BUF);
  1309. htt_srng_setup(soc->htt_handle, i,
  1310. pdev->rxdma_mon_dst_ring.hal_srng,
  1311. RXDMA_MONITOR_DST);
  1312. htt_srng_setup(soc->htt_handle, i,
  1313. pdev->rxdma_mon_status_ring.hal_srng,
  1314. RXDMA_MONITOR_STATUS);
  1315. htt_srng_setup(soc->htt_handle, i,
  1316. pdev->rxdma_mon_desc_ring.hal_srng,
  1317. RXDMA_MONITOR_DESC);
  1318. }
  1319. }
  1320. }
  1321. #endif
  1322. /*
  1323. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  1324. * @txrx_soc: Datapath SOC handle
  1325. */
  1326. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  1327. {
  1328. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  1329. htt_soc_attach_target(soc->htt_handle);
  1330. dp_rxdma_ring_config(soc);
  1331. DP_STATS_INIT(soc);
  1332. return 0;
  1333. }
  1334. /*
  1335. * dp_vdev_attach_wifi3() - attach txrx vdev
  1336. * @txrx_pdev: Datapath PDEV handle
  1337. * @vdev_mac_addr: MAC address of the virtual interface
  1338. * @vdev_id: VDEV Id
  1339. * @wlan_op_mode: VDEV operating mode
  1340. *
  1341. * Return: DP VDEV handle on success, NULL on failure
  1342. */
  1343. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  1344. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  1345. {
  1346. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  1347. struct dp_soc *soc = pdev->soc;
  1348. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  1349. if (!vdev) {
  1350. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1351. FL("DP VDEV memory allocation failed"));
  1352. goto fail0;
  1353. }
  1354. vdev->pdev = pdev;
  1355. vdev->vdev_id = vdev_id;
  1356. vdev->opmode = op_mode;
  1357. vdev->osdev = soc->osdev;
  1358. vdev->osif_rx = NULL;
  1359. vdev->osif_rsim_rx_decap = NULL;
  1360. vdev->osif_rx_mon = NULL;
  1361. vdev->osif_tx_free_ext = NULL;
  1362. vdev->osif_vdev = NULL;
  1363. vdev->delete.pending = 0;
  1364. vdev->safemode = 0;
  1365. vdev->drop_unenc = 1;
  1366. #ifdef notyet
  1367. vdev->filters_num = 0;
  1368. #endif
  1369. qdf_mem_copy(
  1370. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  1371. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  1372. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  1373. vdev->dscp_tid_map_id = 0;
  1374. /* TODO: Initialize default HTT meta data that will be used in
  1375. * TCL descriptors for packets transmitted from this VDEV
  1376. */
  1377. TAILQ_INIT(&vdev->peer_list);
  1378. /* add this vdev into the pdev's list */
  1379. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  1380. pdev->vdev_count++;
  1381. dp_tx_vdev_attach(vdev);
  1382. #ifdef DP_INTR_POLL_BASED
  1383. if (pdev->vdev_count == 1)
  1384. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1385. #endif
  1386. dp_lro_hash_setup(soc);
  1387. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1388. "Created vdev %p (%pM)", vdev, vdev->mac_addr.raw);
  1389. DP_STATS_INIT(vdev);
  1390. return (struct cdp_vdev *)vdev;
  1391. fail0:
  1392. return NULL;
  1393. }
  1394. /**
  1395. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  1396. * @vdev: Datapath VDEV handle
  1397. * @osif_vdev: OSIF vdev handle
  1398. * @txrx_ops: Tx and Rx operations
  1399. *
  1400. * Return: DP VDEV handle on success, NULL on failure
  1401. */
  1402. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  1403. void *osif_vdev,
  1404. struct ol_txrx_ops *txrx_ops)
  1405. {
  1406. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1407. vdev->osif_vdev = osif_vdev;
  1408. vdev->osif_rx = txrx_ops->rx.rx;
  1409. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  1410. vdev->osif_rx_mon = txrx_ops->rx.mon;
  1411. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  1412. #ifdef notyet
  1413. #if ATH_SUPPORT_WAPI
  1414. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  1415. #endif
  1416. #if UMAC_SUPPORT_PROXY_ARP
  1417. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  1418. #endif
  1419. #endif
  1420. /* TODO: Enable the following once Tx code is integrated */
  1421. txrx_ops->tx.tx = dp_tx_send;
  1422. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1423. "DP Vdev Register success");
  1424. }
  1425. /*
  1426. * dp_vdev_detach_wifi3() - Detach txrx vdev
  1427. * @txrx_vdev: Datapath VDEV handle
  1428. * @callback: Callback OL_IF on completion of detach
  1429. * @cb_context: Callback context
  1430. *
  1431. */
  1432. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  1433. ol_txrx_vdev_delete_cb callback, void *cb_context)
  1434. {
  1435. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1436. struct dp_pdev *pdev = vdev->pdev;
  1437. struct dp_soc *soc = pdev->soc;
  1438. /* preconditions */
  1439. qdf_assert(vdev);
  1440. /* remove the vdev from its parent pdev's list */
  1441. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  1442. /*
  1443. * Use peer_ref_mutex while accessing peer_list, in case
  1444. * a peer is in the process of being removed from the list.
  1445. */
  1446. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1447. /* check that the vdev has no peers allocated */
  1448. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  1449. /* debug print - will be removed later */
  1450. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  1451. FL("not deleting vdev object %p (%pM)"
  1452. "until deletion finishes for all its peers"),
  1453. vdev, vdev->mac_addr.raw);
  1454. /* indicate that the vdev needs to be deleted */
  1455. vdev->delete.pending = 1;
  1456. vdev->delete.callback = callback;
  1457. vdev->delete.context = cb_context;
  1458. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1459. return;
  1460. }
  1461. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1462. dp_tx_vdev_detach(vdev);
  1463. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1464. FL("deleting vdev object %p (%pM)"), vdev, vdev->mac_addr.raw);
  1465. qdf_mem_free(vdev);
  1466. if (callback)
  1467. callback(cb_context);
  1468. }
  1469. /*
  1470. * dp_peer_create_wifi3() - attach txrx peer
  1471. * @txrx_vdev: Datapath VDEV handle
  1472. * @peer_mac_addr: Peer MAC address
  1473. *
  1474. * Return: DP peeer handle on success, NULL on failure
  1475. */
  1476. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  1477. uint8_t *peer_mac_addr)
  1478. {
  1479. struct dp_peer *peer;
  1480. int i;
  1481. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1482. struct dp_pdev *pdev;
  1483. struct dp_soc *soc;
  1484. /* preconditions */
  1485. qdf_assert(vdev);
  1486. qdf_assert(peer_mac_addr);
  1487. pdev = vdev->pdev;
  1488. soc = pdev->soc;
  1489. #ifdef notyet
  1490. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  1491. soc->mempool_ol_ath_peer);
  1492. #else
  1493. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  1494. #endif
  1495. if (!peer)
  1496. return NULL; /* failure */
  1497. TAILQ_INIT(&peer->ast_entry_list);
  1498. qdf_mem_copy(&peer->self_ast_entry.mac_addr, peer_mac_addr,
  1499. DP_MAC_ADDR_LEN);
  1500. peer->self_ast_entry.peer = peer;
  1501. TAILQ_INSERT_HEAD(&peer->ast_entry_list, &peer->self_ast_entry,
  1502. ast_entry_elem);
  1503. qdf_mem_zero(peer, sizeof(struct dp_peer));
  1504. qdf_spinlock_create(&peer->peer_info_lock);
  1505. /* store provided params */
  1506. peer->vdev = vdev;
  1507. qdf_mem_copy(
  1508. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  1509. /* TODO: See of rx_opt_proc is really required */
  1510. peer->rx_opt_proc = soc->rx_opt_proc;
  1511. /* initialize the peer_id */
  1512. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  1513. peer->peer_ids[i] = HTT_INVALID_PEER;
  1514. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1515. qdf_atomic_init(&peer->ref_cnt);
  1516. /* keep one reference for attach */
  1517. qdf_atomic_inc(&peer->ref_cnt);
  1518. /* add this peer into the vdev's list */
  1519. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  1520. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1521. /* TODO: See if hash based search is required */
  1522. dp_peer_find_hash_add(soc, peer);
  1523. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1524. "vdev %p created peer %p (%pM) ref_cnt: %d",
  1525. vdev, peer, peer->mac_addr.raw,
  1526. qdf_atomic_read(&peer->ref_cnt));
  1527. /*
  1528. * For every peer MAp message search and set if bss_peer
  1529. */
  1530. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  1531. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1532. "vdev bss_peer!!!!");
  1533. peer->bss_peer = 1;
  1534. vdev->vap_bss_peer = peer;
  1535. }
  1536. #ifndef CONFIG_WIN
  1537. dp_local_peer_id_alloc(pdev, peer);
  1538. #endif
  1539. DP_STATS_INIT(peer);
  1540. return (void *)peer;
  1541. }
  1542. /*
  1543. * dp_peer_setup_wifi3() - initialize the peer
  1544. * @vdev_hdl: virtual device object
  1545. * @peer: Peer object
  1546. *
  1547. * Return: void
  1548. */
  1549. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  1550. {
  1551. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  1552. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  1553. struct dp_pdev *pdev;
  1554. struct dp_soc *soc;
  1555. bool hash_based = 0;
  1556. /* preconditions */
  1557. qdf_assert(vdev);
  1558. qdf_assert(peer);
  1559. pdev = vdev->pdev;
  1560. soc = pdev->soc;
  1561. dp_peer_rx_init(pdev, peer);
  1562. peer->last_assoc_rcvd = 0;
  1563. peer->last_disassoc_rcvd = 0;
  1564. peer->last_deauth_rcvd = 0;
  1565. hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  1566. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1567. FL("hash based steering %d\n"), hash_based);
  1568. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  1569. /* TODO: Check the destination ring number to be passed to FW */
  1570. soc->cdp_soc.ol_ops->peer_set_default_routing(
  1571. pdev->osif_pdev, peer->mac_addr.raw,
  1572. peer->vdev->vdev_id, hash_based, 1);
  1573. }
  1574. return;
  1575. }
  1576. /*
  1577. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  1578. * @vdev_handle: virtual device object
  1579. * @htt_pkt_type: type of pkt
  1580. *
  1581. * Return: void
  1582. */
  1583. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  1584. enum htt_cmn_pkt_type val)
  1585. {
  1586. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1587. vdev->tx_encap_type = val;
  1588. }
  1589. /*
  1590. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  1591. * @vdev_handle: virtual device object
  1592. * @htt_pkt_type: type of pkt
  1593. *
  1594. * Return: void
  1595. */
  1596. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  1597. enum htt_cmn_pkt_type val)
  1598. {
  1599. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1600. vdev->rx_decap_type = val;
  1601. }
  1602. /*
  1603. * dp_peer_authorize() - authorize txrx peer
  1604. * @peer_handle: Datapath peer handle
  1605. * @authorize
  1606. *
  1607. */
  1608. static void dp_peer_authorize(void *peer_handle, uint32_t authorize)
  1609. {
  1610. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  1611. struct dp_soc *soc;
  1612. if (peer != NULL) {
  1613. soc = peer->vdev->pdev->soc;
  1614. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1615. peer->authorize = authorize ? 1 : 0;
  1616. #ifdef notyet /* ATH_BAND_STEERING */
  1617. peer->peer_bs_inact_flag = 0;
  1618. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  1619. #endif
  1620. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1621. }
  1622. }
  1623. /*
  1624. * dp_peer_unref_delete() - unref and delete peer
  1625. * @peer_handle: Datapath peer handle
  1626. *
  1627. */
  1628. void dp_peer_unref_delete(void *peer_handle)
  1629. {
  1630. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  1631. struct dp_vdev *vdev = peer->vdev;
  1632. struct dp_pdev *pdev = vdev->pdev;
  1633. struct dp_soc *soc = pdev->soc;
  1634. struct dp_peer *tmppeer;
  1635. int found = 0;
  1636. uint16_t peer_id;
  1637. uint16_t hw_peer_id;
  1638. struct dp_ast_entry *ast_entry;
  1639. /*
  1640. * Hold the lock all the way from checking if the peer ref count
  1641. * is zero until the peer references are removed from the hash
  1642. * table and vdev list (if the peer ref count is zero).
  1643. * This protects against a new HL tx operation starting to use the
  1644. * peer object just after this function concludes it's done being used.
  1645. * Furthermore, the lock needs to be held while checking whether the
  1646. * vdev's list of peers is empty, to make sure that list is not modified
  1647. * concurrently with the empty check.
  1648. */
  1649. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1650. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1651. "%s: peer %p ref_cnt(before decrement): %d\n", __func__,
  1652. peer, qdf_atomic_read(&peer->ref_cnt));
  1653. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  1654. peer_id = peer->peer_ids[0];
  1655. /*
  1656. * Make sure that the reference to the peer in
  1657. * peer object map is removed
  1658. */
  1659. if (peer_id != HTT_INVALID_PEER)
  1660. soc->peer_id_to_obj_map[peer_id] = NULL;
  1661. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1662. "Deleting peer %p (%pM)", peer, peer->mac_addr.raw);
  1663. /* remove the reference to the peer from the hash table */
  1664. dp_peer_find_hash_remove(soc, peer);
  1665. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  1666. if (tmppeer == peer) {
  1667. found = 1;
  1668. break;
  1669. }
  1670. }
  1671. if (found) {
  1672. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  1673. peer_list_elem);
  1674. } else {
  1675. /*Ignoring the remove operation as peer not found*/
  1676. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  1677. "peer %p not found in vdev (%p)->peer_list:%p",
  1678. peer, vdev, &peer->vdev->peer_list);
  1679. }
  1680. /* cleanup the peer data */
  1681. dp_peer_cleanup(vdev, peer);
  1682. /* check whether the parent vdev has no peers left */
  1683. if (TAILQ_EMPTY(&vdev->peer_list)) {
  1684. /*
  1685. * Now that there are no references to the peer, we can
  1686. * release the peer reference lock.
  1687. */
  1688. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1689. /*
  1690. * Check if the parent vdev was waiting for its peers
  1691. * to be deleted, in order for it to be deleted too.
  1692. */
  1693. if (vdev->delete.pending) {
  1694. ol_txrx_vdev_delete_cb vdev_delete_cb =
  1695. vdev->delete.callback;
  1696. void *vdev_delete_context =
  1697. vdev->delete.context;
  1698. QDF_TRACE(QDF_MODULE_ID_DP,
  1699. QDF_TRACE_LEVEL_INFO_HIGH,
  1700. FL("deleting vdev object %p (%pM)"
  1701. " - its last peer is done"),
  1702. vdev, vdev->mac_addr.raw);
  1703. /* all peers are gone, go ahead and delete it */
  1704. qdf_mem_free(vdev);
  1705. if (vdev_delete_cb)
  1706. vdev_delete_cb(vdev_delete_context);
  1707. }
  1708. } else {
  1709. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1710. }
  1711. #ifdef notyet
  1712. qdf_mempool_free(soc->osdev, soc->mempool_ol_ath_peer, peer);
  1713. #else
  1714. TAILQ_FOREACH(ast_entry, &peer->ast_entry_list,
  1715. ast_entry_elem) {
  1716. hw_peer_id = ast_entry->ast_idx;
  1717. if (peer->self_ast_entry.ast_idx != hw_peer_id)
  1718. qdf_mem_free(ast_entry);
  1719. else
  1720. peer->self_ast_entry.ast_idx =
  1721. HTT_INVALID_PEER;
  1722. soc->ast_table[hw_peer_id] = NULL;
  1723. }
  1724. qdf_mem_free(peer);
  1725. #endif
  1726. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  1727. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->osif_pdev,
  1728. vdev->vdev_id, peer->mac_addr.raw);
  1729. }
  1730. } else {
  1731. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1732. }
  1733. }
  1734. /*
  1735. * dp_peer_detach_wifi3() – Detach txrx peer
  1736. * @peer_handle: Datapath peer handle
  1737. *
  1738. */
  1739. static void dp_peer_delete_wifi3(void *peer_handle)
  1740. {
  1741. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  1742. /* redirect the peer's rx delivery function to point to a
  1743. * discard func
  1744. */
  1745. peer->rx_opt_proc = dp_rx_discard;
  1746. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1747. FL("peer %p (%pM)"), peer, peer->mac_addr.raw);
  1748. #ifndef CONFIG_WIN
  1749. dp_local_peer_id_free(peer->vdev->pdev, peer);
  1750. #endif
  1751. qdf_spinlock_destroy(&peer->peer_info_lock);
  1752. /*
  1753. * Remove the reference added during peer_attach.
  1754. * The peer will still be left allocated until the
  1755. * PEER_UNMAP message arrives to remove the other
  1756. * reference, added by the PEER_MAP message.
  1757. */
  1758. dp_peer_unref_delete(peer_handle);
  1759. }
  1760. /*
  1761. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  1762. * @peer_handle: Datapath peer handle
  1763. *
  1764. */
  1765. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  1766. {
  1767. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  1768. return vdev->mac_addr.raw;
  1769. }
  1770. /*
  1771. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  1772. * @peer_handle: Datapath peer handle
  1773. *
  1774. */
  1775. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  1776. uint8_t vdev_id)
  1777. {
  1778. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  1779. struct dp_vdev *vdev = NULL;
  1780. if (qdf_unlikely(!pdev))
  1781. return NULL;
  1782. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  1783. if (vdev->vdev_id == vdev_id)
  1784. break;
  1785. }
  1786. return (struct cdp_vdev *)vdev;
  1787. }
  1788. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  1789. {
  1790. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1791. return vdev->opmode;
  1792. }
  1793. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  1794. {
  1795. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  1796. struct dp_pdev *pdev = vdev->pdev;
  1797. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  1798. }
  1799. /**
  1800. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  1801. * @vdev_handle: Datapath VDEV handle
  1802. *
  1803. * Return: 0 on success, not 0 on failure
  1804. */
  1805. static int dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle)
  1806. {
  1807. /* Many monitor VAPs can exists in a system but only one can be up at
  1808. * anytime
  1809. */
  1810. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1811. struct dp_pdev *pdev;
  1812. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  1813. struct dp_soc *soc;
  1814. uint8_t pdev_id;
  1815. qdf_assert(vdev);
  1816. pdev = vdev->pdev;
  1817. pdev_id = pdev->pdev_id;
  1818. soc = pdev->soc;
  1819. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  1820. "pdev=%p, pdev_id=%d, soc=%p vdev=%p\n",
  1821. pdev, pdev_id, soc, vdev);
  1822. /*Check if current pdev's monitor_vdev exists */
  1823. if (pdev->monitor_vdev) {
  1824. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1825. "vdev=%p\n", vdev);
  1826. qdf_assert(vdev);
  1827. }
  1828. pdev->monitor_vdev = vdev;
  1829. htt_tlv_filter.mpdu_start = 1;
  1830. htt_tlv_filter.msdu_start = 1;
  1831. htt_tlv_filter.packet = 1;
  1832. htt_tlv_filter.msdu_end = 1;
  1833. htt_tlv_filter.mpdu_end = 1;
  1834. htt_tlv_filter.packet_header = 1;
  1835. htt_tlv_filter.attention = 1;
  1836. htt_tlv_filter.ppdu_start = 0;
  1837. htt_tlv_filter.ppdu_end = 0;
  1838. htt_tlv_filter.ppdu_end_user_stats = 0;
  1839. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  1840. htt_tlv_filter.ppdu_end_status_done = 0;
  1841. htt_tlv_filter.enable_fp = 1;
  1842. htt_tlv_filter.enable_md = 0;
  1843. htt_tlv_filter.enable_mo = 1;
  1844. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  1845. pdev->rxdma_mon_dst_ring.hal_srng,
  1846. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  1847. htt_tlv_filter.mpdu_start = 1;
  1848. htt_tlv_filter.msdu_start = 1;
  1849. htt_tlv_filter.packet = 0;
  1850. htt_tlv_filter.msdu_end = 1;
  1851. htt_tlv_filter.mpdu_end = 1;
  1852. htt_tlv_filter.packet_header = 1;
  1853. htt_tlv_filter.attention = 1;
  1854. htt_tlv_filter.ppdu_start = 1;
  1855. htt_tlv_filter.ppdu_end = 1;
  1856. htt_tlv_filter.ppdu_end_user_stats = 1;
  1857. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  1858. htt_tlv_filter.ppdu_end_status_done = 1;
  1859. htt_tlv_filter.enable_fp = 1;
  1860. htt_tlv_filter.enable_md = 1;
  1861. htt_tlv_filter.enable_mo = 1;
  1862. /*
  1863. * htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  1864. * pdev->rxdma_mon_status_ring.hal_srng,
  1865. * RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  1866. */
  1867. return QDF_STATUS_SUCCESS;
  1868. }
  1869. #ifdef MESH_MODE_SUPPORT
  1870. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  1871. {
  1872. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  1873. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1874. FL("val %d"), val);
  1875. vdev->mesh_vdev = val;
  1876. }
  1877. /*
  1878. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  1879. * @vdev_hdl: virtual device object
  1880. * @val: value to be set
  1881. *
  1882. * Return: void
  1883. */
  1884. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  1885. {
  1886. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  1887. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1888. FL("val %d"), val);
  1889. vdev->mesh_rx_filter = val;
  1890. }
  1891. #endif
  1892. /**
  1893. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  1894. * @vdev: DP VDEV handle
  1895. *
  1896. * return: void
  1897. */
  1898. void dp_aggregate_vdev_stats(struct dp_vdev *vdev)
  1899. {
  1900. struct dp_peer *peer = NULL;
  1901. int i;
  1902. qdf_mem_set(&(vdev->stats.tx), sizeof(vdev->stats.tx), 0x0);
  1903. qdf_mem_set(&(vdev->stats.rx), sizeof(vdev->stats.rx), 0x0);
  1904. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1905. if (!peer)
  1906. return;
  1907. for (i = 0; i <= MAX_MCS; i++) {
  1908. DP_STATS_AGGR(vdev, peer, tx.pkt_type[0].mcs_count[i]);
  1909. DP_STATS_AGGR(vdev, peer, tx.pkt_type[1].mcs_count[i]);
  1910. DP_STATS_AGGR(vdev, peer, tx.pkt_type[2].mcs_count[i]);
  1911. DP_STATS_AGGR(vdev, peer, tx.pkt_type[3].mcs_count[i]);
  1912. DP_STATS_AGGR(vdev, peer, tx.pkt_type[4].mcs_count[i]);
  1913. DP_STATS_AGGR(vdev, peer, rx.mcs_count[i]);
  1914. }
  1915. for (i = 0; i < SUPPORTED_BW; i++) {
  1916. DP_STATS_AGGR(vdev, peer, tx.bw[i]);
  1917. DP_STATS_AGGR(vdev, peer, rx.bw[i]);
  1918. }
  1919. for (i = 0; i < SS_COUNT; i++)
  1920. DP_STATS_AGGR(vdev, peer, rx.nss[i]);
  1921. for (i = 0; i < WME_AC_MAX; i++) {
  1922. DP_STATS_AGGR(vdev, peer, tx.wme_ac_type[i]);
  1923. DP_STATS_AGGR(vdev, peer, rx.wme_ac_type[i]);
  1924. DP_STATS_AGGR(vdev, peer, tx.excess_retries_ac[i]);
  1925. }
  1926. for (i = 0; i < MAX_MCS + 1; i++) {
  1927. DP_STATS_AGGR(vdev, peer, tx.sgi_count[i]);
  1928. DP_STATS_AGGR(vdev, peer, rx.sgi_count[i]);
  1929. }
  1930. DP_STATS_AGGR_PKT(vdev, peer, tx.comp_pkt);
  1931. DP_STATS_AGGR_PKT(vdev, peer, tx.ucast);
  1932. DP_STATS_AGGR_PKT(vdev, peer, tx.mcast);
  1933. DP_STATS_AGGR_PKT(vdev, peer, tx.tx_success);
  1934. DP_STATS_AGGR(vdev, peer, tx.tx_failed);
  1935. DP_STATS_AGGR(vdev, peer, tx.ofdma);
  1936. DP_STATS_AGGR(vdev, peer, tx.stbc);
  1937. DP_STATS_AGGR(vdev, peer, tx.ldpc);
  1938. DP_STATS_AGGR(vdev, peer, tx.retries);
  1939. DP_STATS_AGGR(vdev, peer, tx.non_amsdu_cnt);
  1940. DP_STATS_AGGR(vdev, peer, tx.amsdu_cnt);
  1941. DP_STATS_AGGR(vdev, peer, tx.dropped.dma_map_error);
  1942. DP_STATS_AGGR(vdev, peer, tx.dropped.ring_full);
  1943. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_discard);
  1944. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_discard_retired);
  1945. DP_STATS_AGGR(vdev, peer, tx.dropped.mpdu_age_out);
  1946. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_discard_reason1);
  1947. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_discard_reason2);
  1948. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_discard_reason3);
  1949. DP_STATS_AGGR(vdev, peer, rx.err.mic_err);
  1950. DP_STATS_AGGR(vdev, peer, rx.err.decrypt_err);
  1951. DP_STATS_AGGR(vdev, peer, rx.non_ampdu_cnt);
  1952. DP_STATS_AGGR(vdev, peer, rx.ampdu_cnt);
  1953. DP_STATS_AGGR(vdev, peer, rx.non_amsdu_cnt);
  1954. DP_STATS_AGGR(vdev, peer, rx.amsdu_cnt);
  1955. DP_STATS_AGGR_PKT(vdev, peer, rx.to_stack);
  1956. DP_STATS_AGGR_PKT(vdev, peer, rx.rcvd_reo);
  1957. DP_STATS_AGGR_PKT(vdev, peer, rx.unicast);
  1958. DP_STATS_AGGR_PKT(vdev, peer, rx.multicast);
  1959. DP_STATS_AGGR_PKT(vdev, peer, rx.wds);
  1960. DP_STATS_AGGR_PKT(vdev, peer, rx.raw);
  1961. DP_STATS_AGGR_PKT(vdev, peer, rx.intra_bss);
  1962. vdev->stats.tx.last_ack_rssi =
  1963. peer->stats.tx.last_ack_rssi;
  1964. }
  1965. }
  1966. /**
  1967. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  1968. * @pdev: DP PDEV handle
  1969. *
  1970. * return: void
  1971. */
  1972. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  1973. {
  1974. struct dp_vdev *vdev = NULL;
  1975. uint8_t i;
  1976. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  1977. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  1978. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  1979. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  1980. if (!vdev)
  1981. return;
  1982. dp_aggregate_vdev_stats(vdev);
  1983. for (i = 0; i <= MAX_MCS; i++) {
  1984. DP_STATS_AGGR(pdev, vdev, tx.pkt_type[0].mcs_count[i]);
  1985. DP_STATS_AGGR(pdev, vdev, tx.pkt_type[1].mcs_count[i]);
  1986. DP_STATS_AGGR(pdev, vdev, tx.pkt_type[2].mcs_count[i]);
  1987. DP_STATS_AGGR(pdev, vdev, tx.pkt_type[3].mcs_count[i]);
  1988. DP_STATS_AGGR(pdev, vdev, tx.pkt_type[4].mcs_count[i]);
  1989. DP_STATS_AGGR(pdev, vdev, rx.mcs_count[i]);
  1990. }
  1991. for (i = 0; i < SUPPORTED_BW; i++) {
  1992. DP_STATS_AGGR(pdev, vdev, tx.bw[i]);
  1993. DP_STATS_AGGR(pdev, vdev, rx.bw[i]);
  1994. }
  1995. for (i = 0; i < SS_COUNT; i++)
  1996. DP_STATS_AGGR(pdev, vdev, rx.nss[i]);
  1997. for (i = 0; i < WME_AC_MAX; i++) {
  1998. DP_STATS_AGGR(pdev, vdev, tx.wme_ac_type[i]);
  1999. DP_STATS_AGGR(pdev, vdev, rx.wme_ac_type[i]);
  2000. DP_STATS_AGGR(pdev, vdev,
  2001. tx.excess_retries_ac[i]);
  2002. }
  2003. for (i = 0; i < MAX_MCS + 1; i++) {
  2004. DP_STATS_AGGR(pdev, vdev, tx.sgi_count[i]);
  2005. DP_STATS_AGGR(pdev, vdev, rx.sgi_count[i]);
  2006. }
  2007. DP_STATS_AGGR_PKT(pdev, vdev, tx.comp_pkt);
  2008. DP_STATS_AGGR_PKT(pdev, vdev, tx.ucast);
  2009. DP_STATS_AGGR_PKT(pdev, vdev, tx.mcast);
  2010. DP_STATS_AGGR_PKT(pdev, vdev, tx.tx_success);
  2011. DP_STATS_AGGR(pdev, vdev, tx.tx_failed);
  2012. DP_STATS_AGGR(pdev, vdev, tx.ofdma);
  2013. DP_STATS_AGGR(pdev, vdev, tx.stbc);
  2014. DP_STATS_AGGR(pdev, vdev, tx.ldpc);
  2015. DP_STATS_AGGR(pdev, vdev, tx.retries);
  2016. DP_STATS_AGGR(pdev, vdev, tx.non_amsdu_cnt);
  2017. DP_STATS_AGGR(pdev, vdev, tx.amsdu_cnt);
  2018. DP_STATS_AGGR(pdev, vdev, tx.dropped.dma_map_error);
  2019. DP_STATS_AGGR(pdev, vdev, tx.dropped.ring_full);
  2020. DP_STATS_AGGR(pdev, vdev, tx.dropped.fw_discard);
  2021. DP_STATS_AGGR(pdev, vdev,
  2022. tx.dropped.fw_discard_retired);
  2023. DP_STATS_AGGR(pdev, vdev, tx.dropped.mpdu_age_out);
  2024. DP_STATS_AGGR(pdev, vdev,
  2025. tx.dropped.fw_discard_reason1);
  2026. DP_STATS_AGGR(pdev, vdev,
  2027. tx.dropped.fw_discard_reason2);
  2028. DP_STATS_AGGR(pdev, vdev,
  2029. tx.dropped.fw_discard_reason3);
  2030. DP_STATS_AGGR(pdev, vdev, rx.err.mic_err);
  2031. DP_STATS_AGGR(pdev, vdev, rx.err.decrypt_err);
  2032. DP_STATS_AGGR(pdev, vdev, rx.non_ampdu_cnt);
  2033. DP_STATS_AGGR(pdev, vdev, rx.ampdu_cnt);
  2034. DP_STATS_AGGR(pdev, vdev, rx.non_amsdu_cnt);
  2035. DP_STATS_AGGR(pdev, vdev, rx.amsdu_cnt);
  2036. DP_STATS_AGGR_PKT(pdev, vdev, rx.to_stack);
  2037. DP_STATS_AGGR_PKT(pdev, vdev, rx.rcvd_reo);
  2038. DP_STATS_AGGR_PKT(pdev, vdev, rx.unicast);
  2039. DP_STATS_AGGR_PKT(pdev, vdev, rx.multicast);
  2040. DP_STATS_AGGR_PKT(pdev, vdev, rx.wds);
  2041. DP_STATS_AGGR_PKT(pdev, vdev, rx.intra_bss);
  2042. DP_STATS_AGGR_PKT(pdev, vdev, rx.raw);
  2043. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  2044. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.freed);
  2045. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  2046. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  2047. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  2048. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw_pkt);
  2049. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  2050. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host);
  2051. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  2052. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host);
  2053. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  2054. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  2055. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  2056. DP_STATS_AGGR(pdev, vdev,
  2057. tx_i.mcast_en.dropped_map_error);
  2058. DP_STATS_AGGR(pdev, vdev,
  2059. tx_i.mcast_en.dropped_self_mac);
  2060. DP_STATS_AGGR(pdev, vdev,
  2061. tx_i.mcast_en.dropped_send_fail);
  2062. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  2063. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.dropped.dropped_pkt);
  2064. pdev->stats.tx.last_ack_rssi =
  2065. vdev->stats.tx.last_ack_rssi;
  2066. pdev->stats.tx_i.tso.num_seg =
  2067. vdev->stats.tx_i.tso.num_seg;
  2068. }
  2069. }
  2070. /**
  2071. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  2072. * @pdev: DP_PDEV Handle
  2073. *
  2074. * Return:void
  2075. */
  2076. static inline void
  2077. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  2078. {
  2079. DP_TRACE(NONE, "WLAN Tx Stats:\n");
  2080. DP_TRACE(NONE, "Received From Stack:\n");
  2081. DP_TRACE(NONE, "Total Packets Received = %d",
  2082. pdev->stats.tx_i.rcvd.num);
  2083. DP_TRACE(NONE, "Bytes Sent = %d",
  2084. pdev->stats.tx_i.rcvd.bytes);
  2085. DP_TRACE(NONE, "Processed:\n");
  2086. DP_TRACE(NONE, "Msdu Processed = %d",
  2087. pdev->stats.tx_i.processed.num);
  2088. DP_TRACE(NONE, "Bytes Processed = %d",
  2089. pdev->stats.tx_i.processed.bytes);
  2090. DP_TRACE(NONE, "Completions:\n");
  2091. DP_TRACE(NONE, "Msdu Sent = %d",
  2092. pdev->stats.tx.comp_pkt.num);
  2093. DP_TRACE(NONE, "Bytes Sent = %d",
  2094. pdev->stats.tx.comp_pkt.bytes);
  2095. DP_TRACE(NONE, "Freed:\n");
  2096. DP_TRACE(NONE, "Msdus Freed = %d",
  2097. pdev->stats.tx_i.freed.num);
  2098. DP_TRACE(NONE, "Bytes Freed = %d",
  2099. pdev->stats.tx_i.freed.bytes);
  2100. DP_TRACE(NONE, "Dropped:\n");
  2101. DP_TRACE(NONE, "Total Packets Dropped = %d",
  2102. pdev->stats.tx_i.dropped.dropped_pkt.num);
  2103. DP_TRACE(NONE, "Bytes Dropped = %d",
  2104. pdev->stats.tx_i.dropped.dropped_pkt.bytes);
  2105. DP_TRACE(NONE, "Dma_map_error = %d",
  2106. pdev->stats.tx.dropped.dma_map_error);
  2107. DP_TRACE(NONE, "Ring Full = %d", pdev->stats.tx.dropped.ring_full);
  2108. DP_TRACE(NONE, "Fw Discard = %d",
  2109. pdev->stats.tx.dropped.fw_discard);
  2110. DP_TRACE(NONE, "Fw Discard Retired = %d",
  2111. pdev->stats.tx.dropped.fw_discard_retired);
  2112. DP_TRACE(NONE, "Firmware Discard Untransmitted = %d",
  2113. pdev->stats.tx.dropped.fw_discard_untransmitted);
  2114. DP_TRACE(NONE, "Mpdu Age Out = %d",
  2115. pdev->stats.tx.dropped.mpdu_age_out);
  2116. DP_TRACE(NONE, "Firmware Discard Reason1 = %d",
  2117. pdev->stats.tx.dropped.fw_discard_reason1);
  2118. DP_TRACE(NONE, "Firmware Discard Reason2 = %d",
  2119. pdev->stats.tx.dropped.fw_discard_reason2);
  2120. DP_TRACE(NONE, "Firmware Discard Reason3 = %d",
  2121. pdev->stats.tx.dropped.fw_discard_reason3);
  2122. DP_TRACE(NONE, "Scatter Gather:\n");
  2123. DP_TRACE(NONE, "Total Packets = %d",
  2124. pdev->stats.tx_i.sg.sg_pkt.num);
  2125. DP_TRACE(NONE, "Total Bytes = %d",
  2126. pdev->stats.tx_i.sg.sg_pkt.bytes);
  2127. DP_TRACE(NONE, "Dropped By Host = %d",
  2128. pdev->stats.tx_i.sg.dropped_host);
  2129. DP_TRACE(NONE, "Dropped By Target = %d",
  2130. pdev->stats.tx_i.sg.dropped_target);
  2131. DP_TRACE(NONE, "Tso:\n");
  2132. DP_TRACE(NONE, "Number of Segments = %d",
  2133. pdev->stats.tx_i.tso.num_seg);
  2134. DP_TRACE(NONE, "Number Packets = %d",
  2135. pdev->stats.tx_i.tso.tso_pkt.num);
  2136. DP_TRACE(NONE, "Total Bytes = %d",
  2137. pdev->stats.tx_i.tso.tso_pkt.bytes);
  2138. DP_TRACE(NONE, "Dropped By Host = %d",
  2139. pdev->stats.tx_i.tso.dropped_host);
  2140. DP_TRACE(NONE, "Mcast Enhancement:\n");
  2141. DP_TRACE(NONE, "Dropped: Map Errors = %d",
  2142. pdev->stats.tx_i.mcast_en.dropped_map_error);
  2143. DP_TRACE(NONE, "Dropped: Self Mac = %d",
  2144. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  2145. DP_TRACE(NONE, "Dropped: Send Fail = %d",
  2146. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  2147. DP_TRACE(NONE, "Total Unicast sent = %d",
  2148. pdev->stats.tx_i.mcast_en.ucast);
  2149. }
  2150. /**
  2151. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  2152. * @pdev: DP_PDEV Handle
  2153. *
  2154. * Return: void
  2155. */
  2156. static inline void
  2157. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  2158. {
  2159. DP_TRACE(NONE, "WLAN Rx Stats:\n");
  2160. DP_TRACE(NONE, "Received From HW (Reo Dest Ring):\n");
  2161. DP_TRACE(NONE, "Total Packets Received = %d",
  2162. pdev->stats.rx.rcvd_reo.num);
  2163. DP_TRACE(NONE, "Bytes Sent = %d",
  2164. pdev->stats.rx.rcvd_reo.bytes);
  2165. DP_TRACE(NONE, "Replenished:\n");
  2166. DP_TRACE(NONE, "Total Packets Replenished = %d",
  2167. pdev->stats.replenished.num);
  2168. DP_TRACE(NONE, "Bytes Sent = %d",
  2169. pdev->stats.replenished.bytes);
  2170. DP_TRACE(NONE, "Buffers Added To Freelist = %d",
  2171. pdev->stats.buf_freelist);
  2172. DP_TRACE(NONE, "Dropped:\n");
  2173. DP_TRACE(NONE, "Total Packets With No Peer = %d",
  2174. pdev->stats.dropped.no_peer.num);
  2175. DP_TRACE(NONE, "Bytes Sent With No Peer = %d",
  2176. pdev->stats.dropped.no_peer.bytes);
  2177. DP_TRACE(NONE, "Total Packets With Msdu Not Done = %d",
  2178. pdev->stats.dropped.msdu_not_done.num);
  2179. DP_TRACE(NONE, "Bytes Sent With Msdu Not Done = %d",
  2180. pdev->stats.dropped.msdu_not_done.bytes);
  2181. DP_TRACE(NONE, "Sent To Stack:\n");
  2182. DP_TRACE(NONE, "Packets Sent To Stack = %d",
  2183. pdev->stats.rx.to_stack.num);
  2184. DP_TRACE(NONE, "Bytes Sent To Stack = %d",
  2185. pdev->stats.rx.to_stack.bytes);
  2186. DP_TRACE(NONE, "Errors:\n");
  2187. DP_TRACE(NONE, "Rxdma Ring Unititalized: %d",
  2188. pdev->stats.err.rxdma_unitialized);
  2189. DP_TRACE(NONE, "Desc Alloc Failed: %d",
  2190. pdev->stats.err.desc_alloc_fail);
  2191. }
  2192. /**
  2193. * dp_print_soc_tx_stats(): Print SOC level stats
  2194. * @soc DP_SOC Handle
  2195. *
  2196. * Return: void
  2197. */
  2198. static inline void
  2199. dp_print_soc_tx_stats(struct dp_soc *soc)
  2200. {
  2201. DP_TRACE(NONE, "SOC Tx Stats:\n");
  2202. DP_TRACE(NONE, "Tx Descriptors In Use = %d",
  2203. soc->stats.tx.desc_in_use);
  2204. }
  2205. /**
  2206. * dp_print_soc_rx_stats: Print SOC level Rx stats
  2207. * @soc: DP_SOC Handle
  2208. *
  2209. * Return:void
  2210. */
  2211. static inline void
  2212. dp_print_soc_rx_stats(struct dp_soc *soc)
  2213. {
  2214. uint32_t i;
  2215. char reo_error[DP_REO_ERR_LENGTH];
  2216. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  2217. uint8_t index = 0;
  2218. DP_TRACE(NONE, "SOC Rx Stats:\n");
  2219. DP_TRACE(NONE, "Errors:\n");
  2220. DP_TRACE(NONE, "Invalid RBM = %d",
  2221. soc->stats.rx.err.invalid_rbm);
  2222. DP_TRACE(NONE, "Invalid Vdev = %d",
  2223. soc->stats.rx.err.invalid_vdev);
  2224. DP_TRACE(NONE, "Invalid Pdev = %d",
  2225. soc->stats.rx.err.invalid_pdev);
  2226. DP_TRACE(NONE, "HAL Ring Access Fail = %d",
  2227. soc->stats.rx.err.hal_ring_access_fail);
  2228. for (i = 0; i < MAX_RXDMA_ERRORS; i++) {
  2229. index += qdf_snprint(&rxdma_error[index],
  2230. DP_RXDMA_ERR_LENGTH - index,
  2231. " %d,", soc->stats.rx.err.rxdma_error[i]);
  2232. }
  2233. DP_TRACE(NONE, "RXDMA Error (0-31):%s",
  2234. rxdma_error);
  2235. index = 0;
  2236. for (i = 0; i < REO_ERROR_TYPE_MAX; i++) {
  2237. index += qdf_snprint(&reo_error[index],
  2238. DP_REO_ERR_LENGTH - index,
  2239. " %d,", soc->stats.rx.err.reo_error[i]);
  2240. }
  2241. DP_TRACE(NONE, "REO Error(0-14):%s",
  2242. reo_error);
  2243. }
  2244. /**
  2245. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  2246. * @vdev: DP_VDEV handle
  2247. *
  2248. * Return:void
  2249. */
  2250. static inline void
  2251. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  2252. {
  2253. struct dp_peer *peer = NULL;
  2254. DP_STATS_CLR(vdev->pdev);
  2255. DP_STATS_CLR(vdev->pdev->soc);
  2256. DP_STATS_CLR(vdev);
  2257. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2258. if (!peer)
  2259. return;
  2260. DP_STATS_CLR(peer);
  2261. }
  2262. }
  2263. /**
  2264. * dp_print_rx_rates(): Print Rx rate stats
  2265. * @vdev: DP_VDEV handle
  2266. *
  2267. * Return:void
  2268. */
  2269. static inline void
  2270. dp_print_rx_rates(struct dp_vdev *vdev)
  2271. {
  2272. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  2273. uint8_t i;
  2274. uint8_t index = 0;
  2275. char mcs[DP_MCS_LENGTH];
  2276. char nss[DP_NSS_LENGTH];
  2277. DP_TRACE(NONE, "Rx Rate Info:\n");
  2278. for (i = 0; i < MAX_MCS; i++) {
  2279. index += qdf_snprint(&mcs[index], DP_MCS_LENGTH - index,
  2280. " %d,", pdev->stats.rx.mcs_count[i]);
  2281. }
  2282. DP_TRACE(NONE, "MCS(0-11):%s",
  2283. mcs);
  2284. index = 0;
  2285. for (i = 0; i < SS_COUNT; i++) {
  2286. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  2287. " %d,", pdev->stats.rx.nss[i]);
  2288. }
  2289. DP_TRACE(NONE, "NSS(0-7):%s",
  2290. nss);
  2291. DP_TRACE(NONE, "SGI:"
  2292. " 0.8us %d,"
  2293. " 0.4us %d,"
  2294. " 1.6us %d,"
  2295. " 3.2us %d,",
  2296. pdev->stats.rx.sgi_count[0],
  2297. pdev->stats.rx.sgi_count[1],
  2298. pdev->stats.rx.sgi_count[2],
  2299. pdev->stats.rx.sgi_count[3]);
  2300. DP_TRACE(NONE, "BW Counts: 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  2301. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  2302. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  2303. DP_TRACE(NONE, "Reception Type:"
  2304. " SU: %d,"
  2305. " MU_MIMO:%d,"
  2306. " MU_OFDMA:%d,"
  2307. " MU_OFDMA_MIMO:%d",
  2308. pdev->stats.rx.reception_type[0],
  2309. pdev->stats.rx.reception_type[1],
  2310. pdev->stats.rx.reception_type[2],
  2311. pdev->stats.rx.reception_type[3]);
  2312. DP_TRACE(NONE, "Aggregation:\n");
  2313. DP_TRACE(NONE, "Number of Msdu's Part of Ampdus = %d",
  2314. pdev->stats.rx.ampdu_cnt);
  2315. DP_TRACE(NONE, "Number of Msdu's With No Mpdu Level Aggregation : %d",
  2316. pdev->stats.rx.non_ampdu_cnt);
  2317. DP_TRACE(NONE, "Number of Msdu's Part of Amsdu: %d",
  2318. pdev->stats.rx.amsdu_cnt);
  2319. DP_TRACE(NONE, "Number of Msdu's With No Msdu Level Aggregation: %d",
  2320. pdev->stats.rx.non_amsdu_cnt);
  2321. }
  2322. /**
  2323. * dp_print_tx_rates(): Print tx rates
  2324. * @vdev: DP_VDEV handle
  2325. *
  2326. * Return:void
  2327. */
  2328. static inline void
  2329. dp_print_tx_rates(struct dp_vdev *vdev)
  2330. {
  2331. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  2332. uint8_t i, pkt_type;
  2333. char mcs[DOT11_MAX][DP_MCS_LENGTH];
  2334. uint32_t index;
  2335. DP_TRACE(NONE, "Tx Rate Info:\n");
  2336. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  2337. index = 0;
  2338. for (i = 0; i < MAX_MCS; i++) {
  2339. index += qdf_snprint(&mcs[pkt_type][index],
  2340. DP_MCS_LENGTH - index,
  2341. " %d ",
  2342. pdev->stats.tx.pkt_type[pkt_type].
  2343. mcs_count[i]);
  2344. }
  2345. }
  2346. DP_TRACE(NONE, "Packet Type 11A MCS(0-7):%s",
  2347. mcs[0]);
  2348. DP_TRACE(NONE, "Packet Type 11A MCS Invalid = %d",
  2349. pdev->stats.tx.pkt_type[DOT11_A].mcs_count[MAX_MCS]);
  2350. DP_TRACE(NONE, "Packet Type 11B MCS(0-6):%s",
  2351. mcs[1]);
  2352. DP_TRACE(NONE, "Packet Type 11B MCS Invalid = %d",
  2353. pdev->stats.tx.pkt_type[DOT11_B].mcs_count[MAX_MCS]);
  2354. DP_TRACE(NONE, "Packet Type 11N MCS(0-7):%s",
  2355. mcs[2]);
  2356. DP_TRACE(NONE, "Packet Type 11N MCS Invalid = %d",
  2357. pdev->stats.tx.pkt_type[DOT11_N].mcs_count[MAX_MCS]);
  2358. DP_TRACE(NONE, "Packet Type 11AC MCS(0-9):%s",
  2359. mcs[3]);
  2360. DP_TRACE(NONE, "Packet Type 11AC MCS Invalid = %d",
  2361. pdev->stats.tx.pkt_type[DOT11_AC].mcs_count[MAX_MCS]);
  2362. DP_TRACE(NONE, "Packet Type 11AX MCS(0-11):%s",
  2363. mcs[4]);
  2364. DP_TRACE(NONE, "Packet Type 11AX MCS Invalid = %d",
  2365. pdev->stats.tx.pkt_type[DOT11_AX].mcs_count[MAX_MCS]);
  2366. }
  2367. /**
  2368. * dp_print_peer_stats():print peer stats
  2369. * @peer: DP_PEER handle
  2370. *
  2371. * return void
  2372. */
  2373. static inline void dp_print_peer_stats(struct dp_peer *peer)
  2374. {
  2375. uint8_t i, pkt_type;
  2376. char mcs[DOT11_MAX][DP_MCS_LENGTH];
  2377. uint32_t index;
  2378. char nss[DP_NSS_LENGTH];
  2379. char mcs_rx[DP_MCS_LENGTH];
  2380. DP_TRACE(NONE, "Node Tx Stats:\n");
  2381. DP_TRACE(NONE, "Total Packet Completions %d",
  2382. peer->stats.tx.comp_pkt.num);
  2383. DP_TRACE(NONE, "Total Bytes Completions %d",
  2384. peer->stats.tx.comp_pkt.bytes);
  2385. DP_TRACE(NONE, "Success Packets %d",
  2386. peer->stats.tx.tx_success.num);
  2387. DP_TRACE(NONE, "Success Bytes %d",
  2388. peer->stats.tx.tx_success.bytes);
  2389. DP_TRACE(NONE, "Packets Failed %d",
  2390. peer->stats.tx.tx_failed);
  2391. DP_TRACE(NONE, "Packets In OFDMA %d",
  2392. peer->stats.tx.ofdma);
  2393. DP_TRACE(NONE, "Packets In STBC %d",
  2394. peer->stats.tx.stbc);
  2395. DP_TRACE(NONE, "Packets In LDPC %d",
  2396. peer->stats.tx.ldpc);
  2397. DP_TRACE(NONE, "Packet Retries %d",
  2398. peer->stats.tx.retries);
  2399. DP_TRACE(NONE, "Msdu's Not Part of Ampdu %d",
  2400. peer->stats.tx.non_amsdu_cnt);
  2401. DP_TRACE(NONE, "Mpdu's Part of Ampdu %d",
  2402. peer->stats.tx.amsdu_cnt);
  2403. DP_TRACE(NONE, "Last Packet RSSI %d",
  2404. peer->stats.tx.last_ack_rssi);
  2405. DP_TRACE(NONE, "Dropped At Host: Due To DMA Map Error %d",
  2406. peer->stats.tx.dropped.dma_map_error);
  2407. DP_TRACE(NONE, "Dropped At Host: Due To Ring Full %d",
  2408. peer->stats.tx.dropped.ring_full);
  2409. DP_TRACE(NONE, "Dropped At FW: FW Discard %d",
  2410. peer->stats.tx.dropped.fw_discard);
  2411. DP_TRACE(NONE, "Dropped At FW: FW Discard Retired %d",
  2412. peer->stats.tx.dropped.fw_discard_retired);
  2413. DP_TRACE(NONE, "Dropped At FW: FW Discard Untransmitted %d",
  2414. peer->stats.tx.dropped.fw_discard_untransmitted);
  2415. DP_TRACE(NONE, "Dropped : Mpdu Age Out %d",
  2416. peer->stats.tx.dropped.mpdu_age_out);
  2417. DP_TRACE(NONE, "Dropped : FW Discard Reason1 %d",
  2418. peer->stats.tx.dropped.fw_discard_reason1);
  2419. DP_TRACE(NONE, "Dropped : FW Discard Reason2 %d",
  2420. peer->stats.tx.dropped.fw_discard_reason2);
  2421. DP_TRACE(NONE, "Dropped : FW Discard Reason3 %d",
  2422. peer->stats.tx.dropped.fw_discard_reason3);
  2423. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  2424. index = 0;
  2425. for (i = 0; i < MAX_MCS; i++) {
  2426. index += qdf_snprint(&mcs[pkt_type][index],
  2427. DP_MCS_LENGTH - index,
  2428. " %d ",
  2429. peer->stats.tx.pkt_type[pkt_type].
  2430. mcs_count[i]);
  2431. }
  2432. }
  2433. DP_TRACE(NONE, "Packet Type 11A MCS(0-7):%s",
  2434. mcs[0]);
  2435. DP_TRACE(NONE, "Packet Type 11A MCS Invalid = %d",
  2436. peer->stats.tx.pkt_type[DOT11_A].mcs_count[MAX_MCS]);
  2437. DP_TRACE(NONE, "Packet Type 11B MCS(0-6):%s",
  2438. mcs[1]);
  2439. DP_TRACE(NONE, "Packet Type 11B MCS Invalid = %d",
  2440. peer->stats.tx.pkt_type[DOT11_B].mcs_count[MAX_MCS]);
  2441. DP_TRACE(NONE, "Packet Type 11N MCS(0-7):%s",
  2442. mcs[2]);
  2443. DP_TRACE(NONE, "Packet Type 11N MCS Invalid = %d",
  2444. peer->stats.tx.pkt_type[DOT11_N].mcs_count[MAX_MCS]);
  2445. DP_TRACE(NONE, "Packet Type 11AC MCS(0-9):%s",
  2446. mcs[3]);
  2447. DP_TRACE(NONE, "Packet Type 11AC MCS Invalid = %d",
  2448. peer->stats.tx.pkt_type[DOT11_AC].mcs_count[MAX_MCS]);
  2449. DP_TRACE(NONE, "Packet Type 11AX MCS(0-11):%s",
  2450. mcs[4]);
  2451. DP_TRACE(NONE, "Packet Type 11AX MCS Invalid = %d",
  2452. peer->stats.tx.pkt_type[DOT11_AX].mcs_count[MAX_MCS]);
  2453. DP_TRACE(NONE, "SGI:"
  2454. " 0.8us %d,"
  2455. " 0.4us %d,"
  2456. " 1.6us %d,"
  2457. " 3.2us %d,",
  2458. peer->stats.tx.sgi_count[0],
  2459. peer->stats.tx.sgi_count[1],
  2460. peer->stats.tx.sgi_count[2],
  2461. peer->stats.tx.sgi_count[3]);
  2462. DP_TRACE(NONE, "BW Counts: 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  2463. peer->stats.tx.bw[0], peer->stats.tx.bw[1],
  2464. peer->stats.tx.bw[2], peer->stats.tx.bw[3]);
  2465. DP_TRACE(NONE, "Node Rx Stats:\n");
  2466. DP_TRACE(NONE, "Packets Sent To Stack %d",
  2467. peer->stats.rx.to_stack.num);
  2468. DP_TRACE(NONE, "Bytes Sent To Stack %d",
  2469. peer->stats.rx.to_stack.bytes);
  2470. DP_TRACE(NONE, "Packets Received %d", peer->stats.rx.rcvd_reo.num);
  2471. DP_TRACE(NONE, "Bytes Received %d", peer->stats.rx.rcvd_reo.bytes);
  2472. DP_TRACE(NONE, "Unicast Packets Received %d",
  2473. peer->stats.rx.unicast.num);
  2474. DP_TRACE(NONE, "Unicast Bytes Received %d",
  2475. peer->stats.rx.unicast.bytes);
  2476. DP_TRACE(NONE, "Multicast Packets Received %d",
  2477. peer->stats.rx.multicast.num);
  2478. DP_TRACE(NONE, "Multicast Bytes Received %d",
  2479. peer->stats.rx.multicast.bytes);
  2480. DP_TRACE(NONE, "WDS Packets Received %d",
  2481. peer->stats.rx.wds.num);
  2482. DP_TRACE(NONE, "WDS Bytes Received %d",
  2483. peer->stats.rx.wds.bytes);
  2484. DP_TRACE(NONE, "Intra BSS Packets Received %d",
  2485. peer->stats.rx.intra_bss.num);
  2486. DP_TRACE(NONE, "Intra BSS Bytes Received %d",
  2487. peer->stats.rx.intra_bss.bytes);
  2488. DP_TRACE(NONE, "Raw Packets Received %d",
  2489. peer->stats.rx.raw.num);
  2490. DP_TRACE(NONE, "Raw Bytes Received %d",
  2491. peer->stats.rx.raw.bytes);
  2492. DP_TRACE(NONE, "Errors: MIC Errors %d",
  2493. peer->stats.rx.err.mic_err);
  2494. DP_TRACE(NONE, "Erros: Decryption Errors %d",
  2495. peer->stats.rx.err.decrypt_err);
  2496. DP_TRACE(NONE, "Msdu's Received As Part of Ampdu %d",
  2497. peer->stats.rx.non_ampdu_cnt);
  2498. DP_TRACE(NONE, "Msdu's Recived As Ampdu %d", peer->stats.rx.ampdu_cnt);
  2499. DP_TRACE(NONE, "Msdu's Received Not Part of Amsdu's %d",
  2500. peer->stats.rx.non_amsdu_cnt);
  2501. DP_TRACE(NONE, "MSDUs Received As Part of Amsdu %d",
  2502. peer->stats.rx.amsdu_cnt);
  2503. DP_TRACE(NONE, "SGI:"
  2504. " 0.8us %d,"
  2505. " 0.4us %d,"
  2506. " 1.6us %d,"
  2507. " 3.2us %d,",
  2508. peer->stats.rx.sgi_count[0],
  2509. peer->stats.rx.sgi_count[1],
  2510. peer->stats.rx.sgi_count[2],
  2511. peer->stats.rx.sgi_count[3]);
  2512. DP_TRACE(NONE, "BW Counts: 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  2513. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  2514. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  2515. DP_TRACE(NONE, "Reception Type:"
  2516. " SU %d,"
  2517. " MU_MIMO %d,"
  2518. " MU_OFDMA %d,"
  2519. " MU_OFDMA_MIMO %d",
  2520. peer->stats.rx.reception_type[0],
  2521. peer->stats.rx.reception_type[1],
  2522. peer->stats.rx.reception_type[2],
  2523. peer->stats.rx.reception_type[3]);
  2524. index = 0;
  2525. for (i = 0; i < MAX_MCS; i++) {
  2526. index += qdf_snprint(&mcs_rx[index], DP_MCS_LENGTH - index,
  2527. " %d,", peer->stats.rx.mcs_count[i]);
  2528. }
  2529. DP_TRACE(NONE, "MCS(0-11):%s",
  2530. mcs_rx);
  2531. index = 0;
  2532. for (i = 0; i < SS_COUNT; i++) {
  2533. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  2534. " %d,", peer->stats.rx.nss[i]);
  2535. }
  2536. DP_TRACE(NONE, "NSS(0-7):%s",
  2537. nss);
  2538. }
  2539. /**
  2540. * dp_print_host_stats()- Function to print the stats aggregated at host
  2541. * @vdev_handle: DP_VDEV handle
  2542. * @req: ol_txrx_stats_req
  2543. * @type: host stats type
  2544. *
  2545. * Available Stat types
  2546. * TXRX_RX_RATE_STATS: Print Rx Rate Info
  2547. * TXRX_TX_RATE_STATS: Print Tx Rate Info
  2548. * TXRX_TX_HOST_STATS: Print Tx Stats
  2549. * TXRX_RX_HOST_STATS: Print Rx Stats
  2550. * TXRX_CLEAR_STATS : Clear the stats
  2551. *
  2552. * Return: 0 on success, print error message in case of failure
  2553. */
  2554. static int
  2555. dp_print_host_stats(struct cdp_vdev *vdev_handle, struct ol_txrx_stats_req *req,
  2556. enum cdp_host_txrx_stats type)
  2557. {
  2558. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2559. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  2560. dp_aggregate_pdev_stats(pdev);
  2561. switch (type) {
  2562. case TXRX_RX_RATE_STATS:
  2563. dp_print_rx_rates(vdev);
  2564. break;
  2565. case TXRX_TX_RATE_STATS:
  2566. dp_print_tx_rates(vdev);
  2567. break;
  2568. case TXRX_TX_HOST_STATS:
  2569. dp_print_pdev_tx_stats(pdev);
  2570. dp_print_soc_tx_stats(pdev->soc);
  2571. break;
  2572. case TXRX_RX_HOST_STATS:
  2573. dp_print_pdev_rx_stats(pdev);
  2574. dp_print_soc_rx_stats(pdev->soc);
  2575. break;
  2576. case TXRX_CLEAR_STATS:
  2577. dp_txrx_host_stats_clr(vdev);
  2578. break;
  2579. default:
  2580. DP_TRACE(NONE, "Wrong Input For TxRx Host Stats");
  2581. break;
  2582. }
  2583. return 0;
  2584. }
  2585. /*
  2586. * dp_get_peer_stats()- function to print peer stats
  2587. * @pdev_handle: DP_PDEV handle
  2588. * @mac_addr: mac address of the peer
  2589. *
  2590. * Return: void
  2591. */
  2592. static void
  2593. dp_get_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  2594. {
  2595. struct dp_peer *peer;
  2596. uint8_t local_id;
  2597. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  2598. &local_id);
  2599. dp_print_peer_stats(peer);
  2600. return;
  2601. }
  2602. /*
  2603. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  2604. * @vdev_handle: DP_VDEV handle
  2605. * @map_id:ID of map that needs to be updated
  2606. *
  2607. * Return: void
  2608. */
  2609. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  2610. uint8_t map_id)
  2611. {
  2612. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2613. vdev->dscp_tid_map_id = map_id;
  2614. return;
  2615. }
  2616. /**
  2617. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  2618. * @pdev: DP_PDEV handle
  2619. * @map_id: ID of map that needs to be updated
  2620. * @tos: index value in map
  2621. * @tid: tid value passed by the user
  2622. *
  2623. * Return: void
  2624. */
  2625. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  2626. uint8_t map_id, uint8_t tos, uint8_t tid)
  2627. {
  2628. uint8_t dscp;
  2629. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  2630. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  2631. pdev->dscp_tid_map[map_id][dscp] = tid;
  2632. hal_tx_update_dscp_tid(pdev->soc->hal_soc, tid,
  2633. map_id, dscp);
  2634. return;
  2635. }
  2636. /*
  2637. * dp_txrx_stats() - function to map to firmware and host stats
  2638. * @vdev: virtual handle
  2639. * @req: statistics request handle
  2640. * @stats: type of statistics requested
  2641. *
  2642. * Return: integer
  2643. */
  2644. static int dp_txrx_stats(struct cdp_vdev *vdev,
  2645. struct ol_txrx_stats_req *req, enum cdp_stats stats)
  2646. {
  2647. int host_stats;
  2648. int fw_stats;
  2649. if (stats >= CDP_TXRX_MAX_STATS)
  2650. return 0;
  2651. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  2652. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  2653. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2654. "stats: %u fw_stats_type: %d host_stats_type: %d",
  2655. stats, fw_stats, host_stats);
  2656. /* TODO: Firmware Mapping not implemented */
  2657. if (host_stats != TXRX_HOST_STATS_INVALID)
  2658. return dp_print_host_stats(vdev, req, host_stats);
  2659. return 0;
  2660. }
  2661. static struct cdp_cmn_ops dp_ops_cmn = {
  2662. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  2663. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  2664. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  2665. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  2666. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  2667. .txrx_peer_create = dp_peer_create_wifi3,
  2668. .txrx_peer_setup = dp_peer_setup_wifi3,
  2669. .txrx_peer_teardown = NULL,
  2670. .txrx_peer_delete = dp_peer_delete_wifi3,
  2671. .txrx_vdev_register = dp_vdev_register_wifi3,
  2672. .txrx_soc_detach = dp_soc_detach_wifi3,
  2673. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  2674. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  2675. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  2676. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  2677. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  2678. .delba_process = dp_delba_process_wifi3,
  2679. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  2680. .flush_cache_rx_queue = NULL,
  2681. /* TODO: get API's for dscp-tid need to be added*/
  2682. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  2683. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  2684. .txrx_stats = dp_txrx_stats,
  2685. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  2686. /* TODO: Add other functions */
  2687. };
  2688. static struct cdp_ctrl_ops dp_ops_ctrl = {
  2689. .txrx_peer_authorize = dp_peer_authorize,
  2690. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  2691. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  2692. #ifdef MESH_MODE_SUPPORT
  2693. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  2694. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  2695. #endif
  2696. /* TODO: Add other functions */
  2697. };
  2698. static struct cdp_me_ops dp_ops_me = {
  2699. /* TODO */
  2700. };
  2701. static struct cdp_mon_ops dp_ops_mon = {
  2702. .txrx_monitor_set_filter_ucast_data = NULL,
  2703. .txrx_monitor_set_filter_mcast_data = NULL,
  2704. .txrx_monitor_set_filter_non_data = NULL,
  2705. .txrx_monitor_get_filter_ucast_data = NULL,
  2706. .txrx_monitor_get_filter_mcast_data = NULL,
  2707. .txrx_monitor_get_filter_non_data = NULL,
  2708. .txrx_reset_monitor_mode = NULL,
  2709. };
  2710. static struct cdp_host_stats_ops dp_ops_host_stats = {
  2711. .txrx_host_stats_get = dp_print_host_stats,
  2712. .txrx_per_peer_stats = dp_get_peer_stats,
  2713. /* TODO */
  2714. };
  2715. static struct cdp_wds_ops dp_ops_wds = {
  2716. /* TODO */
  2717. };
  2718. static struct cdp_raw_ops dp_ops_raw = {
  2719. /* TODO */
  2720. };
  2721. #ifdef CONFIG_WIN
  2722. static struct cdp_pflow_ops dp_ops_pflow = {
  2723. /* TODO */
  2724. };
  2725. #endif /* CONFIG_WIN */
  2726. #ifndef CONFIG_WIN
  2727. static struct cdp_misc_ops dp_ops_misc = {
  2728. .get_opmode = dp_get_opmode,
  2729. };
  2730. static struct cdp_flowctl_ops dp_ops_flowctl = {
  2731. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  2732. };
  2733. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  2734. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  2735. };
  2736. static struct cdp_ipa_ops dp_ops_ipa = {
  2737. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  2738. };
  2739. static struct cdp_lro_ops dp_ops_lro = {
  2740. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  2741. };
  2742. /**
  2743. * dp_dummy_bus_suspend() - dummy bus suspend op
  2744. *
  2745. * FIXME - This is a placeholder for the actual logic!
  2746. *
  2747. * Return: QDF_STATUS_SUCCESS
  2748. */
  2749. inline QDF_STATUS dp_dummy_bus_suspend(void)
  2750. {
  2751. return QDF_STATUS_SUCCESS;
  2752. }
  2753. /**
  2754. * dp_dummy_bus_resume() - dummy bus resume
  2755. *
  2756. * FIXME - This is a placeholder for the actual logic!
  2757. *
  2758. * Return: QDF_STATUS_SUCCESS
  2759. */
  2760. inline QDF_STATUS dp_dummy_bus_resume(void)
  2761. {
  2762. return QDF_STATUS_SUCCESS;
  2763. }
  2764. static struct cdp_bus_ops dp_ops_bus = {
  2765. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  2766. .bus_suspend = dp_dummy_bus_suspend,
  2767. .bus_resume = dp_dummy_bus_resume
  2768. };
  2769. static struct cdp_ocb_ops dp_ops_ocb = {
  2770. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  2771. };
  2772. static struct cdp_throttle_ops dp_ops_throttle = {
  2773. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  2774. };
  2775. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  2776. };
  2777. static struct cdp_cfg_ops dp_ops_cfg = {
  2778. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  2779. };
  2780. static struct cdp_peer_ops dp_ops_peer = {
  2781. .register_peer = dp_register_peer,
  2782. .clear_peer = dp_clear_peer,
  2783. .find_peer_by_addr = dp_find_peer_by_addr,
  2784. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  2785. .local_peer_id = dp_local_peer_id,
  2786. .peer_find_by_local_id = dp_peer_find_by_local_id,
  2787. .peer_state_update = dp_peer_state_update,
  2788. .get_vdevid = dp_get_vdevid,
  2789. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  2790. .get_vdev_for_peer = dp_get_vdev_for_peer,
  2791. .get_peer_state = dp_get_peer_state,
  2792. .last_assoc_received = dp_get_last_assoc_received,
  2793. .last_disassoc_received = dp_get_last_disassoc_received,
  2794. .last_deauth_received = dp_get_last_deauth_received,
  2795. };
  2796. #endif
  2797. static struct cdp_ops dp_txrx_ops = {
  2798. .cmn_drv_ops = &dp_ops_cmn,
  2799. .ctrl_ops = &dp_ops_ctrl,
  2800. .me_ops = &dp_ops_me,
  2801. .mon_ops = &dp_ops_mon,
  2802. .host_stats_ops = &dp_ops_host_stats,
  2803. .wds_ops = &dp_ops_wds,
  2804. .raw_ops = &dp_ops_raw,
  2805. #ifdef CONFIG_WIN
  2806. .pflow_ops = &dp_ops_pflow,
  2807. #endif /* CONFIG_WIN */
  2808. #ifndef CONFIG_WIN
  2809. .misc_ops = &dp_ops_misc,
  2810. .cfg_ops = &dp_ops_cfg,
  2811. .flowctl_ops = &dp_ops_flowctl,
  2812. .l_flowctl_ops = &dp_ops_l_flowctl,
  2813. .ipa_ops = &dp_ops_ipa,
  2814. .lro_ops = &dp_ops_lro,
  2815. .bus_ops = &dp_ops_bus,
  2816. .ocb_ops = &dp_ops_ocb,
  2817. .peer_ops = &dp_ops_peer,
  2818. .throttle_ops = &dp_ops_throttle,
  2819. .mob_stats_ops = &dp_ops_mob_stats,
  2820. #endif
  2821. };
  2822. /*
  2823. * dp_soc_attach_wifi3() - Attach txrx SOC
  2824. * @osif_soc: Opaque SOC handle from OSIF/HDD
  2825. * @htc_handle: Opaque HTC handle
  2826. * @hif_handle: Opaque HIF handle
  2827. * @qdf_osdev: QDF device
  2828. *
  2829. * Return: DP SOC handle on success, NULL on failure
  2830. */
  2831. /*
  2832. * Local prototype added to temporarily address warning caused by
  2833. * -Wmissing-prototypes. A more correct solution, namely to expose
  2834. * a prototype in an appropriate header file, will come later.
  2835. */
  2836. void *dp_soc_attach_wifi3(void *osif_soc, void *hif_handle,
  2837. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  2838. struct ol_if_ops *ol_ops);
  2839. void *dp_soc_attach_wifi3(void *osif_soc, void *hif_handle,
  2840. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  2841. struct ol_if_ops *ol_ops)
  2842. {
  2843. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  2844. if (!soc) {
  2845. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2846. FL("DP SOC memory allocation failed"));
  2847. goto fail0;
  2848. }
  2849. soc->cdp_soc.ops = &dp_txrx_ops;
  2850. soc->cdp_soc.ol_ops = ol_ops;
  2851. soc->osif_soc = osif_soc;
  2852. soc->osdev = qdf_osdev;
  2853. soc->hif_handle = hif_handle;
  2854. soc->hal_soc = hif_get_hal_handle(hif_handle);
  2855. soc->htt_handle = htt_soc_attach(soc, osif_soc, htc_handle,
  2856. soc->hal_soc, qdf_osdev);
  2857. if (!soc->htt_handle) {
  2858. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2859. FL("HTT attach failed"));
  2860. goto fail1;
  2861. }
  2862. soc->wlan_cfg_ctx = wlan_cfg_soc_attach();
  2863. if (!soc->wlan_cfg_ctx) {
  2864. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2865. FL("wlan_cfg_soc_attach failed"));
  2866. goto fail2;
  2867. }
  2868. qdf_spinlock_create(&soc->peer_ref_mutex);
  2869. if (dp_soc_interrupt_attach(soc) != QDF_STATUS_SUCCESS) {
  2870. goto fail2;
  2871. }
  2872. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  2873. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  2874. return (void *)soc;
  2875. fail2:
  2876. htt_soc_detach(soc->htt_handle);
  2877. fail1:
  2878. qdf_mem_free(soc);
  2879. fail0:
  2880. return NULL;
  2881. }