dp_rx_mon_status.c 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781
  1. /*
  2. * Copyright (c) 2017-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "dp_types.h"
  19. #include "dp_rx.h"
  20. #include "dp_peer.h"
  21. #include "hal_rx.h"
  22. #include "hal_api.h"
  23. #include "qdf_trace.h"
  24. #include "qdf_nbuf.h"
  25. #include "hal_api_mon.h"
  26. #include "dp_rx_mon.h"
  27. #include "dp_internal.h"
  28. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  29. /**
  30. * dp_rx_populate_cdp_indication_ppdu() - Populate cdp rx indication structure
  31. * @soc: core txrx main context
  32. * @ppdu_info: ppdu info structure from ppdu ring
  33. * @ppdu_nbuf: qdf nbuf abstraction for linux skb
  34. *
  35. * Return: none
  36. */
  37. #ifdef FEATURE_PERPKT_INFO
  38. static inline void
  39. dp_rx_populate_cdp_indication_ppdu(struct dp_soc *soc,
  40. struct hal_rx_ppdu_info *ppdu_info,
  41. qdf_nbuf_t ppdu_nbuf)
  42. {
  43. struct dp_peer *peer;
  44. struct dp_ast_entry *ast_entry;
  45. struct cdp_rx_indication_ppdu *cdp_rx_ppdu;
  46. uint32_t ast_index;
  47. cdp_rx_ppdu = (struct cdp_rx_indication_ppdu *)ppdu_nbuf->data;
  48. ast_index = ppdu_info->rx_status.ast_index;
  49. if (ast_index > (WLAN_UMAC_PSOC_MAX_PEERS * 2)) {
  50. cdp_rx_ppdu->peer_id = HTT_INVALID_PEER;
  51. return;
  52. }
  53. ast_entry = soc->ast_table[ast_index];
  54. if (!ast_entry) {
  55. cdp_rx_ppdu->peer_id = HTT_INVALID_PEER;
  56. return;
  57. }
  58. peer = ast_entry->peer;
  59. if (!peer || peer->peer_ids[0] == HTT_INVALID_PEER) {
  60. cdp_rx_ppdu->peer_id = HTT_INVALID_PEER;
  61. return;
  62. }
  63. qdf_mem_copy(cdp_rx_ppdu->mac_addr,
  64. peer->mac_addr.raw, DP_MAC_ADDR_LEN);
  65. cdp_rx_ppdu->first_data_seq_ctrl =
  66. ppdu_info->rx_status.first_data_seq_ctrl;
  67. cdp_rx_ppdu->peer_id = peer->peer_ids[0];
  68. cdp_rx_ppdu->vdev_id = peer->vdev->vdev_id;
  69. cdp_rx_ppdu->ppdu_id = ppdu_info->com_info.ppdu_id;
  70. cdp_rx_ppdu->duration = ppdu_info->rx_status.duration;
  71. cdp_rx_ppdu->u.bw = ppdu_info->rx_status.bw;
  72. cdp_rx_ppdu->tcp_msdu_count = ppdu_info->rx_status.tcp_msdu_count;
  73. cdp_rx_ppdu->udp_msdu_count = ppdu_info->rx_status.udp_msdu_count;
  74. cdp_rx_ppdu->other_msdu_count = ppdu_info->rx_status.other_msdu_count;
  75. cdp_rx_ppdu->u.nss = ppdu_info->rx_status.nss;
  76. cdp_rx_ppdu->u.mcs = ppdu_info->rx_status.mcs;
  77. cdp_rx_ppdu->u.gi = ppdu_info->rx_status.sgi;
  78. cdp_rx_ppdu->u.preamble = ppdu_info->rx_status.preamble_type;
  79. cdp_rx_ppdu->u.ppdu_type = ppdu_info->rx_status.reception_type;
  80. cdp_rx_ppdu->rssi = ppdu_info->rx_status.rssi_comb;
  81. cdp_rx_ppdu->timestamp = ppdu_info->com_info.ppdu_timestamp;
  82. cdp_rx_ppdu->channel = ppdu_info->rx_status.chan_freq;
  83. cdp_rx_ppdu->num_msdu = (cdp_rx_ppdu->tcp_msdu_count +
  84. cdp_rx_ppdu->udp_msdu_count +
  85. cdp_rx_ppdu->other_msdu_count);
  86. if (ppdu_info->com_info.mpdu_cnt_fcs_ok > 1)
  87. cdp_rx_ppdu->is_ampdu = 1;
  88. else
  89. cdp_rx_ppdu->is_ampdu = 0;
  90. cdp_rx_ppdu->tid = ppdu_info->rx_status.tid;
  91. }
  92. #else
  93. static inline void
  94. dp_rx_populate_cdp_indication_ppdu(struct dp_soc *soc,
  95. struct hal_rx_ppdu_info *ppdu_info,
  96. qdf_nbuf_t ppdu_nbuf)
  97. {
  98. }
  99. #endif
  100. /**
  101. * dp_rx_stats_update() - Update per-peer statistics
  102. * @soc: Datapath SOC handle
  103. * @peer: Datapath peer handle
  104. * @ppdu: PPDU Descriptor
  105. *
  106. * Return: None
  107. */
  108. #ifdef FEATURE_PERPKT_INFO
  109. static void dp_rx_stats_update(struct dp_soc *soc, struct dp_peer *peer,
  110. struct cdp_rx_indication_ppdu *ppdu)
  111. {
  112. struct dp_pdev *pdev = NULL;
  113. uint8_t mcs, preamble, ac = 0;
  114. uint16_t num_msdu;
  115. mcs = ppdu->u.mcs;
  116. preamble = ppdu->u.preamble;
  117. num_msdu = ppdu->num_msdu;
  118. if (!peer)
  119. return;
  120. pdev = peer->vdev->pdev;
  121. if (soc->process_rx_status)
  122. return;
  123. DP_STATS_UPD(peer, rx.rssi, ppdu->rssi);
  124. if ((preamble == DOT11_A) || (preamble == DOT11_B))
  125. ppdu->u.nss = 1;
  126. if (ppdu->u.nss)
  127. DP_STATS_INC(peer, rx.nss[ppdu->u.nss - 1], num_msdu);
  128. DP_STATS_INC(peer, rx.sgi_count[ppdu->u.gi], num_msdu);
  129. DP_STATS_INC(peer, rx.bw[ppdu->u.bw], num_msdu);
  130. DP_STATS_INC(peer, rx.reception_type[ppdu->u.ppdu_type], num_msdu);
  131. DP_STATS_INCC(peer, rx.ampdu_cnt, num_msdu, ppdu->is_ampdu);
  132. DP_STATS_INCC(peer, rx.non_ampdu_cnt, num_msdu, !(ppdu->is_ampdu));
  133. DP_STATS_UPD(peer, rx.rx_rate, mcs);
  134. DP_STATS_INCC(peer,
  135. rx.pkt_type[preamble].mcs_count[MAX_MCS - 1], num_msdu,
  136. ((mcs >= MAX_MCS_11A) && (preamble == DOT11_A)));
  137. DP_STATS_INCC(peer,
  138. rx.pkt_type[preamble].mcs_count[mcs], num_msdu,
  139. ((mcs < MAX_MCS_11A) && (preamble == DOT11_A)));
  140. DP_STATS_INCC(peer,
  141. rx.pkt_type[preamble].mcs_count[MAX_MCS - 1], num_msdu,
  142. ((mcs >= MAX_MCS_11B) && (preamble == DOT11_B)));
  143. DP_STATS_INCC(peer,
  144. rx.pkt_type[preamble].mcs_count[mcs], num_msdu,
  145. ((mcs < MAX_MCS_11B) && (preamble == DOT11_B)));
  146. DP_STATS_INCC(peer,
  147. rx.pkt_type[preamble].mcs_count[MAX_MCS - 1], num_msdu,
  148. ((mcs >= MAX_MCS_11A) && (preamble == DOT11_N)));
  149. DP_STATS_INCC(peer,
  150. rx.pkt_type[preamble].mcs_count[mcs], num_msdu,
  151. ((mcs < MAX_MCS_11A) && (preamble == DOT11_N)));
  152. DP_STATS_INCC(peer,
  153. rx.pkt_type[preamble].mcs_count[MAX_MCS - 1], num_msdu,
  154. ((mcs >= MAX_MCS_11AC) && (preamble == DOT11_AC)));
  155. DP_STATS_INCC(peer,
  156. rx.pkt_type[preamble].mcs_count[mcs], num_msdu,
  157. ((mcs < MAX_MCS_11AC) && (preamble == DOT11_AC)));
  158. DP_STATS_INCC(peer,
  159. rx.pkt_type[preamble].mcs_count[MAX_MCS - 1], num_msdu,
  160. ((mcs >= (MAX_MCS - 1)) && (preamble == DOT11_AX)));
  161. DP_STATS_INCC(peer,
  162. rx.pkt_type[preamble].mcs_count[mcs], num_msdu,
  163. ((mcs < (MAX_MCS - 1)) && (preamble == DOT11_AX)));
  164. /*
  165. * If invalid TID, it could be a non-qos frame, hence do not update
  166. * any AC counters
  167. */
  168. ac = TID_TO_WME_AC(ppdu->tid);
  169. if (ppdu->tid != HAL_TID_INVALID)
  170. DP_STATS_INC(peer, rx.wme_ac_type[ac], num_msdu);
  171. if (soc->cdp_soc.ol_ops->update_dp_stats) {
  172. soc->cdp_soc.ol_ops->update_dp_stats(pdev->osif_pdev,
  173. &peer->stats, ppdu->peer_id,
  174. UPDATE_PEER_STATS);
  175. dp_aggregate_vdev_stats(peer->vdev);
  176. }
  177. }
  178. #endif
  179. /**
  180. * dp_rx_handle_mcopy_mode() - Allocate and deliver first MSDU payload
  181. * @soc: core txrx main context
  182. * @pdev: pdev strcuture
  183. * @ppdu_info: structure for rx ppdu ring
  184. *
  185. * Return: QDF_STATUS_SUCCESS - If nbuf to be freed by caller
  186. * QDF_STATUS_E_ALREADY - If nbuf not to be freed by caller
  187. */
  188. #ifdef FEATURE_PERPKT_INFO
  189. static inline QDF_STATUS
  190. dp_rx_handle_mcopy_mode(struct dp_soc *soc, struct dp_pdev *pdev,
  191. struct hal_rx_ppdu_info *ppdu_info, qdf_nbuf_t nbuf)
  192. {
  193. uint8_t size = 0;
  194. if (ppdu_info->first_msdu_payload == NULL)
  195. return QDF_STATUS_SUCCESS;
  196. if (pdev->am_copy_id.rx_ppdu_id == ppdu_info->com_info.ppdu_id)
  197. return QDF_STATUS_SUCCESS;
  198. pdev->am_copy_id.rx_ppdu_id = ppdu_info->com_info.ppdu_id;
  199. size = ppdu_info->first_msdu_payload - qdf_nbuf_data(nbuf);
  200. ppdu_info->first_msdu_payload = NULL;
  201. if (qdf_nbuf_pull_head(nbuf, size) == NULL)
  202. return QDF_STATUS_SUCCESS;
  203. dp_wdi_event_handler(WDI_EVENT_RX_DATA, soc,
  204. nbuf, HTT_INVALID_PEER, WDI_NO_VAL, pdev->pdev_id);
  205. return QDF_STATUS_E_ALREADY;
  206. }
  207. #else
  208. static inline QDF_STATUS
  209. dp_rx_handle_mcopy_mode(struct dp_soc *soc, struct dp_pdev *pdev,
  210. struct hal_rx_ppdu_info *ppdu_info, qdf_nbuf_t nbuf)
  211. {
  212. return QDF_STATUS_SUCCESS;
  213. }
  214. #endif
  215. /**
  216. * dp_rx_handle_ppdu_stats() - Allocate and deliver ppdu stats to cdp layer
  217. * @soc: core txrx main context
  218. * @pdev: pdev strcuture
  219. * @ppdu_info: structure for rx ppdu ring
  220. *
  221. * Return: none
  222. */
  223. #ifdef FEATURE_PERPKT_INFO
  224. static inline void
  225. dp_rx_handle_ppdu_stats(struct dp_soc *soc, struct dp_pdev *pdev,
  226. struct hal_rx_ppdu_info *ppdu_info)
  227. {
  228. qdf_nbuf_t ppdu_nbuf;
  229. struct dp_peer *peer;
  230. struct cdp_rx_indication_ppdu *cdp_rx_ppdu;
  231. /*
  232. * Do not allocate if fcs error,
  233. * ast idx invalid / fctl invalid
  234. */
  235. if (!ppdu_info->rx_status.frame_control_info_valid)
  236. return;
  237. if (ppdu_info->com_info.mpdu_cnt_fcs_ok == 0)
  238. return;
  239. if (ppdu_info->rx_status.ast_index == HAL_AST_IDX_INVALID)
  240. return;
  241. ppdu_nbuf = qdf_nbuf_alloc(soc->osdev,
  242. sizeof(struct hal_rx_ppdu_info), 0, 0, FALSE);
  243. if (ppdu_nbuf) {
  244. dp_rx_populate_cdp_indication_ppdu(soc, ppdu_info, ppdu_nbuf);
  245. qdf_nbuf_put_tail(ppdu_nbuf,
  246. sizeof(struct cdp_rx_indication_ppdu));
  247. cdp_rx_ppdu = (struct cdp_rx_indication_ppdu *)ppdu_nbuf->data;
  248. peer = dp_peer_find_by_id(soc, cdp_rx_ppdu->peer_id);
  249. if (peer && cdp_rx_ppdu->peer_id != HTT_INVALID_PEER) {
  250. dp_rx_stats_update(soc, peer, cdp_rx_ppdu);
  251. dp_wdi_event_handler(WDI_EVENT_RX_PPDU_DESC, soc,
  252. ppdu_nbuf, cdp_rx_ppdu->peer_id,
  253. WDI_NO_VAL, pdev->pdev_id);
  254. } else
  255. qdf_nbuf_free(ppdu_nbuf);
  256. }
  257. }
  258. #else
  259. static inline void
  260. dp_rx_handle_ppdu_stats(struct dp_soc *soc, struct dp_pdev *pdev,
  261. struct hal_rx_ppdu_info *ppdu_info)
  262. {
  263. }
  264. #endif
  265. /**
  266. * dp_rx_mon_status_process_tlv() - Process status TLV in status
  267. * buffer on Rx status Queue posted by status SRNG processing.
  268. * @soc: core txrx main context
  269. * @mac_id: mac_id which is one of 3 mac_ids _ring
  270. *
  271. * Return: none
  272. */
  273. static inline void
  274. dp_rx_mon_status_process_tlv(struct dp_soc *soc, uint32_t mac_id,
  275. uint32_t quota)
  276. {
  277. struct dp_pdev *pdev = soc->pdev_list[mac_id];
  278. struct hal_rx_ppdu_info *ppdu_info;
  279. qdf_nbuf_t status_nbuf;
  280. uint8_t *rx_tlv;
  281. uint8_t *rx_tlv_start;
  282. uint32_t tlv_status = HAL_TLV_STATUS_BUF_DONE;
  283. QDF_STATUS am_copy_status = QDF_STATUS_SUCCESS;
  284. ppdu_info = &pdev->ppdu_info;
  285. if (pdev->mon_ppdu_status != DP_PPDU_STATUS_START)
  286. return;
  287. while (!qdf_nbuf_is_queue_empty(&pdev->rx_status_q)) {
  288. status_nbuf = qdf_nbuf_queue_remove(&pdev->rx_status_q);
  289. rx_tlv = qdf_nbuf_data(status_nbuf);
  290. rx_tlv_start = rx_tlv;
  291. #ifndef REMOVE_PKT_LOG
  292. #if defined(WDI_EVENT_ENABLE)
  293. dp_wdi_event_handler(WDI_EVENT_RX_DESC, soc,
  294. status_nbuf, HTT_INVALID_PEER, WDI_NO_VAL, mac_id);
  295. #endif
  296. #endif
  297. if ((pdev->monitor_vdev != NULL) || (pdev->enhanced_stats_en)) {
  298. do {
  299. tlv_status = hal_rx_status_get_tlv_info(rx_tlv,
  300. ppdu_info);
  301. rx_tlv = hal_rx_status_get_next_tlv(rx_tlv);
  302. if ((rx_tlv - rx_tlv_start) >= RX_BUFFER_SIZE)
  303. break;
  304. } while (tlv_status == HAL_TLV_STATUS_PPDU_NOT_DONE);
  305. }
  306. if (pdev->mcopy_mode) {
  307. am_copy_status = dp_rx_handle_mcopy_mode(soc,
  308. pdev, ppdu_info, status_nbuf);
  309. if (am_copy_status == QDF_STATUS_SUCCESS)
  310. qdf_nbuf_free(status_nbuf);
  311. } else {
  312. qdf_nbuf_free(status_nbuf);
  313. }
  314. if (tlv_status == HAL_TLV_STATUS_PPDU_DONE) {
  315. if (pdev->enhanced_stats_en ||
  316. pdev->mcopy_mode)
  317. dp_rx_handle_ppdu_stats(soc, pdev, ppdu_info);
  318. pdev->mon_ppdu_status = DP_PPDU_STATUS_DONE;
  319. dp_rx_mon_dest_process(soc, mac_id, quota);
  320. pdev->mon_ppdu_status = DP_PPDU_STATUS_START;
  321. pdev->ppdu_info.com_info.last_ppdu_id =
  322. pdev->ppdu_info.com_info.ppdu_id;
  323. }
  324. }
  325. return;
  326. }
  327. /*
  328. * dp_rx_mon_status_srng_process() - Process monitor status ring
  329. * post the status ring buffer to Rx status Queue for later
  330. * processing when status ring is filled with status TLV.
  331. * Allocate a new buffer to status ring if the filled buffer
  332. * is posted.
  333. *
  334. * @soc: core txrx main context
  335. * @mac_id: mac_id which is one of 3 mac_ids
  336. * @quota: No. of ring entry that can be serviced in one shot.
  337. * Return: uint32_t: No. of ring entry that is processed.
  338. */
  339. static inline uint32_t
  340. dp_rx_mon_status_srng_process(struct dp_soc *soc, uint32_t mac_id,
  341. uint32_t quota)
  342. {
  343. struct dp_pdev *pdev = soc->pdev_list[mac_id];
  344. void *hal_soc;
  345. void *mon_status_srng;
  346. void *rxdma_mon_status_ring_entry;
  347. QDF_STATUS status;
  348. uint32_t work_done = 0;
  349. mon_status_srng = pdev->rxdma_mon_status_ring.hal_srng;
  350. qdf_assert(mon_status_srng);
  351. if (!mon_status_srng || !hal_srng_initialized(mon_status_srng)) {
  352. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  353. "%s %d : HAL Monitor Destination Ring Init Failed -- %pK\n",
  354. __func__, __LINE__, mon_status_srng);
  355. return work_done;
  356. }
  357. hal_soc = soc->hal_soc;
  358. qdf_assert(hal_soc);
  359. if (qdf_unlikely(hal_srng_access_start(hal_soc, mon_status_srng)))
  360. goto done;
  361. /* mon_status_ring_desc => WBM_BUFFER_RING STRUCT =>
  362. * BUFFER_ADDR_INFO STRUCT
  363. */
  364. while (qdf_likely((rxdma_mon_status_ring_entry =
  365. hal_srng_src_peek(hal_soc, mon_status_srng))
  366. && quota--)) {
  367. uint32_t rx_buf_cookie;
  368. qdf_nbuf_t status_nbuf;
  369. struct dp_rx_desc *rx_desc;
  370. uint8_t *status_buf;
  371. qdf_dma_addr_t paddr;
  372. uint64_t buf_addr;
  373. buf_addr =
  374. (HAL_RX_BUFFER_ADDR_31_0_GET(
  375. rxdma_mon_status_ring_entry) |
  376. ((uint64_t)(HAL_RX_BUFFER_ADDR_39_32_GET(
  377. rxdma_mon_status_ring_entry)) << 32));
  378. if (qdf_likely(buf_addr)) {
  379. rx_buf_cookie =
  380. HAL_RX_BUF_COOKIE_GET(
  381. rxdma_mon_status_ring_entry);
  382. rx_desc = dp_rx_cookie_2_va_mon_status(soc,
  383. rx_buf_cookie);
  384. qdf_assert(rx_desc);
  385. status_nbuf = rx_desc->nbuf;
  386. qdf_nbuf_sync_for_cpu(soc->osdev, status_nbuf,
  387. QDF_DMA_FROM_DEVICE);
  388. status_buf = qdf_nbuf_data(status_nbuf);
  389. status = hal_get_rx_status_done(status_buf);
  390. if (status != QDF_STATUS_SUCCESS) {
  391. QDF_TRACE(QDF_MODULE_ID_DP,
  392. QDF_TRACE_LEVEL_WARN,
  393. "[%s][%d] status not done",
  394. __func__, __LINE__);
  395. break;
  396. }
  397. qdf_nbuf_set_pktlen(status_nbuf, RX_BUFFER_SIZE);
  398. qdf_nbuf_unmap_single(soc->osdev, status_nbuf,
  399. QDF_DMA_FROM_DEVICE);
  400. /* Put the status_nbuf to queue */
  401. qdf_nbuf_queue_add(&pdev->rx_status_q, status_nbuf);
  402. } else {
  403. union dp_rx_desc_list_elem_t *desc_list = NULL;
  404. union dp_rx_desc_list_elem_t *tail = NULL;
  405. struct rx_desc_pool *rx_desc_pool;
  406. uint32_t num_alloc_desc;
  407. rx_desc_pool = &soc->rx_desc_status[mac_id];
  408. num_alloc_desc = dp_rx_get_free_desc_list(soc, mac_id,
  409. rx_desc_pool,
  410. 1,
  411. &desc_list,
  412. &tail);
  413. rx_desc = &desc_list->rx_desc;
  414. }
  415. /* Allocate a new skb */
  416. status_nbuf = qdf_nbuf_alloc(soc->osdev, RX_BUFFER_SIZE,
  417. RX_BUFFER_RESERVATION, RX_BUFFER_ALIGNMENT, FALSE);
  418. status_buf = qdf_nbuf_data(status_nbuf);
  419. hal_clear_rx_status_done(status_buf);
  420. qdf_nbuf_map_single(soc->osdev, status_nbuf,
  421. QDF_DMA_BIDIRECTIONAL);
  422. paddr = qdf_nbuf_get_frag_paddr(status_nbuf, 0);
  423. rx_desc->nbuf = status_nbuf;
  424. rx_desc->in_use = 1;
  425. hal_rxdma_buff_addr_info_set(rxdma_mon_status_ring_entry,
  426. paddr, rx_desc->cookie, HAL_RX_BUF_RBM_SW3_BM);
  427. rxdma_mon_status_ring_entry =
  428. hal_srng_src_get_next(hal_soc, mon_status_srng);
  429. work_done++;
  430. }
  431. done:
  432. hal_srng_access_end(hal_soc, mon_status_srng);
  433. return work_done;
  434. }
  435. /*
  436. * dp_rx_mon_status_process() - Process monitor status ring and
  437. * TLV in status ring.
  438. *
  439. * @soc: core txrx main context
  440. * @mac_id: mac_id which is one of 3 mac_ids
  441. * @quota: No. of ring entry that can be serviced in one shot.
  442. * Return: uint32_t: No. of ring entry that is processed.
  443. */
  444. static inline uint32_t
  445. dp_rx_mon_status_process(struct dp_soc *soc, uint32_t mac_id, uint32_t quota) {
  446. uint32_t work_done;
  447. work_done = dp_rx_mon_status_srng_process(soc, mac_id, quota);
  448. quota -= work_done;
  449. dp_rx_mon_status_process_tlv(soc, mac_id, quota);
  450. return work_done;
  451. }
  452. /**
  453. * dp_mon_process() - Main monitor mode processing roution.
  454. * This call monitor status ring process then monitor
  455. * destination ring process.
  456. * Called from the bottom half (tasklet/NET_RX_SOFTIRQ)
  457. * @soc: core txrx main context
  458. * @mac_id: mac_id which is one of 3 mac_ids
  459. * @quota: No. of status ring entry that can be serviced in one shot.
  460. * Return: uint32_t: No. of ring entry that is processed.
  461. */
  462. uint32_t
  463. dp_mon_process(struct dp_soc *soc, uint32_t mac_id, uint32_t quota) {
  464. return dp_rx_mon_status_process(soc, mac_id, quota);
  465. }
  466. /**
  467. * dp_rx_pdev_mon_detach() - detach dp rx for status ring
  468. * @pdev: core txrx pdev context
  469. *
  470. * This function will detach DP RX status ring from
  471. * main device context. will free DP Rx resources for
  472. * status ring
  473. *
  474. * Return: QDF_STATUS_SUCCESS: success
  475. * QDF_STATUS_E_RESOURCES: Error return
  476. */
  477. QDF_STATUS
  478. dp_rx_pdev_mon_status_detach(struct dp_pdev *pdev)
  479. {
  480. uint8_t pdev_id = pdev->pdev_id;
  481. struct dp_soc *soc = pdev->soc;
  482. struct rx_desc_pool *rx_desc_pool;
  483. rx_desc_pool = &soc->rx_desc_status[pdev_id];
  484. if (rx_desc_pool->pool_size != 0) {
  485. dp_rx_desc_pool_free(soc, pdev_id, rx_desc_pool);
  486. }
  487. return QDF_STATUS_SUCCESS;
  488. }
  489. /*
  490. * dp_rx_buffers_replenish() - replenish monitor status ring with
  491. * rx nbufs called during dp rx
  492. * monitor status ring initialization
  493. *
  494. * @soc: core txrx main context
  495. * @mac_id: mac_id which is one of 3 mac_ids
  496. * @dp_rxdma_srng: dp monitor status circular ring
  497. * @rx_desc_pool; Pointer to Rx descriptor pool
  498. * @num_req_buffers: number of buffer to be replenished
  499. * @desc_list: list of descs if called from dp rx monitor status
  500. * process or NULL during dp rx initialization or
  501. * out of buffer interrupt
  502. * @tail: tail of descs list
  503. * @owner: who owns the nbuf (host, NSS etc...)
  504. * Return: return success or failure
  505. */
  506. static inline
  507. QDF_STATUS dp_rx_mon_status_buffers_replenish(struct dp_soc *dp_soc,
  508. uint32_t mac_id,
  509. struct dp_srng *dp_rxdma_srng,
  510. struct rx_desc_pool *rx_desc_pool,
  511. uint32_t num_req_buffers,
  512. union dp_rx_desc_list_elem_t **desc_list,
  513. union dp_rx_desc_list_elem_t **tail,
  514. uint8_t owner)
  515. {
  516. uint32_t num_alloc_desc;
  517. uint16_t num_desc_to_free = 0;
  518. uint32_t num_entries_avail;
  519. uint32_t count;
  520. int sync_hw_ptr = 1;
  521. qdf_dma_addr_t paddr;
  522. qdf_nbuf_t rx_netbuf;
  523. void *rxdma_ring_entry;
  524. union dp_rx_desc_list_elem_t *next;
  525. void *rxdma_srng;
  526. uint8_t *status_buf;
  527. rxdma_srng = dp_rxdma_srng->hal_srng;
  528. qdf_assert(rxdma_srng);
  529. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  530. "[%s][%d] requested %d buffers for replenish\n",
  531. __func__, __LINE__, num_req_buffers);
  532. /*
  533. * if desc_list is NULL, allocate the descs from freelist
  534. */
  535. if (!(*desc_list)) {
  536. num_alloc_desc = dp_rx_get_free_desc_list(dp_soc, mac_id,
  537. rx_desc_pool,
  538. num_req_buffers,
  539. desc_list,
  540. tail);
  541. if (!num_alloc_desc) {
  542. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  543. "[%s][%d] no free rx_descs in freelist\n",
  544. __func__, __LINE__);
  545. return QDF_STATUS_E_NOMEM;
  546. }
  547. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  548. "[%s][%d] %d rx desc allocated\n", __func__, __LINE__,
  549. num_alloc_desc);
  550. num_req_buffers = num_alloc_desc;
  551. }
  552. hal_srng_access_start(dp_soc->hal_soc, rxdma_srng);
  553. num_entries_avail = hal_srng_src_num_avail(dp_soc->hal_soc,
  554. rxdma_srng, sync_hw_ptr);
  555. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  556. "[%s][%d] no of availble entries in rxdma ring: %d\n",
  557. __func__, __LINE__, num_entries_avail);
  558. if (num_entries_avail < num_req_buffers) {
  559. num_desc_to_free = num_req_buffers - num_entries_avail;
  560. num_req_buffers = num_entries_avail;
  561. }
  562. for (count = 0; count < num_req_buffers; count++) {
  563. rxdma_ring_entry = hal_srng_src_get_next(dp_soc->hal_soc,
  564. rxdma_srng);
  565. rx_netbuf = qdf_nbuf_alloc(dp_soc->osdev,
  566. RX_BUFFER_SIZE,
  567. RX_BUFFER_RESERVATION,
  568. RX_BUFFER_ALIGNMENT,
  569. FALSE);
  570. status_buf = qdf_nbuf_data(rx_netbuf);
  571. hal_clear_rx_status_done(status_buf);
  572. memset(status_buf, 0, RX_BUFFER_SIZE);
  573. qdf_nbuf_map_single(dp_soc->osdev, rx_netbuf,
  574. QDF_DMA_BIDIRECTIONAL);
  575. paddr = qdf_nbuf_get_frag_paddr(rx_netbuf, 0);
  576. next = (*desc_list)->next;
  577. (*desc_list)->rx_desc.nbuf = rx_netbuf;
  578. (*desc_list)->rx_desc.in_use = 1;
  579. hal_rxdma_buff_addr_info_set(rxdma_ring_entry, paddr,
  580. (*desc_list)->rx_desc.cookie, owner);
  581. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  582. "[%s][%d] rx_desc=%pK, cookie=%d, nbuf=%pK, \
  583. status_buf=%pK paddr=%pK\n",
  584. __func__, __LINE__, &(*desc_list)->rx_desc,
  585. (*desc_list)->rx_desc.cookie, rx_netbuf,
  586. status_buf, (void *)paddr);
  587. *desc_list = next;
  588. }
  589. hal_srng_access_end(dp_soc->hal_soc, rxdma_srng);
  590. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  591. "successfully replenished %d buffers\n", num_req_buffers);
  592. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  593. "%d rx desc added back to free list\n", num_desc_to_free);
  594. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  595. "[%s][%d] desc_list=%pK, tail=%pK rx_desc=%pK, cookie=%d\n",
  596. __func__, __LINE__, desc_list, tail, &(*desc_list)->rx_desc,
  597. (*desc_list)->rx_desc.cookie);
  598. /*
  599. * add any available free desc back to the free list
  600. */
  601. if (*desc_list) {
  602. dp_rx_add_desc_list_to_free_list(dp_soc, desc_list, tail,
  603. mac_id, rx_desc_pool);
  604. }
  605. return QDF_STATUS_SUCCESS;
  606. }
  607. /**
  608. * dp_rx_pdev_mon_status_attach() - attach DP RX monitor status ring
  609. * @pdev: core txrx pdev context
  610. *
  611. * This function will attach a DP RX monitor status ring into pDEV
  612. * and replenish monitor status ring with buffer.
  613. *
  614. * Return: QDF_STATUS_SUCCESS: success
  615. * QDF_STATUS_E_RESOURCES: Error return
  616. */
  617. QDF_STATUS
  618. dp_rx_pdev_mon_status_attach(struct dp_pdev *pdev) {
  619. uint8_t pdev_id = pdev->pdev_id;
  620. struct dp_soc *soc = pdev->soc;
  621. union dp_rx_desc_list_elem_t *desc_list = NULL;
  622. union dp_rx_desc_list_elem_t *tail = NULL;
  623. struct dp_srng *rxdma_srng;
  624. uint32_t rxdma_entries;
  625. struct rx_desc_pool *rx_desc_pool;
  626. QDF_STATUS status;
  627. rxdma_srng = &pdev->rxdma_mon_status_ring;
  628. rxdma_entries = rxdma_srng->alloc_size/hal_srng_get_entrysize(
  629. soc->hal_soc, RXDMA_MONITOR_STATUS);
  630. rx_desc_pool = &soc->rx_desc_status[pdev_id];
  631. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  632. "%s: Mon RX Status Pool[%d] allocation size=%d\n",
  633. __func__, pdev_id, rxdma_entries);
  634. status = dp_rx_desc_pool_alloc(soc, pdev_id, rxdma_entries+1,
  635. rx_desc_pool);
  636. if (!QDF_IS_STATUS_SUCCESS(status)) {
  637. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  638. "%s: dp_rx_desc_pool_alloc() failed \n", __func__);
  639. return status;
  640. }
  641. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  642. "%s: Mon RX Status Buffers Replenish pdev_id=%d\n",
  643. __func__, pdev_id);
  644. status = dp_rx_mon_status_buffers_replenish(soc, pdev_id, rxdma_srng,
  645. rx_desc_pool, rxdma_entries, &desc_list, &tail,
  646. HAL_RX_BUF_RBM_SW3_BM);
  647. if (!QDF_IS_STATUS_SUCCESS(status)) {
  648. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  649. "%s: dp_rx_buffers_replenish() failed \n", __func__);
  650. return status;
  651. }
  652. qdf_nbuf_queue_init(&pdev->rx_status_q);
  653. pdev->mon_ppdu_status = DP_PPDU_STATUS_START;
  654. pdev->ppdu_info.com_info.last_ppdu_id = 0;
  655. qdf_mem_zero(&(pdev->ppdu_info.rx_status),
  656. sizeof(pdev->ppdu_info.rx_status));
  657. return QDF_STATUS_SUCCESS;
  658. }