dp_main.c 85 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039
  1. /*
  2. * Copyright (c) 2016-2017 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <hal_api.h>
  22. #include <hif.h>
  23. #include <htt.h>
  24. #include <wdi_event.h>
  25. #include <queue.h>
  26. #include "dp_htt.h"
  27. #include "dp_types.h"
  28. #include "dp_internal.h"
  29. #include "dp_tx.h"
  30. #include "dp_rx.h"
  31. #include <cdp_txrx_handle.h>
  32. #include <wlan_cfg.h>
  33. #include "cdp_txrx_cmn_struct.h"
  34. #include <qdf_util.h>
  35. #include "dp_peer.h"
  36. #define DP_INTR_POLL_TIMER_MS 100
  37. #define DP_MCS_LENGTH (6*MAX_MCS)
  38. #define DP_NSS_LENGTH (6*SS_COUNT)
  39. #define DP_RXDMA_ERR_LENGTH (6*MAX_RXDMA_ERRORS)
  40. #define DP_REO_ERR_LENGTH (6*REO_ERROR_TYPE_MAX)
  41. /**
  42. * default_dscp_tid_map - Default DSCP-TID mapping
  43. *
  44. * DSCP TID AC
  45. * 000000 0 WME_AC_BE
  46. * 001000 1 WME_AC_BK
  47. * 010000 1 WME_AC_BK
  48. * 011000 0 WME_AC_BE
  49. * 100000 5 WME_AC_VI
  50. * 101000 5 WME_AC_VI
  51. * 110000 6 WME_AC_VO
  52. * 111000 6 WME_AC_VO
  53. */
  54. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  55. 0, 0, 0, 0, 0, 0, 0, 0,
  56. 1, 1, 1, 1, 1, 1, 1, 1,
  57. 1, 1, 1, 1, 1, 1, 1, 1,
  58. 0, 0, 0, 0, 0, 0, 0, 0,
  59. 5, 5, 5, 5, 5, 5, 5, 5,
  60. 5, 5, 5, 5, 5, 5, 5, 5,
  61. 6, 6, 6, 6, 6, 6, 6, 6,
  62. 6, 6, 6, 6, 6, 6, 6, 6,
  63. };
  64. /**
  65. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  66. */
  67. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  68. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  69. {
  70. void *hal_soc = soc->hal_soc;
  71. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  72. /* TODO: See if we should get align size from hal */
  73. uint32_t ring_base_align = 8;
  74. struct hal_srng_params ring_params;
  75. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  76. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  77. srng->hal_srng = NULL;
  78. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  79. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  80. soc->osdev, soc->osdev->dev, srng->alloc_size,
  81. &(srng->base_paddr_unaligned));
  82. if (!srng->base_vaddr_unaligned) {
  83. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  84. FL("alloc failed - ring_type: %d, ring_num %d"),
  85. ring_type, ring_num);
  86. return QDF_STATUS_E_NOMEM;
  87. }
  88. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  89. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  90. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  91. ((unsigned long)(ring_params.ring_base_vaddr) -
  92. (unsigned long)srng->base_vaddr_unaligned);
  93. ring_params.num_entries = num_entries;
  94. /* TODO: Check MSI support and get MSI settings from HIF layer */
  95. ring_params.msi_data = 0;
  96. ring_params.msi_addr = 0;
  97. /* TODO: Setup interrupt timer and batch counter thresholds for
  98. * interrupt mitigation based on ring type
  99. */
  100. ring_params.intr_timer_thres_us = 8;
  101. ring_params.intr_batch_cntr_thres_entries = 1;
  102. /* TODO: Currently hal layer takes care of endianness related settings.
  103. * See if these settings need to passed from DP layer
  104. */
  105. ring_params.flags = 0;
  106. /* Enable low threshold interrupts for rx buffer rings (regular and
  107. * monitor buffer rings.
  108. * TODO: See if this is required for any other ring
  109. */
  110. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF)) {
  111. /* TODO: Setting low threshold to 1/8th of ring size
  112. * see if this needs to be configurable
  113. */
  114. ring_params.low_threshold = num_entries >> 3;
  115. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  116. }
  117. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  118. mac_id, &ring_params);
  119. return 0;
  120. }
  121. /**
  122. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  123. * Any buffers allocated and attached to ring entries are expected to be freed
  124. * before calling this function.
  125. */
  126. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  127. int ring_type, int ring_num)
  128. {
  129. if (!srng->hal_srng) {
  130. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  131. FL("Ring type: %d, num:%d not setup"),
  132. ring_type, ring_num);
  133. return;
  134. }
  135. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  136. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  137. srng->alloc_size,
  138. srng->base_vaddr_unaligned,
  139. srng->base_paddr_unaligned, 0);
  140. }
  141. /* TODO: Need this interface from HIF */
  142. void *hif_get_hal_handle(void *hif_handle);
  143. /*
  144. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  145. * @dp_ctx: DP SOC handle
  146. * @budget: Number of frames/descriptors that can be processed in one shot
  147. *
  148. * Return: remaining budget/quota for the soc device
  149. */
  150. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  151. {
  152. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  153. struct dp_soc *soc = int_ctx->soc;
  154. int ring = 0;
  155. uint32_t work_done = 0;
  156. uint32_t budget = dp_budget;
  157. uint8_t tx_mask = int_ctx->tx_ring_mask;
  158. uint8_t rx_mask = int_ctx->rx_ring_mask;
  159. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  160. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  161. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  162. /* Process Tx completion interrupts first to return back buffers */
  163. if (tx_mask) {
  164. for (ring = 0; ring < soc->num_tcl_data_rings; ring++) {
  165. if (tx_mask & (1 << ring)) {
  166. work_done =
  167. dp_tx_comp_handler(soc, ring, budget);
  168. budget -= work_done;
  169. if (work_done)
  170. QDF_TRACE(QDF_MODULE_ID_DP,
  171. QDF_TRACE_LEVEL_INFO,
  172. "tx mask 0x%x ring %d,"
  173. "budget %d",
  174. tx_mask, ring, budget);
  175. if (budget <= 0)
  176. goto budget_done;
  177. }
  178. }
  179. }
  180. /* Process REO Exception ring interrupt */
  181. if (rx_err_mask) {
  182. work_done = dp_rx_err_process(soc,
  183. soc->reo_exception_ring.hal_srng, budget);
  184. budget -= work_done;
  185. if (work_done)
  186. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  187. "REO Exception Ring: work_done %d budget %d",
  188. work_done, budget);
  189. if (budget <= 0) {
  190. goto budget_done;
  191. }
  192. }
  193. /* Process Rx WBM release ring interrupt */
  194. if (rx_wbm_rel_mask) {
  195. work_done = dp_rx_wbm_err_process(soc,
  196. soc->rx_rel_ring.hal_srng, budget);
  197. budget -= work_done;
  198. if (work_done)
  199. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  200. "WBM Release Ring: work_done %d budget %d",
  201. work_done, budget);
  202. if (budget <= 0) {
  203. goto budget_done;
  204. }
  205. }
  206. /* Process Rx interrupts */
  207. if (rx_mask) {
  208. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  209. if (rx_mask & (1 << ring)) {
  210. work_done =
  211. dp_rx_process(soc,
  212. soc->reo_dest_ring[ring].hal_srng,
  213. budget);
  214. budget -= work_done;
  215. if (work_done)
  216. QDF_TRACE(QDF_MODULE_ID_DP,
  217. QDF_TRACE_LEVEL_INFO,
  218. "rx mask 0x%x ring %d,"
  219. "budget %d",
  220. tx_mask, ring, budget);
  221. if (budget <= 0)
  222. goto budget_done;
  223. }
  224. }
  225. }
  226. if (reo_status_mask)
  227. dp_reo_status_ring_handler(soc);
  228. budget_done:
  229. return dp_budget - budget;
  230. }
  231. /* dp_interrupt_timer()- timer poll for interrupts
  232. *
  233. * @arg: SoC Handle
  234. *
  235. * Return:
  236. *
  237. */
  238. #ifdef DP_INTR_POLL_BASED
  239. static void dp_interrupt_timer(void *arg)
  240. {
  241. struct dp_soc *soc = (struct dp_soc *) arg;
  242. int i;
  243. if (qdf_atomic_read(&soc->cmn_init_done)) {
  244. for (i = 0;
  245. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  246. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  247. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  248. }
  249. }
  250. /*
  251. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  252. * @txrx_soc: DP SOC handle
  253. *
  254. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  255. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  256. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  257. *
  258. * Return: 0 for success. nonzero for failure.
  259. */
  260. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  261. {
  262. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  263. int i;
  264. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  265. soc->intr_ctx[i].tx_ring_mask = 0xF;
  266. soc->intr_ctx[i].rx_ring_mask = 0xF;
  267. soc->intr_ctx[i].rx_mon_ring_mask = 0xF;
  268. soc->intr_ctx[i].rx_err_ring_mask = 0x1;
  269. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0x1;
  270. soc->intr_ctx[i].reo_status_ring_mask = 0x1;
  271. soc->intr_ctx[i].soc = soc;
  272. }
  273. qdf_timer_init(soc->osdev, &soc->int_timer,
  274. dp_interrupt_timer, (void *)soc,
  275. QDF_TIMER_TYPE_WAKE_APPS);
  276. return QDF_STATUS_SUCCESS;
  277. }
  278. /*
  279. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  280. * @txrx_soc: DP SOC handle
  281. *
  282. * Return: void
  283. */
  284. static void dp_soc_interrupt_detach(void *txrx_soc)
  285. {
  286. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  287. qdf_timer_stop(&soc->int_timer);
  288. qdf_timer_free(&soc->int_timer);
  289. }
  290. #else
  291. /*
  292. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  293. * @txrx_soc: DP SOC handle
  294. *
  295. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  296. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  297. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  298. *
  299. * Return: 0 for success. nonzero for failure.
  300. */
  301. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  302. {
  303. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  304. int i = 0;
  305. int num_irq = 0;
  306. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  307. int j = 0;
  308. int ret = 0;
  309. /* Map of IRQ ids registered with one interrupt context */
  310. int irq_id_map[HIF_MAX_GRP_IRQ];
  311. int tx_mask =
  312. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  313. int rx_mask =
  314. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  315. int rx_mon_mask =
  316. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  317. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  318. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  319. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  320. soc->intr_ctx[i].soc = soc;
  321. num_irq = 0;
  322. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  323. if (tx_mask & (1 << j)) {
  324. irq_id_map[num_irq++] =
  325. (wbm2host_tx_completions_ring1 - j);
  326. }
  327. if (rx_mask & (1 << j)) {
  328. irq_id_map[num_irq++] =
  329. (reo2host_destination_ring1 - j);
  330. }
  331. if (rx_mon_mask & (1 << j)) {
  332. irq_id_map[num_irq++] =
  333. (rxdma2host_monitor_destination_mac1
  334. - j);
  335. }
  336. }
  337. ret = hif_register_ext_group_int_handler(soc->hif_handle,
  338. num_irq, irq_id_map,
  339. dp_service_srngs,
  340. &soc->intr_ctx[i]);
  341. if (ret) {
  342. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  343. FL("failed, ret = %d"), ret);
  344. return QDF_STATUS_E_FAILURE;
  345. }
  346. }
  347. return QDF_STATUS_SUCCESS;
  348. }
  349. /*
  350. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  351. * @txrx_soc: DP SOC handle
  352. *
  353. * Return: void
  354. */
  355. static void dp_soc_interrupt_detach(void *txrx_soc)
  356. {
  357. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  358. int i;
  359. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  360. soc->intr_ctx[i].tx_ring_mask = 0;
  361. soc->intr_ctx[i].rx_ring_mask = 0;
  362. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  363. }
  364. }
  365. #endif
  366. #define AVG_MAX_MPDUS_PER_TID 128
  367. #define AVG_TIDS_PER_CLIENT 2
  368. #define AVG_FLOWS_PER_TID 2
  369. #define AVG_MSDUS_PER_FLOW 128
  370. #define AVG_MSDUS_PER_MPDU 4
  371. /*
  372. * Allocate and setup link descriptor pool that will be used by HW for
  373. * various link and queue descriptors and managed by WBM
  374. */
  375. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  376. {
  377. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  378. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  379. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  380. uint32_t num_mpdus_per_link_desc =
  381. hal_num_mpdus_per_link_desc(soc->hal_soc);
  382. uint32_t num_msdus_per_link_desc =
  383. hal_num_msdus_per_link_desc(soc->hal_soc);
  384. uint32_t num_mpdu_links_per_queue_desc =
  385. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  386. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  387. uint32_t total_link_descs, total_mem_size;
  388. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  389. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  390. uint32_t num_link_desc_banks;
  391. uint32_t last_bank_size = 0;
  392. uint32_t entry_size, num_entries;
  393. int i;
  394. /* Only Tx queue descriptors are allocated from common link descriptor
  395. * pool Rx queue descriptors are not included in this because (REO queue
  396. * extension descriptors) they are expected to be allocated contiguously
  397. * with REO queue descriptors
  398. */
  399. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  400. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  401. num_mpdu_queue_descs = num_mpdu_link_descs /
  402. num_mpdu_links_per_queue_desc;
  403. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  404. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  405. num_msdus_per_link_desc;
  406. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  407. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  408. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  409. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  410. /* Round up to power of 2 */
  411. total_link_descs = 1;
  412. while (total_link_descs < num_entries)
  413. total_link_descs <<= 1;
  414. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  415. FL("total_link_descs: %u, link_desc_size: %d"),
  416. total_link_descs, link_desc_size);
  417. total_mem_size = total_link_descs * link_desc_size;
  418. total_mem_size += link_desc_align;
  419. if (total_mem_size <= max_alloc_size) {
  420. num_link_desc_banks = 0;
  421. last_bank_size = total_mem_size;
  422. } else {
  423. num_link_desc_banks = (total_mem_size) /
  424. (max_alloc_size - link_desc_align);
  425. last_bank_size = total_mem_size %
  426. (max_alloc_size - link_desc_align);
  427. }
  428. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  429. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  430. total_mem_size, num_link_desc_banks);
  431. for (i = 0; i < num_link_desc_banks; i++) {
  432. soc->link_desc_banks[i].base_vaddr_unaligned =
  433. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  434. max_alloc_size,
  435. &(soc->link_desc_banks[i].base_paddr_unaligned));
  436. soc->link_desc_banks[i].size = max_alloc_size;
  437. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  438. soc->link_desc_banks[i].base_vaddr_unaligned) +
  439. ((unsigned long)(
  440. soc->link_desc_banks[i].base_vaddr_unaligned) %
  441. link_desc_align));
  442. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  443. soc->link_desc_banks[i].base_paddr_unaligned) +
  444. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  445. (unsigned long)(
  446. soc->link_desc_banks[i].base_vaddr_unaligned));
  447. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  448. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  449. FL("Link descriptor memory alloc failed"));
  450. goto fail;
  451. }
  452. }
  453. if (last_bank_size) {
  454. /* Allocate last bank in case total memory required is not exact
  455. * multiple of max_alloc_size
  456. */
  457. soc->link_desc_banks[i].base_vaddr_unaligned =
  458. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  459. last_bank_size,
  460. &(soc->link_desc_banks[i].base_paddr_unaligned));
  461. soc->link_desc_banks[i].size = last_bank_size;
  462. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  463. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  464. ((unsigned long)(
  465. soc->link_desc_banks[i].base_vaddr_unaligned) %
  466. link_desc_align));
  467. soc->link_desc_banks[i].base_paddr =
  468. (unsigned long)(
  469. soc->link_desc_banks[i].base_paddr_unaligned) +
  470. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  471. (unsigned long)(
  472. soc->link_desc_banks[i].base_vaddr_unaligned));
  473. }
  474. /* Allocate and setup link descriptor idle list for HW internal use */
  475. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  476. total_mem_size = entry_size * total_link_descs;
  477. if (total_mem_size <= max_alloc_size) {
  478. void *desc;
  479. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  480. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  481. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  482. FL("Link desc idle ring setup failed"));
  483. goto fail;
  484. }
  485. hal_srng_access_start_unlocked(soc->hal_soc,
  486. soc->wbm_idle_link_ring.hal_srng);
  487. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  488. soc->link_desc_banks[i].base_paddr; i++) {
  489. uint32_t num_entries = (soc->link_desc_banks[i].size -
  490. (unsigned long)(
  491. soc->link_desc_banks[i].base_vaddr) -
  492. (unsigned long)(
  493. soc->link_desc_banks[i].base_vaddr_unaligned))
  494. / link_desc_size;
  495. unsigned long paddr = (unsigned long)(
  496. soc->link_desc_banks[i].base_paddr);
  497. while (num_entries && (desc = hal_srng_src_get_next(
  498. soc->hal_soc,
  499. soc->wbm_idle_link_ring.hal_srng))) {
  500. hal_set_link_desc_addr(desc, i, paddr);
  501. num_entries--;
  502. paddr += link_desc_size;
  503. }
  504. }
  505. hal_srng_access_end_unlocked(soc->hal_soc,
  506. soc->wbm_idle_link_ring.hal_srng);
  507. } else {
  508. uint32_t num_scatter_bufs;
  509. uint32_t num_entries_per_buf;
  510. uint32_t rem_entries;
  511. uint8_t *scatter_buf_ptr;
  512. uint16_t scatter_buf_num;
  513. soc->wbm_idle_scatter_buf_size =
  514. hal_idle_list_scatter_buf_size(soc->hal_soc);
  515. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  516. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  517. num_scatter_bufs = (total_mem_size /
  518. soc->wbm_idle_scatter_buf_size) + (total_mem_size %
  519. soc->wbm_idle_scatter_buf_size) ? 1 : 0;
  520. for (i = 0; i < num_scatter_bufs; i++) {
  521. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  522. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  523. soc->wbm_idle_scatter_buf_size,
  524. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  525. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  526. QDF_TRACE(QDF_MODULE_ID_DP,
  527. QDF_TRACE_LEVEL_ERROR,
  528. FL("Scatter list memory alloc failed"));
  529. goto fail;
  530. }
  531. }
  532. /* Populate idle list scatter buffers with link descriptor
  533. * pointers
  534. */
  535. scatter_buf_num = 0;
  536. scatter_buf_ptr = (uint8_t *)(
  537. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  538. rem_entries = num_entries_per_buf;
  539. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  540. soc->link_desc_banks[i].base_paddr; i++) {
  541. uint32_t num_link_descs =
  542. (soc->link_desc_banks[i].size -
  543. (unsigned long)(
  544. soc->link_desc_banks[i].base_vaddr) -
  545. (unsigned long)(
  546. soc->link_desc_banks[i].base_vaddr_unaligned)) /
  547. link_desc_size;
  548. unsigned long paddr = (unsigned long)(
  549. soc->link_desc_banks[i].base_paddr);
  550. void *desc = NULL;
  551. while (num_link_descs && (desc =
  552. hal_srng_src_get_next(soc->hal_soc,
  553. soc->wbm_idle_link_ring.hal_srng))) {
  554. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  555. i, paddr);
  556. num_link_descs--;
  557. paddr += link_desc_size;
  558. if (rem_entries) {
  559. rem_entries--;
  560. scatter_buf_ptr += link_desc_size;
  561. } else {
  562. rem_entries = num_entries_per_buf;
  563. scatter_buf_num++;
  564. scatter_buf_ptr = (uint8_t *)(
  565. soc->wbm_idle_scatter_buf_base_vaddr[
  566. scatter_buf_num]);
  567. }
  568. }
  569. }
  570. /* Setup link descriptor idle list in HW */
  571. hal_setup_link_idle_list(soc->hal_soc,
  572. soc->wbm_idle_scatter_buf_base_paddr,
  573. soc->wbm_idle_scatter_buf_base_vaddr,
  574. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  575. (uint32_t)(scatter_buf_ptr -
  576. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  577. scatter_buf_num])));
  578. }
  579. return 0;
  580. fail:
  581. if (soc->wbm_idle_link_ring.hal_srng) {
  582. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  583. WBM_IDLE_LINK, 0);
  584. }
  585. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  586. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  587. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  588. soc->wbm_idle_scatter_buf_size,
  589. soc->wbm_idle_scatter_buf_base_vaddr[i],
  590. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  591. }
  592. }
  593. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  594. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  595. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  596. soc->link_desc_banks[i].size,
  597. soc->link_desc_banks[i].base_vaddr_unaligned,
  598. soc->link_desc_banks[i].base_paddr_unaligned,
  599. 0);
  600. }
  601. }
  602. return QDF_STATUS_E_FAILURE;
  603. }
  604. #ifdef notused
  605. /*
  606. * Free link descriptor pool that was setup HW
  607. */
  608. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  609. {
  610. int i;
  611. if (soc->wbm_idle_link_ring.hal_srng) {
  612. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  613. WBM_IDLE_LINK, 0);
  614. }
  615. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  616. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  617. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  618. soc->wbm_idle_scatter_buf_size,
  619. soc->wbm_idle_scatter_buf_base_vaddr[i],
  620. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  621. }
  622. }
  623. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  624. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  625. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  626. soc->link_desc_banks[i].size,
  627. soc->link_desc_banks[i].base_vaddr_unaligned,
  628. soc->link_desc_banks[i].base_paddr_unaligned,
  629. 0);
  630. }
  631. }
  632. }
  633. #endif /* notused */
  634. /* TODO: Following should be configurable */
  635. #define WBM_RELEASE_RING_SIZE 64
  636. #define TCL_DATA_RING_SIZE 512
  637. #define TX_COMP_RING_SIZE 1024
  638. #define TCL_CMD_RING_SIZE 32
  639. #define TCL_STATUS_RING_SIZE 32
  640. #define REO_DST_RING_SIZE 2048
  641. #define REO_REINJECT_RING_SIZE 32
  642. #define RX_RELEASE_RING_SIZE 1024
  643. #define REO_EXCEPTION_RING_SIZE 128
  644. #define REO_CMD_RING_SIZE 32
  645. #define REO_STATUS_RING_SIZE 32
  646. #define RXDMA_BUF_RING_SIZE 1024
  647. #define RXDMA_REFILL_RING_SIZE 2048
  648. #define RXDMA_MONITOR_BUF_RING_SIZE 2048
  649. #define RXDMA_MONITOR_DST_RING_SIZE 2048
  650. #define RXDMA_MONITOR_STATUS_RING_SIZE 2048
  651. /*
  652. * dp_soc_cmn_setup() - Common SoC level initializion
  653. * @soc: Datapath SOC handle
  654. *
  655. * This is an internal function used to setup common SOC data structures,
  656. * to be called from PDEV attach after receiving HW mode capabilities from FW
  657. */
  658. static int dp_soc_cmn_setup(struct dp_soc *soc)
  659. {
  660. int i;
  661. struct hal_reo_params reo_params;
  662. if (qdf_atomic_read(&soc->cmn_init_done))
  663. return 0;
  664. if (dp_peer_find_attach(soc))
  665. goto fail0;
  666. if (dp_hw_link_desc_pool_setup(soc))
  667. goto fail1;
  668. /* Setup SRNG rings */
  669. /* Common rings */
  670. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  671. WBM_RELEASE_RING_SIZE)) {
  672. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  673. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  674. goto fail1;
  675. }
  676. soc->num_tcl_data_rings = 0;
  677. /* Tx data rings */
  678. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  679. soc->num_tcl_data_rings =
  680. wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  681. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  682. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  683. TCL_DATA, i, 0, TCL_DATA_RING_SIZE)) {
  684. QDF_TRACE(QDF_MODULE_ID_DP,
  685. QDF_TRACE_LEVEL_ERROR,
  686. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  687. goto fail1;
  688. }
  689. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  690. WBM2SW_RELEASE, i, 0, TX_COMP_RING_SIZE)) {
  691. QDF_TRACE(QDF_MODULE_ID_DP,
  692. QDF_TRACE_LEVEL_ERROR,
  693. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  694. goto fail1;
  695. }
  696. }
  697. } else {
  698. /* This will be incremented during per pdev ring setup */
  699. soc->num_tcl_data_rings = 0;
  700. }
  701. if (dp_tx_soc_attach(soc)) {
  702. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  703. FL("dp_tx_soc_attach failed"));
  704. goto fail1;
  705. }
  706. /* TCL command and status rings */
  707. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  708. TCL_CMD_RING_SIZE)) {
  709. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  710. FL("dp_srng_setup failed for tcl_cmd_ring"));
  711. goto fail1;
  712. }
  713. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  714. TCL_STATUS_RING_SIZE)) {
  715. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  716. FL("dp_srng_setup failed for tcl_status_ring"));
  717. goto fail1;
  718. }
  719. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  720. * descriptors
  721. */
  722. /* Rx data rings */
  723. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  724. soc->num_reo_dest_rings =
  725. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  726. QDF_TRACE(QDF_MODULE_ID_DP,
  727. QDF_TRACE_LEVEL_ERROR,
  728. FL("num_reo_dest_rings %d\n"), soc->num_reo_dest_rings);
  729. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  730. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  731. i, 0, REO_DST_RING_SIZE)) {
  732. QDF_TRACE(QDF_MODULE_ID_DP,
  733. QDF_TRACE_LEVEL_ERROR,
  734. FL("dp_srng_setup failed for reo_dest_ring[%d]"), i);
  735. goto fail1;
  736. }
  737. }
  738. } else {
  739. /* This will be incremented during per pdev ring setup */
  740. soc->num_reo_dest_rings = 0;
  741. }
  742. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  743. /* REO reinjection ring */
  744. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  745. REO_REINJECT_RING_SIZE)) {
  746. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  747. FL("dp_srng_setup failed for reo_reinject_ring"));
  748. goto fail1;
  749. }
  750. /* Rx release ring */
  751. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  752. RX_RELEASE_RING_SIZE)) {
  753. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  754. FL("dp_srng_setup failed for rx_rel_ring"));
  755. goto fail1;
  756. }
  757. /* Rx exception ring */
  758. if (dp_srng_setup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0,
  759. MAX_REO_DEST_RINGS, REO_EXCEPTION_RING_SIZE)) {
  760. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  761. FL("dp_srng_setup failed for reo_exception_ring"));
  762. goto fail1;
  763. }
  764. /* REO command and status rings */
  765. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  766. REO_CMD_RING_SIZE)) {
  767. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  768. FL("dp_srng_setup failed for reo_cmd_ring"));
  769. goto fail1;
  770. }
  771. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  772. TAILQ_INIT(&soc->rx.reo_cmd_list);
  773. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  774. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  775. REO_STATUS_RING_SIZE)) {
  776. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  777. FL("dp_srng_setup failed for reo_status_ring"));
  778. goto fail1;
  779. }
  780. dp_soc_interrupt_attach(soc);
  781. /* Setup HW REO */
  782. qdf_mem_zero(&reo_params, sizeof(reo_params));
  783. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx))
  784. reo_params.rx_hash_enabled = true;
  785. hal_reo_setup(soc->hal_soc, &reo_params);
  786. qdf_atomic_set(&soc->cmn_init_done, 1);
  787. return 0;
  788. fail1:
  789. /*
  790. * Cleanup will be done as part of soc_detach, which will
  791. * be called on pdev attach failure
  792. */
  793. fail0:
  794. return QDF_STATUS_E_FAILURE;
  795. }
  796. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  797. static void dp_lro_hash_setup(struct dp_soc *soc)
  798. {
  799. struct cdp_lro_hash_config lro_hash;
  800. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  801. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  802. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  803. FL("LRO disabled RX hash disabled"));
  804. return;
  805. }
  806. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  807. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  808. lro_hash.lro_enable = 1;
  809. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  810. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  811. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  812. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  813. }
  814. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR, FL("enabled"));
  815. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  816. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  817. LRO_IPV4_SEED_ARR_SZ));
  818. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  819. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  820. LRO_IPV6_SEED_ARR_SZ));
  821. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  822. "lro_hash: lro_enable: 0x%x"
  823. "lro_hash: tcp_flag 0x%x tcp_flag_mask 0x%x",
  824. lro_hash.lro_enable, lro_hash.tcp_flag,
  825. lro_hash.tcp_flag_mask);
  826. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  827. FL("lro_hash: toeplitz_hash_ipv4:"));
  828. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  829. QDF_TRACE_LEVEL_ERROR,
  830. (void *)lro_hash.toeplitz_hash_ipv4,
  831. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  832. LRO_IPV4_SEED_ARR_SZ));
  833. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  834. FL("lro_hash: toeplitz_hash_ipv6:"));
  835. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  836. QDF_TRACE_LEVEL_ERROR,
  837. (void *)lro_hash.toeplitz_hash_ipv6,
  838. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  839. LRO_IPV6_SEED_ARR_SZ));
  840. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  841. if (soc->cdp_soc.ol_ops->lro_hash_config)
  842. (void)soc->cdp_soc.ol_ops->lro_hash_config
  843. (soc->osif_soc, &lro_hash);
  844. }
  845. /*
  846. * dp_rxdma_ring_setup() - configure the RX DMA rings
  847. * @soc: data path SoC handle
  848. * @pdev: Physical device handle
  849. *
  850. * Return: 0 - success, > 0 - failure
  851. */
  852. #ifdef QCA_HOST2FW_RXBUF_RING
  853. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  854. struct dp_pdev *pdev)
  855. {
  856. int max_mac_rings =
  857. wlan_cfg_get_num_mac_rings
  858. (pdev->wlan_cfg_ctx);
  859. int i;
  860. for (i = 0; i < max_mac_rings; i++) {
  861. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  862. "%s: pdev_id %d mac_id %d\n",
  863. __func__, pdev->pdev_id, i);
  864. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  865. RXDMA_BUF, 1, i, RXDMA_BUF_RING_SIZE)) {
  866. QDF_TRACE(QDF_MODULE_ID_DP,
  867. QDF_TRACE_LEVEL_ERROR,
  868. FL("failed rx mac ring setup"));
  869. return QDF_STATUS_E_FAILURE;
  870. }
  871. }
  872. return QDF_STATUS_SUCCESS;
  873. }
  874. #else
  875. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  876. struct dp_pdev *pdev)
  877. {
  878. return QDF_STATUS_SUCCESS;
  879. }
  880. #endif
  881. /**
  882. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  883. * @pdev - DP_PDEV handle
  884. *
  885. * Return: void
  886. */
  887. static inline void
  888. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  889. {
  890. uint8_t map_id;
  891. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  892. qdf_mem_copy(pdev->dscp_tid_map[map_id], default_dscp_tid_map,
  893. sizeof(default_dscp_tid_map));
  894. }
  895. for (map_id = 0; map_id < HAL_MAX_HW_DSCP_TID_MAPS; map_id++) {
  896. hal_tx_set_dscp_tid_map(pdev->soc->hal_soc,
  897. pdev->dscp_tid_map[map_id],
  898. map_id);
  899. }
  900. }
  901. /*
  902. * dp_pdev_attach_wifi3() - attach txrx pdev
  903. * @osif_pdev: Opaque PDEV handle from OSIF/HDD
  904. * @txrx_soc: Datapath SOC handle
  905. * @htc_handle: HTC handle for host-target interface
  906. * @qdf_osdev: QDF OS device
  907. * @pdev_id: PDEV ID
  908. *
  909. * Return: DP PDEV handle on success, NULL on failure
  910. */
  911. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  912. struct cdp_cfg *ctrl_pdev,
  913. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  914. {
  915. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  916. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  917. if (!pdev) {
  918. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  919. FL("DP PDEV memory allocation failed"));
  920. goto fail0;
  921. }
  922. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach();
  923. if (!pdev->wlan_cfg_ctx) {
  924. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  925. FL("pdev cfg_attach failed"));
  926. qdf_mem_free(pdev);
  927. goto fail0;
  928. }
  929. pdev->soc = soc;
  930. pdev->osif_pdev = ctrl_pdev;
  931. pdev->pdev_id = pdev_id;
  932. soc->pdev_list[pdev_id] = pdev;
  933. TAILQ_INIT(&pdev->vdev_list);
  934. pdev->vdev_count = 0;
  935. if (dp_soc_cmn_setup(soc)) {
  936. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  937. FL("dp_soc_cmn_setup failed"));
  938. goto fail1;
  939. }
  940. /* Setup per PDEV TCL rings if configured */
  941. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  942. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  943. pdev_id, pdev_id, TCL_DATA_RING_SIZE)) {
  944. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  945. FL("dp_srng_setup failed for tcl_data_ring"));
  946. goto fail1;
  947. }
  948. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  949. WBM2SW_RELEASE, pdev_id, pdev_id, TCL_DATA_RING_SIZE)) {
  950. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  951. FL("dp_srng_setup failed for tx_comp_ring"));
  952. goto fail1;
  953. }
  954. soc->num_tcl_data_rings++;
  955. }
  956. /* Tx specific init */
  957. if (dp_tx_pdev_attach(pdev)) {
  958. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  959. FL("dp_tx_pdev_attach failed"));
  960. goto fail1;
  961. }
  962. /* Setup per PDEV REO rings if configured */
  963. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  964. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  965. pdev_id, pdev_id, REO_DST_RING_SIZE)) {
  966. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  967. FL("dp_srng_setup failed for reo_dest_ringn"));
  968. goto fail1;
  969. }
  970. soc->num_reo_dest_rings++;
  971. }
  972. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  973. RXDMA_REFILL_RING_SIZE)) {
  974. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  975. FL("dp_srng_setup failed rx refill ring"));
  976. goto fail1;
  977. }
  978. if (dp_rxdma_ring_setup(soc, pdev)) {
  979. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  980. FL("RXDMA ring config failed"));
  981. goto fail1;
  982. }
  983. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0,
  984. pdev_id, RXDMA_MONITOR_BUF_RING_SIZE)) {
  985. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  986. FL("dp_srng_setup failed for rxdma_mon_buf_ring"));
  987. goto fail1;
  988. }
  989. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0,
  990. pdev_id, RXDMA_MONITOR_DST_RING_SIZE)) {
  991. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  992. FL("dp_srng_setup failed for rxdma_mon_dst_ring"));
  993. goto fail1;
  994. }
  995. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring,
  996. RXDMA_MONITOR_STATUS, 0, pdev_id,
  997. RXDMA_MONITOR_STATUS_RING_SIZE)) {
  998. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  999. FL("dp_srng_setup failed for rxdma_mon_status_ring"));
  1000. goto fail1;
  1001. }
  1002. /* Rx specific init */
  1003. if (dp_rx_pdev_attach(pdev)) {
  1004. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1005. FL("dp_rx_pdev_attach failed "));
  1006. goto fail0;
  1007. }
  1008. DP_STATS_INIT(pdev);
  1009. #ifndef CONFIG_WIN
  1010. /* MCL */
  1011. dp_local_peer_id_pool_init(pdev);
  1012. #endif
  1013. dp_lro_hash_setup(soc);
  1014. dp_dscp_tid_map_setup(pdev);
  1015. return (struct cdp_pdev *)pdev;
  1016. fail1:
  1017. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  1018. fail0:
  1019. return NULL;
  1020. }
  1021. /*
  1022. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  1023. * @soc: data path SoC handle
  1024. * @pdev: Physical device handle
  1025. *
  1026. * Return: void
  1027. */
  1028. #ifdef QCA_HOST2FW_RXBUF_RING
  1029. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  1030. struct dp_pdev *pdev)
  1031. {
  1032. int max_mac_rings =
  1033. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  1034. int i;
  1035. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  1036. max_mac_rings : MAX_RX_MAC_RINGS;
  1037. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  1038. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  1039. RXDMA_BUF, 1);
  1040. }
  1041. #else
  1042. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  1043. struct dp_pdev *pdev)
  1044. {
  1045. }
  1046. #endif
  1047. /*
  1048. * dp_pdev_detach_wifi3() - detach txrx pdev
  1049. * @txrx_pdev: Datapath PDEV handle
  1050. * @force: Force detach
  1051. *
  1052. */
  1053. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  1054. {
  1055. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  1056. struct dp_soc *soc = pdev->soc;
  1057. dp_tx_pdev_detach(pdev);
  1058. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1059. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  1060. TCL_DATA, pdev->pdev_id);
  1061. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  1062. WBM2SW_RELEASE, pdev->pdev_id);
  1063. }
  1064. dp_rx_pdev_detach(pdev);
  1065. /* Setup per PDEV REO rings if configured */
  1066. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1067. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  1068. REO_DST, pdev->pdev_id);
  1069. }
  1070. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  1071. dp_rxdma_ring_cleanup(soc, pdev);
  1072. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0);
  1073. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0);
  1074. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring,
  1075. RXDMA_MONITOR_STATUS, 0);
  1076. soc->pdev_list[pdev->pdev_id] = NULL;
  1077. qdf_mem_free(pdev);
  1078. }
  1079. /*
  1080. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  1081. * @soc: DP SOC handle
  1082. */
  1083. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  1084. {
  1085. struct reo_desc_list_node *desc;
  1086. struct dp_rx_tid *rx_tid;
  1087. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  1088. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  1089. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  1090. rx_tid = &desc->rx_tid;
  1091. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1092. rx_tid->hw_qdesc_alloc_size,
  1093. rx_tid->hw_qdesc_vaddr_unaligned,
  1094. rx_tid->hw_qdesc_paddr_unaligned, 0);
  1095. qdf_mem_free(desc);
  1096. }
  1097. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  1098. qdf_list_destroy(&soc->reo_desc_freelist);
  1099. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  1100. }
  1101. /*
  1102. * dp_soc_detach_wifi3() - Detach txrx SOC
  1103. * @txrx_soc: DP SOC handle
  1104. *
  1105. */
  1106. static void dp_soc_detach_wifi3(void *txrx_soc)
  1107. {
  1108. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1109. int i;
  1110. qdf_atomic_set(&soc->cmn_init_done, 0);
  1111. dp_soc_interrupt_detach(soc);
  1112. for (i = 0; i < MAX_PDEV_CNT; i++) {
  1113. if (soc->pdev_list[i])
  1114. dp_pdev_detach_wifi3(
  1115. (struct cdp_pdev *)soc->pdev_list[i], 1);
  1116. }
  1117. dp_peer_find_detach(soc);
  1118. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  1119. * SW descriptors
  1120. */
  1121. /* Free the ring memories */
  1122. /* Common rings */
  1123. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  1124. /* Tx data rings */
  1125. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1126. dp_tx_soc_detach(soc);
  1127. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  1128. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  1129. TCL_DATA, i);
  1130. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  1131. WBM2SW_RELEASE, i);
  1132. }
  1133. }
  1134. /* TCL command and status rings */
  1135. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  1136. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  1137. /* Rx data rings */
  1138. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1139. soc->num_reo_dest_rings =
  1140. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1141. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  1142. /* TODO: Get number of rings and ring sizes
  1143. * from wlan_cfg
  1144. */
  1145. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  1146. REO_DST, i);
  1147. }
  1148. }
  1149. /* REO reinjection ring */
  1150. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  1151. /* Rx release ring */
  1152. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  1153. /* Rx exception ring */
  1154. /* TODO: Better to store ring_type and ring_num in
  1155. * dp_srng during setup
  1156. */
  1157. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  1158. /* REO command and status rings */
  1159. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  1160. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  1161. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  1162. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  1163. htt_soc_detach(soc->htt_handle);
  1164. dp_reo_desc_freelist_destroy(soc);
  1165. }
  1166. /*
  1167. * dp_rxdma_ring_config() - configure the RX DMA rings
  1168. *
  1169. * This function is used to configure the MAC rings.
  1170. * On MCL host provides buffers in Host2FW ring
  1171. * FW refills (copies) buffers to the ring and updates
  1172. * ring_idx in register
  1173. *
  1174. * @soc: data path SoC handle
  1175. * @pdev: Physical device handle
  1176. *
  1177. * Return: void
  1178. */
  1179. #ifdef QCA_HOST2FW_RXBUF_RING
  1180. static void dp_rxdma_ring_config(struct dp_soc *soc)
  1181. {
  1182. int i;
  1183. for (i = 0; i < MAX_PDEV_CNT; i++) {
  1184. struct dp_pdev *pdev = soc->pdev_list[i];
  1185. if (pdev) {
  1186. int mac_id = 0;
  1187. int j;
  1188. int max_mac_rings =
  1189. wlan_cfg_get_num_mac_rings
  1190. (pdev->wlan_cfg_ctx);
  1191. htt_srng_setup(soc->htt_handle, 0,
  1192. pdev->rx_refill_buf_ring.hal_srng,
  1193. RXDMA_BUF);
  1194. if (!soc->cdp_soc.ol_ops->
  1195. is_hw_dbs_2x2_capable()) {
  1196. max_mac_rings = 1;
  1197. QDF_TRACE(QDF_MODULE_ID_TXRX,
  1198. QDF_TRACE_LEVEL_ERROR,
  1199. FL("DBS enabled, max_mac_rings %d\n"),
  1200. max_mac_rings);
  1201. } else {
  1202. QDF_TRACE(QDF_MODULE_ID_TXRX,
  1203. QDF_TRACE_LEVEL_ERROR,
  1204. FL("DBS disabled max_mac_rings %d\n"),
  1205. max_mac_rings);
  1206. }
  1207. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1208. FL("pdev_id %d max_mac_rings %d\n"),
  1209. pdev->pdev_id, max_mac_rings);
  1210. for (j = 0; j < max_mac_rings; j++) {
  1211. QDF_TRACE(QDF_MODULE_ID_TXRX,
  1212. QDF_TRACE_LEVEL_ERROR,
  1213. FL("mac_id %d\n"), mac_id);
  1214. htt_srng_setup(soc->htt_handle, mac_id,
  1215. pdev->rx_mac_buf_ring[j]
  1216. .hal_srng,
  1217. RXDMA_BUF);
  1218. mac_id++;
  1219. }
  1220. }
  1221. }
  1222. }
  1223. #else
  1224. static void dp_rxdma_ring_config(struct dp_soc *soc)
  1225. {
  1226. int i;
  1227. for (i = 0; i < MAX_PDEV_CNT; i++) {
  1228. struct dp_pdev *pdev = soc->pdev_list[i];
  1229. if (pdev) {
  1230. htt_srng_setup(soc->htt_handle, i,
  1231. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  1232. }
  1233. }
  1234. }
  1235. #endif
  1236. /*
  1237. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  1238. * @txrx_soc: Datapath SOC handle
  1239. */
  1240. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  1241. {
  1242. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  1243. htt_soc_attach_target(soc->htt_handle);
  1244. dp_rxdma_ring_config(soc);
  1245. DP_STATS_INIT(soc);
  1246. return 0;
  1247. }
  1248. /*
  1249. * dp_vdev_attach_wifi3() - attach txrx vdev
  1250. * @txrx_pdev: Datapath PDEV handle
  1251. * @vdev_mac_addr: MAC address of the virtual interface
  1252. * @vdev_id: VDEV Id
  1253. * @wlan_op_mode: VDEV operating mode
  1254. *
  1255. * Return: DP VDEV handle on success, NULL on failure
  1256. */
  1257. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  1258. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  1259. {
  1260. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  1261. struct dp_soc *soc = pdev->soc;
  1262. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  1263. if (!vdev) {
  1264. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1265. FL("DP VDEV memory allocation failed"));
  1266. goto fail0;
  1267. }
  1268. vdev->pdev = pdev;
  1269. vdev->vdev_id = vdev_id;
  1270. vdev->opmode = op_mode;
  1271. vdev->osdev = soc->osdev;
  1272. vdev->osif_rx = NULL;
  1273. vdev->osif_rsim_rx_decap = NULL;
  1274. vdev->osif_rx_mon = NULL;
  1275. vdev->osif_tx_free_ext = NULL;
  1276. vdev->osif_vdev = NULL;
  1277. vdev->delete.pending = 0;
  1278. vdev->safemode = 0;
  1279. vdev->drop_unenc = 1;
  1280. #ifdef notyet
  1281. vdev->filters_num = 0;
  1282. #endif
  1283. qdf_mem_copy(
  1284. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  1285. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  1286. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  1287. vdev->dscp_tid_map_id = 0;
  1288. /* TODO: Initialize default HTT meta data that will be used in
  1289. * TCL descriptors for packets transmitted from this VDEV
  1290. */
  1291. TAILQ_INIT(&vdev->peer_list);
  1292. /* add this vdev into the pdev's list */
  1293. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  1294. pdev->vdev_count++;
  1295. dp_tx_vdev_attach(vdev);
  1296. #ifdef DP_INTR_POLL_BASED
  1297. if (pdev->vdev_count == 1)
  1298. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1299. #endif
  1300. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1301. "Created vdev %p (%pM)", vdev, vdev->mac_addr.raw);
  1302. DP_STATS_INIT(vdev);
  1303. return (struct cdp_vdev *)vdev;
  1304. fail0:
  1305. return NULL;
  1306. }
  1307. /**
  1308. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  1309. * @vdev: Datapath VDEV handle
  1310. * @osif_vdev: OSIF vdev handle
  1311. * @txrx_ops: Tx and Rx operations
  1312. *
  1313. * Return: DP VDEV handle on success, NULL on failure
  1314. */
  1315. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  1316. void *osif_vdev,
  1317. struct ol_txrx_ops *txrx_ops)
  1318. {
  1319. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1320. vdev->osif_vdev = osif_vdev;
  1321. vdev->osif_rx = txrx_ops->rx.rx;
  1322. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  1323. vdev->osif_rx_mon = txrx_ops->rx.mon;
  1324. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  1325. #ifdef notyet
  1326. #if ATH_SUPPORT_WAPI
  1327. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  1328. #endif
  1329. #if UMAC_SUPPORT_PROXY_ARP
  1330. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  1331. #endif
  1332. #endif
  1333. /* TODO: Enable the following once Tx code is integrated */
  1334. txrx_ops->tx.tx = dp_tx_send;
  1335. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1336. "DP Vdev Register success");
  1337. }
  1338. /*
  1339. * dp_vdev_detach_wifi3() - Detach txrx vdev
  1340. * @txrx_vdev: Datapath VDEV handle
  1341. * @callback: Callback OL_IF on completion of detach
  1342. * @cb_context: Callback context
  1343. *
  1344. */
  1345. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  1346. ol_txrx_vdev_delete_cb callback, void *cb_context)
  1347. {
  1348. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1349. struct dp_pdev *pdev = vdev->pdev;
  1350. struct dp_soc *soc = pdev->soc;
  1351. /* preconditions */
  1352. qdf_assert(vdev);
  1353. /* remove the vdev from its parent pdev's list */
  1354. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  1355. /*
  1356. * Use peer_ref_mutex while accessing peer_list, in case
  1357. * a peer is in the process of being removed from the list.
  1358. */
  1359. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1360. /* check that the vdev has no peers allocated */
  1361. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  1362. /* debug print - will be removed later */
  1363. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  1364. FL("not deleting vdev object %p (%pM)"
  1365. "until deletion finishes for all its peers"),
  1366. vdev, vdev->mac_addr.raw);
  1367. /* indicate that the vdev needs to be deleted */
  1368. vdev->delete.pending = 1;
  1369. vdev->delete.callback = callback;
  1370. vdev->delete.context = cb_context;
  1371. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1372. return;
  1373. }
  1374. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1375. dp_tx_vdev_detach(vdev);
  1376. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1377. FL("deleting vdev object %p (%pM)"), vdev, vdev->mac_addr.raw);
  1378. qdf_mem_free(vdev);
  1379. if (callback)
  1380. callback(cb_context);
  1381. }
  1382. /*
  1383. * dp_peer_create_wifi3() - attach txrx peer
  1384. * @txrx_vdev: Datapath VDEV handle
  1385. * @peer_mac_addr: Peer MAC address
  1386. *
  1387. * Return: DP peeer handle on success, NULL on failure
  1388. */
  1389. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  1390. uint8_t *peer_mac_addr)
  1391. {
  1392. struct dp_peer *peer;
  1393. int i;
  1394. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1395. struct dp_pdev *pdev;
  1396. struct dp_soc *soc;
  1397. /* preconditions */
  1398. qdf_assert(vdev);
  1399. qdf_assert(peer_mac_addr);
  1400. pdev = vdev->pdev;
  1401. soc = pdev->soc;
  1402. #ifdef notyet
  1403. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  1404. soc->mempool_ol_ath_peer);
  1405. #else
  1406. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  1407. #endif
  1408. if (!peer)
  1409. return NULL; /* failure */
  1410. qdf_mem_zero(peer, sizeof(struct dp_peer));
  1411. qdf_spinlock_create(&peer->peer_info_lock);
  1412. /* store provided params */
  1413. peer->vdev = vdev;
  1414. qdf_mem_copy(
  1415. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  1416. /* TODO: See of rx_opt_proc is really required */
  1417. peer->rx_opt_proc = soc->rx_opt_proc;
  1418. /* initialize the peer_id */
  1419. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  1420. peer->peer_ids[i] = HTT_INVALID_PEER;
  1421. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1422. qdf_atomic_init(&peer->ref_cnt);
  1423. /* keep one reference for attach */
  1424. qdf_atomic_inc(&peer->ref_cnt);
  1425. /* add this peer into the vdev's list */
  1426. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  1427. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1428. /* TODO: See if hash based search is required */
  1429. dp_peer_find_hash_add(soc, peer);
  1430. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1431. "vdev %p created peer %p (%pM) ref_cnt: %d",
  1432. vdev, peer, peer->mac_addr.raw,
  1433. qdf_atomic_read(&peer->ref_cnt));
  1434. /*
  1435. * For every peer MAp message search and set if bss_peer
  1436. */
  1437. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  1438. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1439. "vdev bss_peer!!!!");
  1440. peer->bss_peer = 1;
  1441. vdev->vap_bss_peer = peer;
  1442. }
  1443. #ifndef CONFIG_WIN
  1444. dp_local_peer_id_alloc(pdev, peer);
  1445. #endif
  1446. DP_STATS_INIT(peer);
  1447. return (void *)peer;
  1448. }
  1449. /*
  1450. * dp_peer_setup_wifi3() - initialize the peer
  1451. * @vdev_hdl: virtual device object
  1452. * @peer: Peer object
  1453. *
  1454. * Return: void
  1455. */
  1456. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  1457. {
  1458. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  1459. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  1460. struct dp_pdev *pdev;
  1461. struct dp_soc *soc;
  1462. bool hash_based = 0;
  1463. /* preconditions */
  1464. qdf_assert(vdev);
  1465. qdf_assert(peer);
  1466. pdev = vdev->pdev;
  1467. soc = pdev->soc;
  1468. dp_peer_rx_init(pdev, peer);
  1469. peer->last_assoc_rcvd = 0;
  1470. peer->last_disassoc_rcvd = 0;
  1471. peer->last_deauth_rcvd = 0;
  1472. hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  1473. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1474. FL("hash based steering %d\n"), hash_based);
  1475. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  1476. /* TODO: Check the destination ring number to be passed to FW */
  1477. soc->cdp_soc.ol_ops->peer_set_default_routing(
  1478. pdev->osif_pdev, peer->mac_addr.raw,
  1479. peer->vdev->vdev_id, hash_based, 1);
  1480. }
  1481. return;
  1482. }
  1483. /*
  1484. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  1485. * @vdev_handle: virtual device object
  1486. * @htt_pkt_type: type of pkt
  1487. *
  1488. * Return: void
  1489. */
  1490. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  1491. enum htt_cmn_pkt_type val)
  1492. {
  1493. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1494. vdev->tx_encap_type = val;
  1495. }
  1496. /*
  1497. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  1498. * @vdev_handle: virtual device object
  1499. * @htt_pkt_type: type of pkt
  1500. *
  1501. * Return: void
  1502. */
  1503. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  1504. enum htt_cmn_pkt_type val)
  1505. {
  1506. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1507. vdev->rx_decap_type = val;
  1508. }
  1509. /*
  1510. * dp_peer_authorize() - authorize txrx peer
  1511. * @peer_handle: Datapath peer handle
  1512. * @authorize
  1513. *
  1514. */
  1515. static void dp_peer_authorize(void *peer_handle, uint32_t authorize)
  1516. {
  1517. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  1518. struct dp_soc *soc;
  1519. if (peer != NULL) {
  1520. soc = peer->vdev->pdev->soc;
  1521. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1522. peer->authorize = authorize ? 1 : 0;
  1523. #ifdef notyet /* ATH_BAND_STEERING */
  1524. peer->peer_bs_inact_flag = 0;
  1525. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  1526. #endif
  1527. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1528. }
  1529. }
  1530. /*
  1531. * dp_peer_unref_delete() - unref and delete peer
  1532. * @peer_handle: Datapath peer handle
  1533. *
  1534. */
  1535. void dp_peer_unref_delete(void *peer_handle)
  1536. {
  1537. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  1538. struct dp_vdev *vdev = peer->vdev;
  1539. struct dp_pdev *pdev = vdev->pdev;
  1540. struct dp_soc *soc = pdev->soc;
  1541. struct dp_peer *tmppeer;
  1542. int found = 0;
  1543. uint16_t peer_id;
  1544. /*
  1545. * Hold the lock all the way from checking if the peer ref count
  1546. * is zero until the peer references are removed from the hash
  1547. * table and vdev list (if the peer ref count is zero).
  1548. * This protects against a new HL tx operation starting to use the
  1549. * peer object just after this function concludes it's done being used.
  1550. * Furthermore, the lock needs to be held while checking whether the
  1551. * vdev's list of peers is empty, to make sure that list is not modified
  1552. * concurrently with the empty check.
  1553. */
  1554. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1555. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1556. "%s: peer %p ref_cnt(before decrement): %d\n", __func__,
  1557. peer, qdf_atomic_read(&peer->ref_cnt));
  1558. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  1559. peer_id = peer->peer_ids[0];
  1560. /*
  1561. * Make sure that the reference to the peer in
  1562. * peer object map is removed
  1563. */
  1564. if (peer_id != HTT_INVALID_PEER)
  1565. soc->peer_id_to_obj_map[peer_id] = NULL;
  1566. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1567. "Deleting peer %p (%pM)", peer, peer->mac_addr.raw);
  1568. /* remove the reference to the peer from the hash table */
  1569. dp_peer_find_hash_remove(soc, peer);
  1570. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  1571. if (tmppeer == peer) {
  1572. found = 1;
  1573. break;
  1574. }
  1575. }
  1576. if (found) {
  1577. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  1578. peer_list_elem);
  1579. } else {
  1580. /*Ignoring the remove operation as peer not found*/
  1581. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  1582. "peer %p not found in vdev (%p)->peer_list:%p",
  1583. peer, vdev, &peer->vdev->peer_list);
  1584. }
  1585. /* cleanup the peer data */
  1586. dp_peer_cleanup(vdev, peer);
  1587. /* check whether the parent vdev has no peers left */
  1588. if (TAILQ_EMPTY(&vdev->peer_list)) {
  1589. /*
  1590. * Now that there are no references to the peer, we can
  1591. * release the peer reference lock.
  1592. */
  1593. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1594. /*
  1595. * Check if the parent vdev was waiting for its peers
  1596. * to be deleted, in order for it to be deleted too.
  1597. */
  1598. if (vdev->delete.pending) {
  1599. ol_txrx_vdev_delete_cb vdev_delete_cb =
  1600. vdev->delete.callback;
  1601. void *vdev_delete_context =
  1602. vdev->delete.context;
  1603. QDF_TRACE(QDF_MODULE_ID_DP,
  1604. QDF_TRACE_LEVEL_INFO_HIGH,
  1605. FL("deleting vdev object %p (%pM)"
  1606. " - its last peer is done"),
  1607. vdev, vdev->mac_addr.raw);
  1608. /* all peers are gone, go ahead and delete it */
  1609. qdf_mem_free(vdev);
  1610. if (vdev_delete_cb)
  1611. vdev_delete_cb(vdev_delete_context);
  1612. }
  1613. } else {
  1614. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1615. }
  1616. #ifdef notyet
  1617. qdf_mempool_free(soc->osdev, soc->mempool_ol_ath_peer, peer);
  1618. #else
  1619. qdf_mem_free(peer);
  1620. #endif
  1621. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  1622. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->osif_pdev,
  1623. vdev->vdev_id, peer->mac_addr.raw);
  1624. }
  1625. } else {
  1626. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1627. }
  1628. }
  1629. /*
  1630. * dp_peer_detach_wifi3() – Detach txrx peer
  1631. * @peer_handle: Datapath peer handle
  1632. *
  1633. */
  1634. static void dp_peer_delete_wifi3(void *peer_handle)
  1635. {
  1636. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  1637. /* redirect the peer's rx delivery function to point to a
  1638. * discard func
  1639. */
  1640. peer->rx_opt_proc = dp_rx_discard;
  1641. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1642. FL("peer %p (%pM)"), peer, peer->mac_addr.raw);
  1643. #ifndef CONFIG_WIN
  1644. dp_local_peer_id_free(peer->vdev->pdev, peer);
  1645. #endif
  1646. qdf_spinlock_destroy(&peer->peer_info_lock);
  1647. /*
  1648. * Remove the reference added during peer_attach.
  1649. * The peer will still be left allocated until the
  1650. * PEER_UNMAP message arrives to remove the other
  1651. * reference, added by the PEER_MAP message.
  1652. */
  1653. dp_peer_unref_delete(peer_handle);
  1654. }
  1655. /*
  1656. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  1657. * @peer_handle: Datapath peer handle
  1658. *
  1659. */
  1660. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  1661. {
  1662. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  1663. return vdev->mac_addr.raw;
  1664. }
  1665. /*
  1666. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  1667. * @peer_handle: Datapath peer handle
  1668. *
  1669. */
  1670. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  1671. uint8_t vdev_id)
  1672. {
  1673. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  1674. struct dp_vdev *vdev = NULL;
  1675. if (qdf_unlikely(!pdev))
  1676. return NULL;
  1677. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  1678. if (vdev->vdev_id == vdev_id)
  1679. break;
  1680. }
  1681. return (struct cdp_vdev *)vdev;
  1682. }
  1683. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  1684. {
  1685. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1686. return vdev->opmode;
  1687. }
  1688. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  1689. {
  1690. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  1691. struct dp_pdev *pdev = vdev->pdev;
  1692. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  1693. }
  1694. #ifdef MESH_MODE_SUPPORT
  1695. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  1696. {
  1697. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  1698. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1699. FL("val %d"), val);
  1700. vdev->mesh_vdev = val;
  1701. }
  1702. /*
  1703. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  1704. * @vdev_hdl: virtual device object
  1705. * @val: value to be set
  1706. *
  1707. * Return: void
  1708. */
  1709. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  1710. {
  1711. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  1712. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1713. FL("val %d"), val);
  1714. vdev->mesh_rx_filter = val;
  1715. }
  1716. #endif
  1717. /**
  1718. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  1719. * @vdev: DP VDEV handle
  1720. *
  1721. * return: void
  1722. */
  1723. void dp_aggregate_vdev_stats(struct dp_vdev *vdev)
  1724. {
  1725. struct dp_peer *peer = NULL;
  1726. int i;
  1727. qdf_mem_set(&(vdev->stats.tx), sizeof(vdev->stats.tx), 0x0);
  1728. qdf_mem_set(&(vdev->stats.rx), sizeof(vdev->stats.rx), 0x0);
  1729. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1730. if (!peer)
  1731. return;
  1732. for (i = 0; i <= MAX_MCS; i++) {
  1733. DP_STATS_AGGR(vdev, peer, tx.pkt_type[0].mcs_count[i]);
  1734. DP_STATS_AGGR(vdev, peer, tx.pkt_type[1].mcs_count[i]);
  1735. DP_STATS_AGGR(vdev, peer, tx.pkt_type[2].mcs_count[i]);
  1736. DP_STATS_AGGR(vdev, peer, tx.pkt_type[3].mcs_count[i]);
  1737. DP_STATS_AGGR(vdev, peer, tx.pkt_type[4].mcs_count[i]);
  1738. DP_STATS_AGGR(vdev, peer, rx.mcs_count[i]);
  1739. }
  1740. for (i = 0; i < SUPPORTED_BW; i++) {
  1741. DP_STATS_AGGR(vdev, peer, tx.bw[i]);
  1742. DP_STATS_AGGR(vdev, peer, rx.bw[i]);
  1743. }
  1744. for (i = 0; i < SS_COUNT; i++)
  1745. DP_STATS_AGGR(vdev, peer, rx.nss[i]);
  1746. for (i = 0; i < WME_AC_MAX; i++) {
  1747. DP_STATS_AGGR(vdev, peer, tx.wme_ac_type[i]);
  1748. DP_STATS_AGGR(vdev, peer, rx.wme_ac_type[i]);
  1749. DP_STATS_AGGR(vdev, peer, tx.excess_retries_ac[i]);
  1750. }
  1751. for (i = 0; i < MAX_MCS + 1; i++) {
  1752. DP_STATS_AGGR(vdev, peer, tx.sgi_count[i]);
  1753. DP_STATS_AGGR(vdev, peer, rx.sgi_count[i]);
  1754. }
  1755. DP_STATS_AGGR_PKT(vdev, peer, tx.comp_pkt);
  1756. DP_STATS_AGGR_PKT(vdev, peer, tx.ucast);
  1757. DP_STATS_AGGR_PKT(vdev, peer, tx.mcast);
  1758. DP_STATS_AGGR_PKT(vdev, peer, tx.tx_success);
  1759. DP_STATS_AGGR(vdev, peer, tx.tx_failed);
  1760. DP_STATS_AGGR(vdev, peer, tx.ofdma);
  1761. DP_STATS_AGGR(vdev, peer, tx.stbc);
  1762. DP_STATS_AGGR(vdev, peer, tx.ldpc);
  1763. DP_STATS_AGGR(vdev, peer, tx.retries);
  1764. DP_STATS_AGGR(vdev, peer, tx.non_amsdu_cnt);
  1765. DP_STATS_AGGR(vdev, peer, tx.amsdu_cnt);
  1766. DP_STATS_AGGR(vdev, peer, tx.dropped.dma_map_error);
  1767. DP_STATS_AGGR(vdev, peer, tx.dropped.ring_full);
  1768. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_discard);
  1769. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_discard_retired);
  1770. DP_STATS_AGGR(vdev, peer, tx.dropped.mpdu_age_out);
  1771. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_discard_reason1);
  1772. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_discard_reason2);
  1773. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_discard_reason3);
  1774. DP_STATS_AGGR(vdev, peer, rx.err.mic_err);
  1775. DP_STATS_AGGR(vdev, peer, rx.err.decrypt_err);
  1776. DP_STATS_AGGR(vdev, peer, rx.non_ampdu_cnt);
  1777. DP_STATS_AGGR(vdev, peer, rx.non_amsdu_cnt);
  1778. DP_STATS_AGGR(vdev, peer, rx.amsdu_cnt);
  1779. DP_STATS_AGGR_PKT(vdev, peer, rx.to_stack);
  1780. DP_STATS_AGGR_PKT(vdev, peer, rx.rcvd_reo);
  1781. DP_STATS_AGGR_PKT(vdev, peer, rx.unicast);
  1782. DP_STATS_AGGR_PKT(vdev, peer, rx.multicast);
  1783. DP_STATS_AGGR_PKT(vdev, peer, rx.wds);
  1784. DP_STATS_AGGR_PKT(vdev, peer, rx.raw);
  1785. DP_STATS_AGGR_PKT(vdev, peer, rx.intra_bss);
  1786. vdev->stats.tx.last_ack_rssi =
  1787. peer->stats.tx.last_ack_rssi;
  1788. }
  1789. }
  1790. /**
  1791. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  1792. * @pdev: DP PDEV handle
  1793. *
  1794. * return: void
  1795. */
  1796. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  1797. {
  1798. struct dp_vdev *vdev = NULL;
  1799. uint8_t i;
  1800. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  1801. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  1802. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  1803. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  1804. if (!vdev)
  1805. return;
  1806. dp_aggregate_vdev_stats(vdev);
  1807. for (i = 0; i <= MAX_MCS; i++) {
  1808. DP_STATS_AGGR(pdev, vdev, tx.pkt_type[0].mcs_count[i]);
  1809. DP_STATS_AGGR(pdev, vdev, tx.pkt_type[1].mcs_count[i]);
  1810. DP_STATS_AGGR(pdev, vdev, tx.pkt_type[2].mcs_count[i]);
  1811. DP_STATS_AGGR(pdev, vdev, tx.pkt_type[3].mcs_count[i]);
  1812. DP_STATS_AGGR(pdev, vdev, tx.pkt_type[4].mcs_count[i]);
  1813. DP_STATS_AGGR(pdev, vdev, rx.mcs_count[i]);
  1814. }
  1815. for (i = 0; i < SUPPORTED_BW; i++) {
  1816. DP_STATS_AGGR(pdev, vdev, tx.bw[i]);
  1817. DP_STATS_AGGR(pdev, vdev, rx.bw[i]);
  1818. }
  1819. for (i = 0; i < SS_COUNT; i++)
  1820. DP_STATS_AGGR(pdev, vdev, rx.nss[i]);
  1821. for (i = 0; i < WME_AC_MAX; i++) {
  1822. DP_STATS_AGGR(pdev, vdev, tx.wme_ac_type[i]);
  1823. DP_STATS_AGGR(pdev, vdev, rx.wme_ac_type[i]);
  1824. DP_STATS_AGGR(pdev, vdev,
  1825. tx.excess_retries_ac[i]);
  1826. }
  1827. for (i = 0; i < MAX_MCS + 1; i++) {
  1828. DP_STATS_AGGR(pdev, vdev, tx.sgi_count[i]);
  1829. DP_STATS_AGGR(pdev, vdev, rx.sgi_count[i]);
  1830. }
  1831. DP_STATS_AGGR_PKT(pdev, vdev, tx.comp_pkt);
  1832. DP_STATS_AGGR_PKT(pdev, vdev, tx.ucast);
  1833. DP_STATS_AGGR_PKT(pdev, vdev, tx.mcast);
  1834. DP_STATS_AGGR_PKT(pdev, vdev, tx.tx_success);
  1835. DP_STATS_AGGR(pdev, vdev, tx.tx_failed);
  1836. DP_STATS_AGGR(pdev, vdev, tx.ofdma);
  1837. DP_STATS_AGGR(pdev, vdev, tx.stbc);
  1838. DP_STATS_AGGR(pdev, vdev, tx.ldpc);
  1839. DP_STATS_AGGR(pdev, vdev, tx.retries);
  1840. DP_STATS_AGGR(pdev, vdev, tx.non_amsdu_cnt);
  1841. DP_STATS_AGGR(pdev, vdev, tx.amsdu_cnt);
  1842. DP_STATS_AGGR(pdev, vdev, tx.dropped.dma_map_error);
  1843. DP_STATS_AGGR(pdev, vdev, tx.dropped.ring_full);
  1844. DP_STATS_AGGR(pdev, vdev, tx.dropped.fw_discard);
  1845. DP_STATS_AGGR(pdev, vdev,
  1846. tx.dropped.fw_discard_retired);
  1847. DP_STATS_AGGR(pdev, vdev, tx.dropped.mpdu_age_out);
  1848. DP_STATS_AGGR(pdev, vdev,
  1849. tx.dropped.fw_discard_reason1);
  1850. DP_STATS_AGGR(pdev, vdev,
  1851. tx.dropped.fw_discard_reason2);
  1852. DP_STATS_AGGR(pdev, vdev,
  1853. tx.dropped.fw_discard_reason3);
  1854. DP_STATS_AGGR(pdev, vdev, rx.err.mic_err);
  1855. DP_STATS_AGGR(pdev, vdev, rx.err.decrypt_err);
  1856. DP_STATS_AGGR(pdev, vdev, rx.non_ampdu_cnt);
  1857. DP_STATS_AGGR(pdev, vdev, rx.ampdu_cnt);
  1858. DP_STATS_AGGR(pdev, vdev, rx.non_amsdu_cnt);
  1859. DP_STATS_AGGR(pdev, vdev, rx.amsdu_cnt);
  1860. DP_STATS_AGGR_PKT(pdev, vdev, rx.to_stack);
  1861. DP_STATS_AGGR_PKT(pdev, vdev, rx.rcvd_reo);
  1862. DP_STATS_AGGR_PKT(pdev, vdev, rx.unicast);
  1863. DP_STATS_AGGR_PKT(pdev, vdev, rx.multicast);
  1864. DP_STATS_AGGR_PKT(pdev, vdev, rx.wds);
  1865. DP_STATS_AGGR_PKT(pdev, vdev, rx.intra_bss);
  1866. DP_STATS_AGGR_PKT(pdev, vdev, rx.raw);
  1867. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  1868. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.freed);
  1869. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  1870. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  1871. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  1872. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw_pkt);
  1873. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  1874. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host);
  1875. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  1876. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host);
  1877. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  1878. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  1879. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  1880. DP_STATS_AGGR(pdev, vdev,
  1881. tx_i.mcast_en.dropped_map_error);
  1882. DP_STATS_AGGR(pdev, vdev,
  1883. tx_i.mcast_en.dropped_self_mac);
  1884. DP_STATS_AGGR(pdev, vdev,
  1885. tx_i.mcast_en.dropped_send_fail);
  1886. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  1887. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.dropped.dropped_pkt);
  1888. pdev->stats.tx.last_ack_rssi =
  1889. vdev->stats.tx.last_ack_rssi;
  1890. pdev->stats.tx_i.tso.num_seg =
  1891. vdev->stats.tx_i.tso.num_seg;
  1892. }
  1893. }
  1894. /**
  1895. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  1896. * @pdev: DP_PDEV Handle
  1897. *
  1898. * Return:void
  1899. */
  1900. static inline void
  1901. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  1902. {
  1903. DP_TRACE(NONE, "WLAN Tx Stats:\n");
  1904. DP_TRACE(NONE, "Received From Stack:\n");
  1905. DP_TRACE(NONE, "Total Packets Received = %d",
  1906. pdev->stats.tx_i.rcvd.num);
  1907. DP_TRACE(NONE, "Bytes Sent = %d",
  1908. pdev->stats.tx_i.rcvd.bytes);
  1909. DP_TRACE(NONE, "Processed:\n");
  1910. DP_TRACE(NONE, "Msdu Processed = %d",
  1911. pdev->stats.tx_i.processed.num);
  1912. DP_TRACE(NONE, "Bytes Processed = %d",
  1913. pdev->stats.tx_i.processed.bytes);
  1914. DP_TRACE(NONE, "Completions:\n");
  1915. DP_TRACE(NONE, "Msdu Sent = %d",
  1916. pdev->stats.tx.comp_pkt.num);
  1917. DP_TRACE(NONE, "Bytes Sent = %d",
  1918. pdev->stats.tx.comp_pkt.bytes);
  1919. DP_TRACE(NONE, "Freed:\n");
  1920. DP_TRACE(NONE, "Msdus Freed = %d",
  1921. pdev->stats.tx_i.freed.num);
  1922. DP_TRACE(NONE, "Bytes Freed = %d",
  1923. pdev->stats.tx_i.freed.bytes);
  1924. DP_TRACE(NONE, "Dropped:\n");
  1925. DP_TRACE(NONE, "Total Packets Dropped = %d",
  1926. pdev->stats.tx_i.dropped.dropped_pkt.num);
  1927. DP_TRACE(NONE, "Bytes Dropped = %d",
  1928. pdev->stats.tx_i.dropped.dropped_pkt.bytes);
  1929. DP_TRACE(NONE, "Dma_map_error = %d",
  1930. pdev->stats.tx.dropped.dma_map_error);
  1931. DP_TRACE(NONE, "Ring Full = %d", pdev->stats.tx.dropped.ring_full);
  1932. DP_TRACE(NONE, "Fw Discard = %d",
  1933. pdev->stats.tx.dropped.fw_discard);
  1934. DP_TRACE(NONE, "Fw Discard Retired = %d",
  1935. pdev->stats.tx.dropped.fw_discard_retired);
  1936. DP_TRACE(NONE, "Firmware Discard Untransmitted = %d",
  1937. pdev->stats.tx.dropped.fw_discard_untransmitted);
  1938. DP_TRACE(NONE, "Mpdu Age Out = %d",
  1939. pdev->stats.tx.dropped.mpdu_age_out);
  1940. DP_TRACE(NONE, "Firmware Discard Reason1 = %d",
  1941. pdev->stats.tx.dropped.fw_discard_reason1);
  1942. DP_TRACE(NONE, "Firmware Discard Reason2 = %d",
  1943. pdev->stats.tx.dropped.fw_discard_reason2);
  1944. DP_TRACE(NONE, "Firmware Discard Reason3 = %d",
  1945. pdev->stats.tx.dropped.fw_discard_reason3);
  1946. DP_TRACE(NONE, "Scatter Gather:\n");
  1947. DP_TRACE(NONE, "Total Packets = %d",
  1948. pdev->stats.tx_i.sg.sg_pkt.num);
  1949. DP_TRACE(NONE, "Total Bytes = %d",
  1950. pdev->stats.tx_i.sg.sg_pkt.bytes);
  1951. DP_TRACE(NONE, "Dropped By Host = %d",
  1952. pdev->stats.tx_i.sg.dropped_host);
  1953. DP_TRACE(NONE, "Dropped By Target = %d",
  1954. pdev->stats.tx_i.sg.dropped_target);
  1955. DP_TRACE(NONE, "Tso:\n");
  1956. DP_TRACE(NONE, "Number of Segments = %d",
  1957. pdev->stats.tx_i.tso.num_seg);
  1958. DP_TRACE(NONE, "Number Packets = %d",
  1959. pdev->stats.tx_i.tso.tso_pkt.num);
  1960. DP_TRACE(NONE, "Total Bytes = %d",
  1961. pdev->stats.tx_i.tso.tso_pkt.bytes);
  1962. DP_TRACE(NONE, "Dropped By Host = %d",
  1963. pdev->stats.tx_i.tso.dropped_host);
  1964. DP_TRACE(NONE, "Mcast Enhancement:\n");
  1965. DP_TRACE(NONE, "Dropped: Map Errors = %d",
  1966. pdev->stats.tx_i.mcast_en.dropped_map_error);
  1967. DP_TRACE(NONE, "Dropped: Self Mac = %d",
  1968. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  1969. DP_TRACE(NONE, "Dropped: Send Fail = %d",
  1970. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  1971. DP_TRACE(NONE, "Total Unicast sent = %d",
  1972. pdev->stats.tx_i.mcast_en.ucast);
  1973. }
  1974. /**
  1975. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  1976. * @pdev: DP_PDEV Handle
  1977. *
  1978. * Return: void
  1979. */
  1980. static inline void
  1981. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  1982. {
  1983. DP_TRACE(NONE, "WLAN Rx Stats:\n");
  1984. DP_TRACE(NONE, "Received From HW (Reo Dest Ring):\n");
  1985. DP_TRACE(NONE, "Total Packets Received = %d",
  1986. pdev->stats.rx.rcvd_reo.num);
  1987. DP_TRACE(NONE, "Bytes Sent = %d",
  1988. pdev->stats.rx.rcvd_reo.bytes);
  1989. DP_TRACE(NONE, "Replenished:\n");
  1990. DP_TRACE(NONE, "Total Packets Replenished = %d",
  1991. pdev->stats.replenished.num);
  1992. DP_TRACE(NONE, "Bytes Sent = %d",
  1993. pdev->stats.replenished.bytes);
  1994. DP_TRACE(NONE, "Buffers Added To Freelist = %d",
  1995. pdev->stats.buf_freelist);
  1996. DP_TRACE(NONE, "Dropped:\n");
  1997. DP_TRACE(NONE, "Total Packets With No Peer = %d",
  1998. pdev->stats.dropped.no_peer.num);
  1999. DP_TRACE(NONE, "Bytes Sent With No Peer = %d",
  2000. pdev->stats.dropped.no_peer.bytes);
  2001. DP_TRACE(NONE, "Total Packets With Msdu Not Done = %d",
  2002. pdev->stats.dropped.msdu_not_done.num);
  2003. DP_TRACE(NONE, "Bytes Sent With Msdu Not Done = %d",
  2004. pdev->stats.dropped.msdu_not_done.bytes);
  2005. DP_TRACE(NONE, "Sent To Stack:\n");
  2006. DP_TRACE(NONE, "Packets Sent To Stack = %d",
  2007. pdev->stats.rx.to_stack.num);
  2008. DP_TRACE(NONE, "Bytes Sent To Stack = %d",
  2009. pdev->stats.rx.to_stack.bytes);
  2010. DP_TRACE(NONE, "Errors:\n");
  2011. DP_TRACE(NONE, "Rxdma Ring Unititalized: %d",
  2012. pdev->stats.err.rxdma_unitialized);
  2013. DP_TRACE(NONE, "Desc Alloc Failed: %d",
  2014. pdev->stats.err.desc_alloc_fail);
  2015. }
  2016. /**
  2017. * dp_print_soc_tx_stats(): Print SOC level stats
  2018. * @soc DP_SOC Handle
  2019. *
  2020. * Return: void
  2021. */
  2022. static inline void
  2023. dp_print_soc_tx_stats(struct dp_soc *soc)
  2024. {
  2025. DP_TRACE(NONE, "SOC Tx Stats:\n");
  2026. DP_TRACE(NONE, "Tx Descriptors In Use = %d",
  2027. soc->stats.tx.desc_in_use);
  2028. }
  2029. /**
  2030. * dp_print_soc_rx_stats: Print SOC level Rx stats
  2031. * @soc: DP_SOC Handle
  2032. *
  2033. * Return:void
  2034. */
  2035. static inline void
  2036. dp_print_soc_rx_stats(struct dp_soc *soc)
  2037. {
  2038. uint32_t i;
  2039. char reo_error[DP_REO_ERR_LENGTH];
  2040. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  2041. uint8_t index = 0;
  2042. DP_TRACE(NONE, "SOC Rx Stats:\n");
  2043. DP_TRACE(NONE, "Errors:\n");
  2044. DP_TRACE(NONE, "Invalid RBM = %d",
  2045. soc->stats.rx.err.invalid_rbm);
  2046. DP_TRACE(NONE, "Invalid Vdev = %d",
  2047. soc->stats.rx.err.invalid_vdev);
  2048. DP_TRACE(NONE, "Invalid Pdev = %d",
  2049. soc->stats.rx.err.invalid_pdev);
  2050. DP_TRACE(NONE, "HAL Ring Access Fail = %d",
  2051. soc->stats.rx.err.hal_ring_access_fail);
  2052. for (i = 0; i < MAX_RXDMA_ERRORS; i++) {
  2053. index += qdf_snprint(&rxdma_error[index],
  2054. DP_RXDMA_ERR_LENGTH - index,
  2055. " %d,", soc->stats.rx.err.rxdma_error[i]);
  2056. }
  2057. DP_TRACE(NONE, "RXDMA Error (0-31):%s",
  2058. rxdma_error);
  2059. index = 0;
  2060. for (i = 0; i < REO_ERROR_TYPE_MAX; i++) {
  2061. index += qdf_snprint(&reo_error[index],
  2062. DP_REO_ERR_LENGTH - index,
  2063. " %d,", soc->stats.rx.err.reo_error[i]);
  2064. }
  2065. DP_TRACE(NONE, "REO Error(0-14):%s",
  2066. reo_error);
  2067. }
  2068. /**
  2069. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  2070. * @vdev: DP_VDEV handle
  2071. *
  2072. * Return:void
  2073. */
  2074. static inline void
  2075. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  2076. {
  2077. struct dp_peer *peer = NULL;
  2078. DP_STATS_CLR(vdev->pdev);
  2079. DP_STATS_CLR(vdev->pdev->soc);
  2080. DP_STATS_CLR(vdev);
  2081. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2082. if (!peer)
  2083. return;
  2084. DP_STATS_CLR(peer);
  2085. }
  2086. }
  2087. /**
  2088. * dp_print_rx_rates(): Print Rx rate stats
  2089. * @vdev: DP_VDEV handle
  2090. *
  2091. * Return:void
  2092. */
  2093. static inline void
  2094. dp_print_rx_rates(struct dp_vdev *vdev)
  2095. {
  2096. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  2097. uint8_t i;
  2098. uint8_t index = 0;
  2099. char mcs[DP_MCS_LENGTH];
  2100. char nss[DP_NSS_LENGTH];
  2101. DP_TRACE(NONE, "Rx Rate Info:\n");
  2102. for (i = 0; i < MAX_MCS; i++) {
  2103. index += qdf_snprint(&mcs[index], DP_MCS_LENGTH - index,
  2104. " %d,", pdev->stats.rx.mcs_count[i]);
  2105. }
  2106. DP_TRACE(NONE, "MCS(0-11):%s",
  2107. mcs);
  2108. index = 0;
  2109. for (i = 0; i < SS_COUNT; i++) {
  2110. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  2111. " %d,", pdev->stats.rx.nss[i]);
  2112. }
  2113. DP_TRACE(NONE, "NSS(0-7):%s",
  2114. nss);
  2115. DP_TRACE(NONE, "SGI:"
  2116. " 0.8us %d,"
  2117. " 0.4us %d,"
  2118. " 1.6us %d,"
  2119. " 3.2us %d,",
  2120. pdev->stats.rx.sgi_count[0],
  2121. pdev->stats.rx.sgi_count[1],
  2122. pdev->stats.rx.sgi_count[2],
  2123. pdev->stats.rx.sgi_count[3]);
  2124. DP_TRACE(NONE, "BW Counts: 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  2125. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  2126. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  2127. DP_TRACE(NONE, "Reception Type:"
  2128. " SU: %d,"
  2129. " MU_MIMO:%d,"
  2130. " MU_OFDMA:%d,"
  2131. " MU_OFDMA_MIMO:%d",
  2132. pdev->stats.rx.reception_type[0],
  2133. pdev->stats.rx.reception_type[1],
  2134. pdev->stats.rx.reception_type[2],
  2135. pdev->stats.rx.reception_type[3]);
  2136. DP_TRACE(NONE, "Aggregation:\n");
  2137. DP_TRACE(NONE, "Number of Msdu's Part of Ampdu = %d",
  2138. pdev->stats.rx.ampdu_cnt);
  2139. DP_TRACE(NONE, "Number of Msdu's With No Mpdu Level Aggregation : %d",
  2140. pdev->stats.rx.non_ampdu_cnt);
  2141. DP_TRACE(NONE, "Number of Msdu's Part of Amsdu: %d",
  2142. pdev->stats.rx.amsdu_cnt);
  2143. DP_TRACE(NONE, "Number of Msdu's With No Msdu Level Aggregation: %d",
  2144. pdev->stats.rx.non_amsdu_cnt);
  2145. }
  2146. /**
  2147. * dp_print_tx_rates(): Print tx rates
  2148. * @vdev: DP_VDEV handle
  2149. *
  2150. * Return:void
  2151. */
  2152. static inline void
  2153. dp_print_tx_rates(struct dp_vdev *vdev)
  2154. {
  2155. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  2156. uint8_t i, pkt_type;
  2157. char mcs[DOT11_MAX][DP_MCS_LENGTH];
  2158. uint32_t index;
  2159. DP_TRACE(NONE, "Tx Rate Info:\n");
  2160. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  2161. index = 0;
  2162. for (i = 0; i < MAX_MCS; i++) {
  2163. index += qdf_snprint(&mcs[pkt_type][index],
  2164. DP_MCS_LENGTH - index,
  2165. " %d ",
  2166. pdev->stats.tx.pkt_type[pkt_type].
  2167. mcs_count[i]);
  2168. }
  2169. }
  2170. DP_TRACE(NONE, "Packet Type 11A MCS(0-7):%s",
  2171. mcs[0]);
  2172. DP_TRACE(NONE, "Packet Type 11A MCS Invalid = %d",
  2173. pdev->stats.tx.pkt_type[DOT11_A].mcs_count[MAX_MCS]);
  2174. DP_TRACE(NONE, "Packet Type 11B MCS(0-6):%s",
  2175. mcs[1]);
  2176. DP_TRACE(NONE, "Packet Type 11B MCS Invalid = %d",
  2177. pdev->stats.tx.pkt_type[DOT11_B].mcs_count[MAX_MCS]);
  2178. DP_TRACE(NONE, "Packet Type 11N MCS(0-7):%s",
  2179. mcs[2]);
  2180. DP_TRACE(NONE, "Packet Type 11N MCS Invalid = %d",
  2181. pdev->stats.tx.pkt_type[DOT11_N].mcs_count[MAX_MCS]);
  2182. DP_TRACE(NONE, "Packet Type 11AC MCS(0-9):%s",
  2183. mcs[3]);
  2184. DP_TRACE(NONE, "Packet Type 11AC MCS Invalid = %d",
  2185. pdev->stats.tx.pkt_type[DOT11_AC].mcs_count[MAX_MCS]);
  2186. DP_TRACE(NONE, "Packet Type 11AX MCS(0-11):%s",
  2187. mcs[4]);
  2188. DP_TRACE(NONE, "Packet Type 11AX MCS Invalid = %d",
  2189. pdev->stats.tx.pkt_type[DOT11_AX].mcs_count[MAX_MCS]);
  2190. }
  2191. /**
  2192. * dp_print_peer_stats():print peer stats
  2193. * @peer: DP_PEER handle
  2194. *
  2195. * return void
  2196. */
  2197. static inline void dp_print_peer_stats(struct dp_peer *peer)
  2198. {
  2199. uint8_t i, pkt_type;
  2200. char mcs[DOT11_MAX][DP_MCS_LENGTH];
  2201. uint32_t index;
  2202. char nss[DP_NSS_LENGTH];
  2203. char mcs_rx[DP_MCS_LENGTH];
  2204. DP_TRACE(NONE, "Node Tx Stats:\n");
  2205. DP_TRACE(NONE, "Total Packet Completions %d",
  2206. peer->stats.tx.comp_pkt.num);
  2207. DP_TRACE(NONE, "Total Bytes Completions %d",
  2208. peer->stats.tx.comp_pkt.bytes);
  2209. DP_TRACE(NONE, "Success Packets %d",
  2210. peer->stats.tx.tx_success.num);
  2211. DP_TRACE(NONE, "Success Bytes %d",
  2212. peer->stats.tx.tx_success.bytes);
  2213. DP_TRACE(NONE, "Packets Failed %d",
  2214. peer->stats.tx.tx_failed);
  2215. DP_TRACE(NONE, "Packets In OFDMA %d",
  2216. peer->stats.tx.ofdma);
  2217. DP_TRACE(NONE, "Packets In STBC %d",
  2218. peer->stats.tx.stbc);
  2219. DP_TRACE(NONE, "Packets In LDPC %d",
  2220. peer->stats.tx.ldpc);
  2221. DP_TRACE(NONE, "Packet Retries %d",
  2222. peer->stats.tx.retries);
  2223. DP_TRACE(NONE, "Msdu's Not Part of Ampdu %d",
  2224. peer->stats.tx.non_amsdu_cnt);
  2225. DP_TRACE(NONE, "Mpdu's Part of Ampdu %d",
  2226. peer->stats.tx.amsdu_cnt);
  2227. DP_TRACE(NONE, "Last Packet RSSI %d",
  2228. peer->stats.tx.last_ack_rssi);
  2229. DP_TRACE(NONE, "Dropped At Host: Due To DMA Map Error %d",
  2230. peer->stats.tx.dropped.dma_map_error);
  2231. DP_TRACE(NONE, "Dropped At Host: Due To Ring Full %d",
  2232. peer->stats.tx.dropped.ring_full);
  2233. DP_TRACE(NONE, "Dropped At FW: FW Discard %d",
  2234. peer->stats.tx.dropped.fw_discard);
  2235. DP_TRACE(NONE, "Dropped At FW: FW Discard Retired %d",
  2236. peer->stats.tx.dropped.fw_discard_retired);
  2237. DP_TRACE(NONE, "Dropped At FW: FW Discard Untransmitted %d",
  2238. peer->stats.tx.dropped.fw_discard_untransmitted);
  2239. DP_TRACE(NONE, "Dropped : Mpdu Age Out %d",
  2240. peer->stats.tx.dropped.mpdu_age_out);
  2241. DP_TRACE(NONE, "Dropped : FW Discard Reason1 %d",
  2242. peer->stats.tx.dropped.fw_discard_reason1);
  2243. DP_TRACE(NONE, "Dropped : FW Discard Reason2 %d",
  2244. peer->stats.tx.dropped.fw_discard_reason2);
  2245. DP_TRACE(NONE, "Dropped : FW Discard Reason3 %d",
  2246. peer->stats.tx.dropped.fw_discard_reason3);
  2247. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  2248. index = 0;
  2249. for (i = 0; i < MAX_MCS; i++) {
  2250. index += qdf_snprint(&mcs[pkt_type][index],
  2251. DP_MCS_LENGTH - index,
  2252. " %d ",
  2253. peer->stats.tx.pkt_type[pkt_type].
  2254. mcs_count[i]);
  2255. }
  2256. }
  2257. DP_TRACE(NONE, "Packet Type 11A MCS(0-7):%s",
  2258. mcs[0]);
  2259. DP_TRACE(NONE, "Packet Type 11A MCS Invalid = %d",
  2260. peer->stats.tx.pkt_type[DOT11_A].mcs_count[MAX_MCS]);
  2261. DP_TRACE(NONE, "Packet Type 11B MCS(0-6):%s",
  2262. mcs[1]);
  2263. DP_TRACE(NONE, "Packet Type 11B MCS Invalid = %d",
  2264. peer->stats.tx.pkt_type[DOT11_B].mcs_count[MAX_MCS]);
  2265. DP_TRACE(NONE, "Packet Type 11N MCS(0-7):%s",
  2266. mcs[2]);
  2267. DP_TRACE(NONE, "Packet Type 11N MCS Invalid = %d",
  2268. peer->stats.tx.pkt_type[DOT11_N].mcs_count[MAX_MCS]);
  2269. DP_TRACE(NONE, "Packet Type 11AC MCS(0-9):%s",
  2270. mcs[3]);
  2271. DP_TRACE(NONE, "Packet Type 11AC MCS Invalid = %d",
  2272. peer->stats.tx.pkt_type[DOT11_AC].mcs_count[MAX_MCS]);
  2273. DP_TRACE(NONE, "Packet Type 11AX MCS(0-11):%s",
  2274. mcs[4]);
  2275. DP_TRACE(NONE, "Packet Type 11AX MCS Invalid = %d",
  2276. peer->stats.tx.pkt_type[DOT11_AX].mcs_count[MAX_MCS]);
  2277. DP_TRACE(NONE, "SGI:"
  2278. " 0.8us %d,"
  2279. " 0.4us %d,"
  2280. " 1.6us %d,"
  2281. " 3.2us %d,",
  2282. peer->stats.tx.sgi_count[0],
  2283. peer->stats.tx.sgi_count[1],
  2284. peer->stats.tx.sgi_count[2],
  2285. peer->stats.tx.sgi_count[3]);
  2286. DP_TRACE(NONE, "BW Counts: 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  2287. peer->stats.tx.bw[0], peer->stats.tx.bw[1],
  2288. peer->stats.tx.bw[2], peer->stats.tx.bw[3]);
  2289. DP_TRACE(NONE, "Node Rx Stats:\n");
  2290. DP_TRACE(NONE, "Packets Sent To Stack %d",
  2291. peer->stats.rx.to_stack.num);
  2292. DP_TRACE(NONE, "Bytes Sent To Stack %d",
  2293. peer->stats.rx.to_stack.bytes);
  2294. DP_TRACE(NONE, "Packets Received %d", peer->stats.rx.rcvd_reo.num);
  2295. DP_TRACE(NONE, "Bytes Received %d", peer->stats.rx.rcvd_reo.bytes);
  2296. DP_TRACE(NONE, "Unicast Packets Received %d",
  2297. peer->stats.rx.unicast.num);
  2298. DP_TRACE(NONE, "Unicast Bytes Received %d",
  2299. peer->stats.rx.unicast.bytes);
  2300. DP_TRACE(NONE, "Multicast Packets Received %d",
  2301. peer->stats.rx.multicast.num);
  2302. DP_TRACE(NONE, "Multicast Bytes Received %d",
  2303. peer->stats.rx.multicast.bytes);
  2304. DP_TRACE(NONE, "WDS Packets Received %d",
  2305. peer->stats.rx.wds.num);
  2306. DP_TRACE(NONE, "WDS Bytes Received %d",
  2307. peer->stats.rx.wds.bytes);
  2308. DP_TRACE(NONE, "Intra BSS Packets Received %d",
  2309. peer->stats.rx.intra_bss.num);
  2310. DP_TRACE(NONE, "Intra BSS Bytes Received %d",
  2311. peer->stats.rx.intra_bss.bytes);
  2312. DP_TRACE(NONE, "Raw Packets Received %d",
  2313. peer->stats.rx.raw.num);
  2314. DP_TRACE(NONE, "Raw Bytes Received %d",
  2315. peer->stats.rx.raw.bytes);
  2316. DP_TRACE(NONE, "Errors: MIC Errors %d",
  2317. peer->stats.rx.err.mic_err);
  2318. DP_TRACE(NONE, "Erros: Decryption Errors %d",
  2319. peer->stats.rx.err.decrypt_err);
  2320. DP_TRACE(NONE, "Msdu's Received As Part of Ampdu %d",
  2321. peer->stats.rx.non_ampdu_cnt);
  2322. DP_TRACE(NONE, "Msdu's Recived As Ampdu %d", peer->stats.rx.ampdu_cnt);
  2323. DP_TRACE(NONE, "Msdu's Received Not Part of Amsdu's %d",
  2324. peer->stats.rx.non_amsdu_cnt);
  2325. DP_TRACE(NONE, "MSDUs Received As Part of Amsdu %d",
  2326. peer->stats.rx.amsdu_cnt);
  2327. DP_TRACE(NONE, "SGI:"
  2328. " 0.8us %d,"
  2329. " 0.4us %d,"
  2330. " 1.6us %d,"
  2331. " 3.2us %d,",
  2332. peer->stats.rx.sgi_count[0],
  2333. peer->stats.rx.sgi_count[1],
  2334. peer->stats.rx.sgi_count[2],
  2335. peer->stats.rx.sgi_count[3]);
  2336. DP_TRACE(NONE, "BW Counts: 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  2337. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  2338. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  2339. DP_TRACE(NONE, "Reception Type:"
  2340. " SU %d,"
  2341. " MU_MIMO %d,"
  2342. " MU_OFDMA %d,"
  2343. " MU_OFDMA_MIMO %d",
  2344. peer->stats.rx.reception_type[0],
  2345. peer->stats.rx.reception_type[1],
  2346. peer->stats.rx.reception_type[2],
  2347. peer->stats.rx.reception_type[3]);
  2348. index = 0;
  2349. for (i = 0; i < MAX_MCS; i++) {
  2350. index += qdf_snprint(&mcs_rx[index], DP_MCS_LENGTH - index,
  2351. " %d,", peer->stats.rx.mcs_count[i]);
  2352. }
  2353. DP_TRACE(NONE, "MCS(0-11):%s",
  2354. mcs_rx);
  2355. index = 0;
  2356. for (i = 0; i < SS_COUNT; i++) {
  2357. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  2358. " %d,", peer->stats.rx.nss[i]);
  2359. }
  2360. DP_TRACE(NONE, "NSS(0-7):%s",
  2361. nss);
  2362. }
  2363. /**
  2364. * dp_print_host_stats()- Function to print the stats aggregated at host
  2365. * @vdev_handle: DP_VDEV handle
  2366. * @req: ol_txrx_stats_req
  2367. * @type: host stats type
  2368. *
  2369. * Available Stat types
  2370. * TXRX_RX_RATE_STATS: Print Rx Rate Info
  2371. * TXRX_TX_RATE_STATS: Print Tx Rate Info
  2372. * TXRX_TX_HOST_STATS: Print Tx Stats
  2373. * TXRX_RX_HOST_STATS: Print Rx Stats
  2374. * TXRX_CLEAR_STATS : Clear the stats
  2375. *
  2376. * Return: 0 on success, print error message in case of failure
  2377. */
  2378. static int
  2379. dp_print_host_stats(struct cdp_vdev *vdev_handle, struct ol_txrx_stats_req *req,
  2380. enum cdp_host_txrx_stats type)
  2381. {
  2382. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2383. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  2384. dp_aggregate_pdev_stats(pdev);
  2385. switch (type) {
  2386. case TXRX_RX_RATE_STATS:
  2387. dp_print_rx_rates(vdev);
  2388. break;
  2389. case TXRX_TX_RATE_STATS:
  2390. dp_print_tx_rates(vdev);
  2391. break;
  2392. case TXRX_TX_HOST_STATS:
  2393. dp_print_pdev_tx_stats(pdev);
  2394. dp_print_soc_tx_stats(pdev->soc);
  2395. break;
  2396. case TXRX_RX_HOST_STATS:
  2397. dp_print_pdev_rx_stats(pdev);
  2398. dp_print_soc_rx_stats(pdev->soc);
  2399. break;
  2400. case TXRX_CLEAR_STATS:
  2401. dp_txrx_host_stats_clr(vdev);
  2402. break;
  2403. default:
  2404. DP_TRACE(NONE, "Wrong Input For TxRx Host Stats");
  2405. break;
  2406. }
  2407. return 0;
  2408. }
  2409. /*
  2410. * dp_get_peer_stats()- function to print peer stats
  2411. * @pdev_handle: DP_PDEV handle
  2412. * @mac_addr: mac address of the peer
  2413. *
  2414. * Return: void
  2415. */
  2416. static void
  2417. dp_get_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  2418. {
  2419. struct dp_peer *peer;
  2420. uint8_t local_id;
  2421. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  2422. &local_id);
  2423. dp_print_peer_stats(peer);
  2424. return;
  2425. }
  2426. /*
  2427. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  2428. * @vdev_handle: DP_VDEV handle
  2429. * @map_id:ID of map that needs to be updated
  2430. *
  2431. * Return: void
  2432. */
  2433. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  2434. uint8_t map_id)
  2435. {
  2436. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2437. vdev->dscp_tid_map_id = map_id;
  2438. return;
  2439. }
  2440. /**
  2441. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  2442. * @pdev: DP_PDEV handle
  2443. * @map_id: ID of map that needs to be updated
  2444. * @tos: index value in map
  2445. * @tid: tid value passed by the user
  2446. *
  2447. * Return: void
  2448. */
  2449. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  2450. uint8_t map_id, uint8_t tos, uint8_t tid)
  2451. {
  2452. uint8_t dscp;
  2453. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  2454. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  2455. pdev->dscp_tid_map[map_id][dscp] = tid;
  2456. hal_tx_update_dscp_tid(pdev->soc->hal_soc, tid,
  2457. map_id, dscp);
  2458. return;
  2459. }
  2460. static struct cdp_cmn_ops dp_ops_cmn = {
  2461. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  2462. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  2463. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  2464. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  2465. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  2466. .txrx_peer_create = dp_peer_create_wifi3,
  2467. .txrx_peer_setup = dp_peer_setup_wifi3,
  2468. .txrx_peer_teardown = NULL,
  2469. .txrx_peer_delete = dp_peer_delete_wifi3,
  2470. .txrx_vdev_register = dp_vdev_register_wifi3,
  2471. .txrx_soc_detach = dp_soc_detach_wifi3,
  2472. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  2473. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  2474. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  2475. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  2476. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  2477. .delba_process = dp_delba_process_wifi3,
  2478. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  2479. /* TODO: get API's for dscp-tid need to be added*/
  2480. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  2481. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  2482. /* TODO: Add other functions */
  2483. };
  2484. static struct cdp_ctrl_ops dp_ops_ctrl = {
  2485. .txrx_peer_authorize = dp_peer_authorize,
  2486. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  2487. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  2488. #ifdef MESH_MODE_SUPPORT
  2489. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  2490. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  2491. #endif
  2492. /* TODO: Add other functions */
  2493. };
  2494. static struct cdp_me_ops dp_ops_me = {
  2495. /* TODO */
  2496. };
  2497. static struct cdp_mon_ops dp_ops_mon = {
  2498. /* TODO */
  2499. };
  2500. static struct cdp_host_stats_ops dp_ops_host_stats = {
  2501. .txrx_host_stats_get = dp_print_host_stats,
  2502. .txrx_per_peer_stats = dp_get_peer_stats,
  2503. /* TODO */
  2504. };
  2505. static struct cdp_wds_ops dp_ops_wds = {
  2506. /* TODO */
  2507. };
  2508. static struct cdp_raw_ops dp_ops_raw = {
  2509. /* TODO */
  2510. };
  2511. #ifdef CONFIG_WIN
  2512. static struct cdp_pflow_ops dp_ops_pflow = {
  2513. /* TODO */
  2514. };
  2515. #endif /* CONFIG_WIN */
  2516. #ifndef CONFIG_WIN
  2517. static struct cdp_misc_ops dp_ops_misc = {
  2518. .get_opmode = dp_get_opmode,
  2519. };
  2520. static struct cdp_flowctl_ops dp_ops_flowctl = {
  2521. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  2522. };
  2523. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  2524. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  2525. };
  2526. static struct cdp_ipa_ops dp_ops_ipa = {
  2527. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  2528. };
  2529. static struct cdp_lro_ops dp_ops_lro = {
  2530. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  2531. };
  2532. /**
  2533. * dp_dummy_bus_suspend() - dummy bus suspend op
  2534. *
  2535. * FIXME - This is a placeholder for the actual logic!
  2536. *
  2537. * Return: QDF_STATUS_SUCCESS
  2538. */
  2539. inline QDF_STATUS dp_dummy_bus_suspend(void)
  2540. {
  2541. return QDF_STATUS_SUCCESS;
  2542. }
  2543. /**
  2544. * dp_dummy_bus_resume() - dummy bus resume
  2545. *
  2546. * FIXME - This is a placeholder for the actual logic!
  2547. *
  2548. * Return: QDF_STATUS_SUCCESS
  2549. */
  2550. inline QDF_STATUS dp_dummy_bus_resume(void)
  2551. {
  2552. return QDF_STATUS_SUCCESS;
  2553. }
  2554. static struct cdp_bus_ops dp_ops_bus = {
  2555. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  2556. .bus_suspend = dp_dummy_bus_suspend,
  2557. .bus_resume = dp_dummy_bus_resume
  2558. };
  2559. static struct cdp_ocb_ops dp_ops_ocb = {
  2560. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  2561. };
  2562. static struct cdp_throttle_ops dp_ops_throttle = {
  2563. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  2564. };
  2565. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  2566. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  2567. };
  2568. static struct cdp_cfg_ops dp_ops_cfg = {
  2569. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  2570. };
  2571. static struct cdp_peer_ops dp_ops_peer = {
  2572. .register_peer = dp_register_peer,
  2573. .clear_peer = dp_clear_peer,
  2574. .find_peer_by_addr = dp_find_peer_by_addr,
  2575. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  2576. .local_peer_id = dp_local_peer_id,
  2577. .peer_find_by_local_id = dp_peer_find_by_local_id,
  2578. .peer_state_update = dp_peer_state_update,
  2579. .get_vdevid = dp_get_vdevid,
  2580. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  2581. .get_vdev_for_peer = dp_get_vdev_for_peer,
  2582. .get_peer_state = dp_get_peer_state,
  2583. .last_assoc_received = dp_get_last_assoc_received,
  2584. .last_disassoc_received = dp_get_last_disassoc_received,
  2585. .last_deauth_received = dp_get_last_deauth_received,
  2586. };
  2587. #endif
  2588. static struct cdp_ops dp_txrx_ops = {
  2589. .cmn_drv_ops = &dp_ops_cmn,
  2590. .ctrl_ops = &dp_ops_ctrl,
  2591. .me_ops = &dp_ops_me,
  2592. .mon_ops = &dp_ops_mon,
  2593. .host_stats_ops = &dp_ops_host_stats,
  2594. .wds_ops = &dp_ops_wds,
  2595. .raw_ops = &dp_ops_raw,
  2596. #ifdef CONFIG_WIN
  2597. .pflow_ops = &dp_ops_pflow,
  2598. #endif /* CONFIG_WIN */
  2599. #ifndef CONFIG_WIN
  2600. .misc_ops = &dp_ops_misc,
  2601. .cfg_ops = &dp_ops_cfg,
  2602. .flowctl_ops = &dp_ops_flowctl,
  2603. .l_flowctl_ops = &dp_ops_l_flowctl,
  2604. .ipa_ops = &dp_ops_ipa,
  2605. .lro_ops = &dp_ops_lro,
  2606. .bus_ops = &dp_ops_bus,
  2607. .ocb_ops = &dp_ops_ocb,
  2608. .peer_ops = &dp_ops_peer,
  2609. .throttle_ops = &dp_ops_throttle,
  2610. .mob_stats_ops = &dp_ops_mob_stats,
  2611. #endif
  2612. };
  2613. /*
  2614. * dp_soc_attach_wifi3() - Attach txrx SOC
  2615. * @osif_soc: Opaque SOC handle from OSIF/HDD
  2616. * @htc_handle: Opaque HTC handle
  2617. * @hif_handle: Opaque HIF handle
  2618. * @qdf_osdev: QDF device
  2619. *
  2620. * Return: DP SOC handle on success, NULL on failure
  2621. */
  2622. /*
  2623. * Local prototype added to temporarily address warning caused by
  2624. * -Wmissing-prototypes. A more correct solution, namely to expose
  2625. * a prototype in an appropriate header file, will come later.
  2626. */
  2627. void *dp_soc_attach_wifi3(void *osif_soc, void *hif_handle,
  2628. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  2629. struct ol_if_ops *ol_ops);
  2630. void *dp_soc_attach_wifi3(void *osif_soc, void *hif_handle,
  2631. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  2632. struct ol_if_ops *ol_ops)
  2633. {
  2634. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  2635. if (!soc) {
  2636. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2637. FL("DP SOC memory allocation failed"));
  2638. goto fail0;
  2639. }
  2640. soc->cdp_soc.ops = &dp_txrx_ops;
  2641. soc->cdp_soc.ol_ops = ol_ops;
  2642. soc->osif_soc = osif_soc;
  2643. soc->osdev = qdf_osdev;
  2644. soc->hif_handle = hif_handle;
  2645. soc->hal_soc = hif_get_hal_handle(hif_handle);
  2646. soc->htt_handle = htt_soc_attach(soc, osif_soc, htc_handle,
  2647. soc->hal_soc, qdf_osdev);
  2648. if (!soc->htt_handle) {
  2649. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2650. FL("HTT attach failed"));
  2651. goto fail1;
  2652. }
  2653. soc->wlan_cfg_ctx = wlan_cfg_soc_attach();
  2654. if (!soc->wlan_cfg_ctx) {
  2655. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2656. FL("wlan_cfg_soc_attach failed"));
  2657. goto fail2;
  2658. }
  2659. qdf_spinlock_create(&soc->peer_ref_mutex);
  2660. if (dp_soc_interrupt_attach(soc) != QDF_STATUS_SUCCESS) {
  2661. goto fail2;
  2662. }
  2663. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  2664. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  2665. return (void *)soc;
  2666. fail2:
  2667. htt_soc_detach(soc->htt_handle);
  2668. fail1:
  2669. qdf_mem_free(soc);
  2670. fail0:
  2671. return NULL;
  2672. }