hal_9224_rx.h 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111
  1. /*
  2. * Copyright (c) 2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2022 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #ifndef _HAL_9224_RX_H_
  20. #define _HAL_9224_RX_H_
  21. #include "qdf_util.h"
  22. #include "qdf_types.h"
  23. #include "qdf_lock.h"
  24. #include "qdf_mem.h"
  25. #include "qdf_nbuf.h"
  26. #include "tcl_data_cmd.h"
  27. #include "phyrx_rssi_legacy.h"
  28. #include "rx_msdu_start.h"
  29. #include "tlv_tag_def.h"
  30. #include "hal_hw_headers.h"
  31. #include "hal_internal.h"
  32. #include "cdp_txrx_mon_struct.h"
  33. #include "qdf_trace.h"
  34. #include "hal_rx.h"
  35. #include "hal_tx.h"
  36. #include "dp_types.h"
  37. #include "hal_api_mon.h"
  38. #include "phyrx_other_receive_info_ru_details.h"
  39. #define HAL_RX_MSDU0_BUFFER_ADDR_LSB(link_desc_va) \
  40. (uint8_t *)(link_desc_va) + \
  41. RX_MSDU_LINK_MSDU_0_BUFFER_ADDR_INFO_DETAILS_BUFFER_ADDR_31_0_OFFSET
  42. #define HAL_RX_MSDU_DESC_INFO_PTR_GET(msdu0) \
  43. (uint8_t *)(msdu0) + \
  44. RX_MSDU_DETAILS_RX_MSDU_DESC_INFO_DETAILS_FIRST_MSDU_IN_MPDU_FLAG_OFFSET
  45. #define HAL_ENT_MPDU_DESC_INFO(ent_ring_desc) \
  46. (uint8_t *)(ent_ring_desc) + \
  47. RX_MPDU_DETAILS_RX_MPDU_DESC_INFO_DETAILS_MSDU_COUNT_OFFSET
  48. #define HAL_DST_MPDU_DESC_INFO(dst_ring_desc) \
  49. (uint8_t *)(dst_ring_desc) + \
  50. REO_DESTINATION_RING_RX_MPDU_DESC_INFO_DETAILS_MSDU_COUNT_OFFSET
  51. #define HAL_RX_GET_MAC_ADDR1_VALID(rx_mpdu_start) \
  52. HAL_RX_GET(rx_mpdu_start, RX_MPDU_INFO, MAC_ADDR_AD1_VALID)
  53. #define HAL_RX_GET_SW_FRAME_GROUP_ID(rx_mpdu_start) \
  54. HAL_RX_GET(rx_mpdu_start, RX_MPDU_INFO, SW_FRAME_GROUP_ID)
  55. #define HAL_REO_R0_CONFIG(soc, reg_val, reo_params) \
  56. do { \
  57. reg_val &= \
  58. ~(HWIO_REO_R0_GENERAL_ENABLE_AGING_LIST_ENABLE_BMSK |\
  59. HWIO_REO_R0_GENERAL_ENABLE_AGING_FLUSH_ENABLE_BMSK); \
  60. reg_val |= \
  61. HAL_SM(HWIO_REO_R0_GENERAL_ENABLE, \
  62. AGING_LIST_ENABLE, 1) | \
  63. HAL_SM(HWIO_REO_R0_GENERAL_ENABLE, \
  64. AGING_FLUSH_ENABLE, 1); \
  65. HAL_REG_WRITE(soc, \
  66. HWIO_REO_R0_GENERAL_ENABLE_ADDR( \
  67. REO_REG_REG_BASE), \
  68. reg_val); \
  69. reg_val = HAL_REG_READ(soc, \
  70. HWIO_REO_R0_MISC_CTL_ADDR( \
  71. REO_REG_REG_BASE)); \
  72. reg_val &= ~(HWIO_REO_R0_MISC_CTL_FRAGMENT_DEST_RING_BMSK); \
  73. reg_val |= HAL_SM(HWIO_REO_R0_MISC_CTL, \
  74. FRAGMENT_DEST_RING, \
  75. (reo_params)->frag_dst_ring); \
  76. } while (0)
  77. #define HAL_RX_MSDU_DESC_INFO_GET(msdu_details_ptr) \
  78. ((struct rx_msdu_desc_info *) \
  79. _OFFSET_TO_BYTE_PTR(msdu_details_ptr, \
  80. UNIFIED_RX_MSDU_DETAILS_2_RX_MSDU_DESC_INFO_RX_MSDU_DESC_INFO_DETAILS_OFFSET))
  81. #define HAL_RX_TLV_MSDU_DONE_COPY_GET(_rx_pkt_tlv) \
  82. HAL_RX_MSDU_END(_rx_pkt_tlv).msdu_done_copy
  83. #define HAL_RX_LINK_DESC_MSDU0_PTR(link_desc) \
  84. ((struct rx_msdu_details *) \
  85. _OFFSET_TO_BYTE_PTR((link_desc),\
  86. RX_MSDU_LINK_MSDU_0_BUFFER_ADDR_INFO_DETAILS_BUFFER_ADDR_31_0_OFFSET))
  87. #if defined(WLAN_CFR_ENABLE) && defined(WLAN_ENH_CFR_ENABLE)
  88. #define PHYRX_LOCATION_RX_LOCATION_INFO_DETAILS_CHAN_CAPTURE_STATUS_BMASK 0x00000006
  89. #define PHYRX_LOCATION_RX_LOCATION_INFO_DETAILS_CHAN_CAPTURE_STATUS_LSB 1
  90. #define PHYRX_LOCATION_RX_LOCATION_INFO_DETAILS_CHAN_CAPTURE_STATUS_MSB 2
  91. #define HAL_GET_RX_LOCATION_INFO_CHAN_CAPTURE_STATUS(rx_tlv) \
  92. ((HAL_RX_GET_64((rx_tlv), \
  93. PHYRX_LOCATION_RX_LOCATION_INFO_DETAILS, \
  94. RTT_CFR_STATUS) & \
  95. PHYRX_LOCATION_RX_LOCATION_INFO_DETAILS_CHAN_CAPTURE_STATUS_BMASK) >> \
  96. PHYRX_LOCATION_RX_LOCATION_INFO_DETAILS_CHAN_CAPTURE_STATUS_LSB)
  97. #endif
  98. #endif