dp_rx_mon_status.c 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789
  1. /*
  2. * Copyright (c) 2017-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "dp_types.h"
  19. #include "dp_rx.h"
  20. #include "dp_peer.h"
  21. #include "hal_rx.h"
  22. #include "hal_api.h"
  23. #include "qdf_trace.h"
  24. #include "qdf_nbuf.h"
  25. #include "hal_api_mon.h"
  26. #include "dp_rx_mon.h"
  27. #include "dp_internal.h"
  28. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  29. /**
  30. * dp_rx_populate_cdp_indication_ppdu() - Populate cdp rx indication structure
  31. * @soc: core txrx main context
  32. * @ppdu_info: ppdu info structure from ppdu ring
  33. * @ppdu_nbuf: qdf nbuf abstraction for linux skb
  34. *
  35. * Return: none
  36. */
  37. #ifdef FEATURE_PERPKT_INFO
  38. static inline void
  39. dp_rx_populate_cdp_indication_ppdu(struct dp_soc *soc,
  40. struct hal_rx_ppdu_info *ppdu_info,
  41. qdf_nbuf_t ppdu_nbuf)
  42. {
  43. struct dp_peer *peer;
  44. struct dp_ast_entry *ast_entry;
  45. struct cdp_rx_indication_ppdu *cdp_rx_ppdu;
  46. uint32_t ast_index;
  47. cdp_rx_ppdu = (struct cdp_rx_indication_ppdu *)ppdu_nbuf->data;
  48. ast_index = ppdu_info->rx_status.ast_index;
  49. if (ast_index > (WLAN_UMAC_PSOC_MAX_PEERS * 2)) {
  50. cdp_rx_ppdu->peer_id = HTT_INVALID_PEER;
  51. return;
  52. }
  53. ast_entry = soc->ast_table[ast_index];
  54. if (!ast_entry) {
  55. cdp_rx_ppdu->peer_id = HTT_INVALID_PEER;
  56. return;
  57. }
  58. peer = ast_entry->peer;
  59. if (!peer || peer->peer_ids[0] == HTT_INVALID_PEER) {
  60. cdp_rx_ppdu->peer_id = HTT_INVALID_PEER;
  61. return;
  62. }
  63. qdf_mem_copy(cdp_rx_ppdu->mac_addr,
  64. peer->mac_addr.raw, DP_MAC_ADDR_LEN);
  65. cdp_rx_ppdu->first_data_seq_ctrl =
  66. ppdu_info->rx_status.first_data_seq_ctrl;
  67. cdp_rx_ppdu->peer_id = peer->peer_ids[0];
  68. cdp_rx_ppdu->vdev_id = peer->vdev->vdev_id;
  69. cdp_rx_ppdu->ppdu_id = ppdu_info->com_info.ppdu_id;
  70. cdp_rx_ppdu->duration = ppdu_info->rx_status.duration;
  71. cdp_rx_ppdu->u.bw = ppdu_info->rx_status.bw;
  72. cdp_rx_ppdu->tcp_msdu_count = ppdu_info->rx_status.tcp_msdu_count;
  73. cdp_rx_ppdu->udp_msdu_count = ppdu_info->rx_status.udp_msdu_count;
  74. cdp_rx_ppdu->other_msdu_count = ppdu_info->rx_status.other_msdu_count;
  75. cdp_rx_ppdu->u.nss = ppdu_info->rx_status.nss;
  76. cdp_rx_ppdu->u.mcs = ppdu_info->rx_status.mcs;
  77. cdp_rx_ppdu->u.gi = ppdu_info->rx_status.sgi;
  78. cdp_rx_ppdu->u.preamble = ppdu_info->rx_status.preamble_type;
  79. cdp_rx_ppdu->u.ppdu_type = ppdu_info->rx_status.reception_type;
  80. cdp_rx_ppdu->rssi = ppdu_info->rx_status.rssi_comb;
  81. cdp_rx_ppdu->timestamp = ppdu_info->rx_status.tsft;
  82. cdp_rx_ppdu->channel = ppdu_info->rx_status.chan_num;
  83. cdp_rx_ppdu->num_msdu = (cdp_rx_ppdu->tcp_msdu_count +
  84. cdp_rx_ppdu->udp_msdu_count +
  85. cdp_rx_ppdu->other_msdu_count);
  86. cdp_rx_ppdu->num_mpdu = ppdu_info->com_info.mpdu_cnt_fcs_ok;
  87. if (ppdu_info->com_info.mpdu_cnt_fcs_ok > 1)
  88. cdp_rx_ppdu->is_ampdu = 1;
  89. else
  90. cdp_rx_ppdu->is_ampdu = 0;
  91. cdp_rx_ppdu->tid = ppdu_info->rx_status.tid;
  92. cdp_rx_ppdu->lsig_a = ppdu_info->rx_status.rate;
  93. }
  94. #else
  95. static inline void
  96. dp_rx_populate_cdp_indication_ppdu(struct dp_soc *soc,
  97. struct hal_rx_ppdu_info *ppdu_info,
  98. qdf_nbuf_t ppdu_nbuf)
  99. {
  100. }
  101. #endif
  102. /**
  103. * dp_rx_stats_update() - Update per-peer statistics
  104. * @soc: Datapath SOC handle
  105. * @peer: Datapath peer handle
  106. * @ppdu: PPDU Descriptor
  107. *
  108. * Return: None
  109. */
  110. #ifdef FEATURE_PERPKT_INFO
  111. static void dp_rx_stats_update(struct dp_soc *soc, struct dp_peer *peer,
  112. struct cdp_rx_indication_ppdu *ppdu)
  113. {
  114. struct dp_pdev *pdev = NULL;
  115. uint8_t mcs, preamble, ac = 0;
  116. uint16_t num_msdu;
  117. mcs = ppdu->u.mcs;
  118. preamble = ppdu->u.preamble;
  119. num_msdu = ppdu->num_msdu;
  120. if (!peer)
  121. return;
  122. pdev = peer->vdev->pdev;
  123. dp_mark_peer_inact(peer, false);
  124. if (soc->process_rx_status)
  125. return;
  126. DP_STATS_UPD(peer, rx.rssi, ppdu->rssi);
  127. if ((preamble == DOT11_A) || (preamble == DOT11_B))
  128. ppdu->u.nss = 1;
  129. if (ppdu->u.nss)
  130. DP_STATS_INC(peer, rx.nss[ppdu->u.nss - 1], num_msdu);
  131. DP_STATS_INC(peer, rx.sgi_count[ppdu->u.gi], num_msdu);
  132. DP_STATS_INC(peer, rx.bw[ppdu->u.bw], num_msdu);
  133. DP_STATS_INC(peer, rx.reception_type[ppdu->u.ppdu_type], num_msdu);
  134. DP_STATS_INCC(peer, rx.ampdu_cnt, num_msdu, ppdu->is_ampdu);
  135. DP_STATS_INCC(peer, rx.non_ampdu_cnt, num_msdu, !(ppdu->is_ampdu));
  136. DP_STATS_UPD(peer, rx.rx_rate, mcs);
  137. DP_STATS_INCC(peer,
  138. rx.pkt_type[preamble].mcs_count[MAX_MCS - 1], num_msdu,
  139. ((mcs >= MAX_MCS_11A) && (preamble == DOT11_A)));
  140. DP_STATS_INCC(peer,
  141. rx.pkt_type[preamble].mcs_count[mcs], num_msdu,
  142. ((mcs < MAX_MCS_11A) && (preamble == DOT11_A)));
  143. DP_STATS_INCC(peer,
  144. rx.pkt_type[preamble].mcs_count[MAX_MCS - 1], num_msdu,
  145. ((mcs >= MAX_MCS_11B) && (preamble == DOT11_B)));
  146. DP_STATS_INCC(peer,
  147. rx.pkt_type[preamble].mcs_count[mcs], num_msdu,
  148. ((mcs < MAX_MCS_11B) && (preamble == DOT11_B)));
  149. DP_STATS_INCC(peer,
  150. rx.pkt_type[preamble].mcs_count[MAX_MCS - 1], num_msdu,
  151. ((mcs >= MAX_MCS_11A) && (preamble == DOT11_N)));
  152. DP_STATS_INCC(peer,
  153. rx.pkt_type[preamble].mcs_count[mcs], num_msdu,
  154. ((mcs < MAX_MCS_11A) && (preamble == DOT11_N)));
  155. DP_STATS_INCC(peer,
  156. rx.pkt_type[preamble].mcs_count[MAX_MCS - 1], num_msdu,
  157. ((mcs >= MAX_MCS_11AC) && (preamble == DOT11_AC)));
  158. DP_STATS_INCC(peer,
  159. rx.pkt_type[preamble].mcs_count[mcs], num_msdu,
  160. ((mcs < MAX_MCS_11AC) && (preamble == DOT11_AC)));
  161. DP_STATS_INCC(peer,
  162. rx.pkt_type[preamble].mcs_count[MAX_MCS - 1], num_msdu,
  163. ((mcs >= (MAX_MCS - 1)) && (preamble == DOT11_AX)));
  164. DP_STATS_INCC(peer,
  165. rx.pkt_type[preamble].mcs_count[mcs], num_msdu,
  166. ((mcs < (MAX_MCS - 1)) && (preamble == DOT11_AX)));
  167. /*
  168. * If invalid TID, it could be a non-qos frame, hence do not update
  169. * any AC counters
  170. */
  171. ac = TID_TO_WME_AC(ppdu->tid);
  172. if (ppdu->tid != HAL_TID_INVALID)
  173. DP_STATS_INC(peer, rx.wme_ac_type[ac], num_msdu);
  174. if (soc->cdp_soc.ol_ops->update_dp_stats) {
  175. soc->cdp_soc.ol_ops->update_dp_stats(pdev->osif_pdev,
  176. &peer->stats, ppdu->peer_id,
  177. UPDATE_PEER_STATS);
  178. dp_aggregate_vdev_stats(peer->vdev);
  179. }
  180. }
  181. #endif
  182. /**
  183. * dp_rx_handle_mcopy_mode() - Allocate and deliver first MSDU payload
  184. * @soc: core txrx main context
  185. * @pdev: pdev strcuture
  186. * @ppdu_info: structure for rx ppdu ring
  187. *
  188. * Return: QDF_STATUS_SUCCESS - If nbuf to be freed by caller
  189. * QDF_STATUS_E_ALREADY - If nbuf not to be freed by caller
  190. */
  191. #ifdef FEATURE_PERPKT_INFO
  192. static inline QDF_STATUS
  193. dp_rx_handle_mcopy_mode(struct dp_soc *soc, struct dp_pdev *pdev,
  194. struct hal_rx_ppdu_info *ppdu_info, qdf_nbuf_t nbuf)
  195. {
  196. uint8_t size = 0;
  197. if (ppdu_info->first_msdu_payload == NULL)
  198. return QDF_STATUS_SUCCESS;
  199. if (pdev->am_copy_id.rx_ppdu_id == ppdu_info->com_info.ppdu_id)
  200. return QDF_STATUS_SUCCESS;
  201. pdev->am_copy_id.rx_ppdu_id = ppdu_info->com_info.ppdu_id;
  202. size = ppdu_info->first_msdu_payload - qdf_nbuf_data(nbuf);
  203. ppdu_info->first_msdu_payload = NULL;
  204. if (qdf_nbuf_pull_head(nbuf, size) == NULL)
  205. return QDF_STATUS_SUCCESS;
  206. dp_wdi_event_handler(WDI_EVENT_RX_DATA, soc,
  207. nbuf, HTT_INVALID_PEER, WDI_NO_VAL, pdev->pdev_id);
  208. return QDF_STATUS_E_ALREADY;
  209. }
  210. #else
  211. static inline QDF_STATUS
  212. dp_rx_handle_mcopy_mode(struct dp_soc *soc, struct dp_pdev *pdev,
  213. struct hal_rx_ppdu_info *ppdu_info, qdf_nbuf_t nbuf)
  214. {
  215. return QDF_STATUS_SUCCESS;
  216. }
  217. #endif
  218. /**
  219. * dp_rx_handle_ppdu_stats() - Allocate and deliver ppdu stats to cdp layer
  220. * @soc: core txrx main context
  221. * @pdev: pdev strcuture
  222. * @ppdu_info: structure for rx ppdu ring
  223. *
  224. * Return: none
  225. */
  226. #ifdef FEATURE_PERPKT_INFO
  227. static inline void
  228. dp_rx_handle_ppdu_stats(struct dp_soc *soc, struct dp_pdev *pdev,
  229. struct hal_rx_ppdu_info *ppdu_info)
  230. {
  231. qdf_nbuf_t ppdu_nbuf;
  232. struct dp_peer *peer;
  233. struct cdp_rx_indication_ppdu *cdp_rx_ppdu;
  234. /*
  235. * Do not allocate if fcs error,
  236. * ast idx invalid / fctl invalid
  237. */
  238. if (!ppdu_info->rx_status.frame_control_info_valid)
  239. return;
  240. if (ppdu_info->com_info.mpdu_cnt_fcs_ok == 0)
  241. return;
  242. if (ppdu_info->rx_status.ast_index == HAL_AST_IDX_INVALID)
  243. return;
  244. ppdu_nbuf = qdf_nbuf_alloc(soc->osdev,
  245. sizeof(struct hal_rx_ppdu_info), 0, 0, FALSE);
  246. if (ppdu_nbuf) {
  247. dp_rx_populate_cdp_indication_ppdu(soc, ppdu_info, ppdu_nbuf);
  248. qdf_nbuf_put_tail(ppdu_nbuf,
  249. sizeof(struct cdp_rx_indication_ppdu));
  250. cdp_rx_ppdu = (struct cdp_rx_indication_ppdu *)ppdu_nbuf->data;
  251. peer = dp_peer_find_by_id(soc, cdp_rx_ppdu->peer_id);
  252. if (peer && cdp_rx_ppdu->peer_id != HTT_INVALID_PEER) {
  253. dp_rx_stats_update(soc, peer, cdp_rx_ppdu);
  254. dp_wdi_event_handler(WDI_EVENT_RX_PPDU_DESC, soc,
  255. ppdu_nbuf, cdp_rx_ppdu->peer_id,
  256. WDI_NO_VAL, pdev->pdev_id);
  257. } else
  258. qdf_nbuf_free(ppdu_nbuf);
  259. }
  260. }
  261. #else
  262. static inline void
  263. dp_rx_handle_ppdu_stats(struct dp_soc *soc, struct dp_pdev *pdev,
  264. struct hal_rx_ppdu_info *ppdu_info)
  265. {
  266. }
  267. #endif
  268. /**
  269. * dp_rx_mon_status_process_tlv() - Process status TLV in status
  270. * buffer on Rx status Queue posted by status SRNG processing.
  271. * @soc: core txrx main context
  272. * @mac_id: mac_id which is one of 3 mac_ids _ring
  273. *
  274. * Return: none
  275. */
  276. static inline void
  277. dp_rx_mon_status_process_tlv(struct dp_soc *soc, uint32_t mac_id,
  278. uint32_t quota)
  279. {
  280. struct dp_pdev *pdev = soc->pdev_list[mac_id];
  281. struct hal_rx_ppdu_info *ppdu_info;
  282. qdf_nbuf_t status_nbuf;
  283. uint8_t *rx_tlv;
  284. uint8_t *rx_tlv_start;
  285. uint32_t tlv_status = HAL_TLV_STATUS_BUF_DONE;
  286. QDF_STATUS am_copy_status = QDF_STATUS_SUCCESS;
  287. ppdu_info = &pdev->ppdu_info;
  288. if (pdev->mon_ppdu_status != DP_PPDU_STATUS_START)
  289. return;
  290. while (!qdf_nbuf_is_queue_empty(&pdev->rx_status_q)) {
  291. status_nbuf = qdf_nbuf_queue_remove(&pdev->rx_status_q);
  292. rx_tlv = qdf_nbuf_data(status_nbuf);
  293. rx_tlv_start = rx_tlv;
  294. #ifndef REMOVE_PKT_LOG
  295. #if defined(WDI_EVENT_ENABLE)
  296. dp_wdi_event_handler(WDI_EVENT_RX_DESC, soc,
  297. status_nbuf, HTT_INVALID_PEER, WDI_NO_VAL, mac_id);
  298. #endif
  299. #endif
  300. if ((pdev->monitor_vdev != NULL) || (pdev->enhanced_stats_en)) {
  301. do {
  302. tlv_status = hal_rx_status_get_tlv_info(rx_tlv,
  303. ppdu_info);
  304. rx_tlv = hal_rx_status_get_next_tlv(rx_tlv);
  305. if ((rx_tlv - rx_tlv_start) >= RX_BUFFER_SIZE)
  306. break;
  307. } while (tlv_status == HAL_TLV_STATUS_PPDU_NOT_DONE);
  308. }
  309. if (pdev->mcopy_mode) {
  310. am_copy_status = dp_rx_handle_mcopy_mode(soc,
  311. pdev, ppdu_info, status_nbuf);
  312. if (am_copy_status == QDF_STATUS_SUCCESS)
  313. qdf_nbuf_free(status_nbuf);
  314. } else {
  315. qdf_nbuf_free(status_nbuf);
  316. }
  317. if (tlv_status == HAL_TLV_STATUS_PPDU_DONE) {
  318. if (pdev->enhanced_stats_en ||
  319. pdev->mcopy_mode)
  320. dp_rx_handle_ppdu_stats(soc, pdev, ppdu_info);
  321. pdev->mon_ppdu_status = DP_PPDU_STATUS_DONE;
  322. dp_rx_mon_dest_process(soc, mac_id, quota);
  323. pdev->mon_ppdu_status = DP_PPDU_STATUS_START;
  324. pdev->ppdu_info.com_info.last_ppdu_id =
  325. pdev->ppdu_info.com_info.ppdu_id;
  326. }
  327. }
  328. return;
  329. }
  330. /*
  331. * dp_rx_mon_status_srng_process() - Process monitor status ring
  332. * post the status ring buffer to Rx status Queue for later
  333. * processing when status ring is filled with status TLV.
  334. * Allocate a new buffer to status ring if the filled buffer
  335. * is posted.
  336. *
  337. * @soc: core txrx main context
  338. * @mac_id: mac_id which is one of 3 mac_ids
  339. * @quota: No. of ring entry that can be serviced in one shot.
  340. * Return: uint32_t: No. of ring entry that is processed.
  341. */
  342. static inline uint32_t
  343. dp_rx_mon_status_srng_process(struct dp_soc *soc, uint32_t mac_id,
  344. uint32_t quota)
  345. {
  346. struct dp_pdev *pdev = soc->pdev_list[mac_id];
  347. void *hal_soc;
  348. void *mon_status_srng;
  349. void *rxdma_mon_status_ring_entry;
  350. QDF_STATUS status;
  351. uint32_t work_done = 0;
  352. mon_status_srng = pdev->rxdma_mon_status_ring.hal_srng;
  353. qdf_assert(mon_status_srng);
  354. if (!mon_status_srng || !hal_srng_initialized(mon_status_srng)) {
  355. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  356. "%s %d : HAL Monitor Status Ring Init Failed -- %pK\n",
  357. __func__, __LINE__, mon_status_srng);
  358. return work_done;
  359. }
  360. hal_soc = soc->hal_soc;
  361. qdf_assert(hal_soc);
  362. if (qdf_unlikely(hal_srng_access_start(hal_soc, mon_status_srng)))
  363. goto done;
  364. /* mon_status_ring_desc => WBM_BUFFER_RING STRUCT =>
  365. * BUFFER_ADDR_INFO STRUCT
  366. */
  367. while (qdf_likely((rxdma_mon_status_ring_entry =
  368. hal_srng_src_peek(hal_soc, mon_status_srng))
  369. && quota--)) {
  370. uint32_t rx_buf_cookie;
  371. qdf_nbuf_t status_nbuf;
  372. struct dp_rx_desc *rx_desc;
  373. uint8_t *status_buf;
  374. qdf_dma_addr_t paddr;
  375. uint64_t buf_addr;
  376. buf_addr =
  377. (HAL_RX_BUFFER_ADDR_31_0_GET(
  378. rxdma_mon_status_ring_entry) |
  379. ((uint64_t)(HAL_RX_BUFFER_ADDR_39_32_GET(
  380. rxdma_mon_status_ring_entry)) << 32));
  381. if (qdf_likely(buf_addr)) {
  382. rx_buf_cookie =
  383. HAL_RX_BUF_COOKIE_GET(
  384. rxdma_mon_status_ring_entry);
  385. rx_desc = dp_rx_cookie_2_va_mon_status(soc,
  386. rx_buf_cookie);
  387. qdf_assert(rx_desc);
  388. status_nbuf = rx_desc->nbuf;
  389. qdf_nbuf_sync_for_cpu(soc->osdev, status_nbuf,
  390. QDF_DMA_FROM_DEVICE);
  391. status_buf = qdf_nbuf_data(status_nbuf);
  392. status = hal_get_rx_status_done(status_buf);
  393. if (status != QDF_STATUS_SUCCESS) {
  394. uint32_t hp, tp;
  395. hal_api_get_tphp(hal_soc, mon_status_srng,
  396. &tp, &hp);
  397. QDF_TRACE(QDF_MODULE_ID_DP,
  398. QDF_TRACE_LEVEL_ERROR,
  399. "[%s][%d] status not done - hp:%u, tp:%u",
  400. __func__, __LINE__, hp, tp);
  401. /* WAR for missing status: Skip status entry */
  402. hal_srng_src_get_next(hal_soc, mon_status_srng);
  403. continue;
  404. }
  405. qdf_nbuf_set_pktlen(status_nbuf, RX_BUFFER_SIZE);
  406. qdf_nbuf_unmap_single(soc->osdev, status_nbuf,
  407. QDF_DMA_FROM_DEVICE);
  408. /* Put the status_nbuf to queue */
  409. qdf_nbuf_queue_add(&pdev->rx_status_q, status_nbuf);
  410. } else {
  411. union dp_rx_desc_list_elem_t *desc_list = NULL;
  412. union dp_rx_desc_list_elem_t *tail = NULL;
  413. struct rx_desc_pool *rx_desc_pool;
  414. uint32_t num_alloc_desc;
  415. rx_desc_pool = &soc->rx_desc_status[mac_id];
  416. num_alloc_desc = dp_rx_get_free_desc_list(soc, mac_id,
  417. rx_desc_pool,
  418. 1,
  419. &desc_list,
  420. &tail);
  421. rx_desc = &desc_list->rx_desc;
  422. }
  423. /* Allocate a new skb */
  424. status_nbuf = qdf_nbuf_alloc(soc->osdev, RX_BUFFER_SIZE,
  425. RX_BUFFER_RESERVATION, RX_BUFFER_ALIGNMENT, FALSE);
  426. status_buf = qdf_nbuf_data(status_nbuf);
  427. hal_clear_rx_status_done(status_buf);
  428. qdf_nbuf_map_single(soc->osdev, status_nbuf,
  429. QDF_DMA_BIDIRECTIONAL);
  430. paddr = qdf_nbuf_get_frag_paddr(status_nbuf, 0);
  431. rx_desc->nbuf = status_nbuf;
  432. rx_desc->in_use = 1;
  433. hal_rxdma_buff_addr_info_set(rxdma_mon_status_ring_entry,
  434. paddr, rx_desc->cookie, HAL_RX_BUF_RBM_SW3_BM);
  435. hal_srng_src_get_next(hal_soc, mon_status_srng);
  436. work_done++;
  437. }
  438. done:
  439. hal_srng_access_end(hal_soc, mon_status_srng);
  440. return work_done;
  441. }
  442. /*
  443. * dp_rx_mon_status_process() - Process monitor status ring and
  444. * TLV in status ring.
  445. *
  446. * @soc: core txrx main context
  447. * @mac_id: mac_id which is one of 3 mac_ids
  448. * @quota: No. of ring entry that can be serviced in one shot.
  449. * Return: uint32_t: No. of ring entry that is processed.
  450. */
  451. static inline uint32_t
  452. dp_rx_mon_status_process(struct dp_soc *soc, uint32_t mac_id, uint32_t quota) {
  453. uint32_t work_done;
  454. work_done = dp_rx_mon_status_srng_process(soc, mac_id, quota);
  455. quota -= work_done;
  456. dp_rx_mon_status_process_tlv(soc, mac_id, quota);
  457. return work_done;
  458. }
  459. /**
  460. * dp_mon_process() - Main monitor mode processing roution.
  461. * This call monitor status ring process then monitor
  462. * destination ring process.
  463. * Called from the bottom half (tasklet/NET_RX_SOFTIRQ)
  464. * @soc: core txrx main context
  465. * @mac_id: mac_id which is one of 3 mac_ids
  466. * @quota: No. of status ring entry that can be serviced in one shot.
  467. * Return: uint32_t: No. of ring entry that is processed.
  468. */
  469. uint32_t
  470. dp_mon_process(struct dp_soc *soc, uint32_t mac_id, uint32_t quota) {
  471. return dp_rx_mon_status_process(soc, mac_id, quota);
  472. }
  473. /**
  474. * dp_rx_pdev_mon_detach() - detach dp rx for status ring
  475. * @pdev: core txrx pdev context
  476. *
  477. * This function will detach DP RX status ring from
  478. * main device context. will free DP Rx resources for
  479. * status ring
  480. *
  481. * Return: QDF_STATUS_SUCCESS: success
  482. * QDF_STATUS_E_RESOURCES: Error return
  483. */
  484. QDF_STATUS
  485. dp_rx_pdev_mon_status_detach(struct dp_pdev *pdev)
  486. {
  487. uint8_t pdev_id = pdev->pdev_id;
  488. struct dp_soc *soc = pdev->soc;
  489. struct rx_desc_pool *rx_desc_pool;
  490. rx_desc_pool = &soc->rx_desc_status[pdev_id];
  491. if (rx_desc_pool->pool_size != 0) {
  492. dp_rx_desc_pool_free(soc, pdev_id, rx_desc_pool);
  493. }
  494. return QDF_STATUS_SUCCESS;
  495. }
  496. /*
  497. * dp_rx_buffers_replenish() - replenish monitor status ring with
  498. * rx nbufs called during dp rx
  499. * monitor status ring initialization
  500. *
  501. * @soc: core txrx main context
  502. * @mac_id: mac_id which is one of 3 mac_ids
  503. * @dp_rxdma_srng: dp monitor status circular ring
  504. * @rx_desc_pool; Pointer to Rx descriptor pool
  505. * @num_req_buffers: number of buffer to be replenished
  506. * @desc_list: list of descs if called from dp rx monitor status
  507. * process or NULL during dp rx initialization or
  508. * out of buffer interrupt
  509. * @tail: tail of descs list
  510. * @owner: who owns the nbuf (host, NSS etc...)
  511. * Return: return success or failure
  512. */
  513. static inline
  514. QDF_STATUS dp_rx_mon_status_buffers_replenish(struct dp_soc *dp_soc,
  515. uint32_t mac_id,
  516. struct dp_srng *dp_rxdma_srng,
  517. struct rx_desc_pool *rx_desc_pool,
  518. uint32_t num_req_buffers,
  519. union dp_rx_desc_list_elem_t **desc_list,
  520. union dp_rx_desc_list_elem_t **tail,
  521. uint8_t owner)
  522. {
  523. uint32_t num_alloc_desc;
  524. uint16_t num_desc_to_free = 0;
  525. uint32_t num_entries_avail;
  526. uint32_t count;
  527. int sync_hw_ptr = 1;
  528. qdf_dma_addr_t paddr;
  529. qdf_nbuf_t rx_netbuf;
  530. void *rxdma_ring_entry;
  531. union dp_rx_desc_list_elem_t *next;
  532. void *rxdma_srng;
  533. uint8_t *status_buf;
  534. rxdma_srng = dp_rxdma_srng->hal_srng;
  535. qdf_assert(rxdma_srng);
  536. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  537. "[%s][%d] requested %d buffers for replenish\n",
  538. __func__, __LINE__, num_req_buffers);
  539. /*
  540. * if desc_list is NULL, allocate the descs from freelist
  541. */
  542. if (!(*desc_list)) {
  543. num_alloc_desc = dp_rx_get_free_desc_list(dp_soc, mac_id,
  544. rx_desc_pool,
  545. num_req_buffers,
  546. desc_list,
  547. tail);
  548. if (!num_alloc_desc) {
  549. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  550. "[%s][%d] no free rx_descs in freelist\n",
  551. __func__, __LINE__);
  552. return QDF_STATUS_E_NOMEM;
  553. }
  554. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  555. "[%s][%d] %d rx desc allocated\n", __func__, __LINE__,
  556. num_alloc_desc);
  557. num_req_buffers = num_alloc_desc;
  558. }
  559. hal_srng_access_start(dp_soc->hal_soc, rxdma_srng);
  560. num_entries_avail = hal_srng_src_num_avail(dp_soc->hal_soc,
  561. rxdma_srng, sync_hw_ptr);
  562. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  563. "[%s][%d] no of availble entries in rxdma ring: %d\n",
  564. __func__, __LINE__, num_entries_avail);
  565. if (num_entries_avail < num_req_buffers) {
  566. num_desc_to_free = num_req_buffers - num_entries_avail;
  567. num_req_buffers = num_entries_avail;
  568. }
  569. for (count = 0; count < num_req_buffers; count++) {
  570. rxdma_ring_entry = hal_srng_src_get_next(dp_soc->hal_soc,
  571. rxdma_srng);
  572. rx_netbuf = qdf_nbuf_alloc(dp_soc->osdev,
  573. RX_BUFFER_SIZE,
  574. RX_BUFFER_RESERVATION,
  575. RX_BUFFER_ALIGNMENT,
  576. FALSE);
  577. status_buf = qdf_nbuf_data(rx_netbuf);
  578. hal_clear_rx_status_done(status_buf);
  579. memset(status_buf, 0, RX_BUFFER_SIZE);
  580. qdf_nbuf_map_single(dp_soc->osdev, rx_netbuf,
  581. QDF_DMA_BIDIRECTIONAL);
  582. paddr = qdf_nbuf_get_frag_paddr(rx_netbuf, 0);
  583. next = (*desc_list)->next;
  584. (*desc_list)->rx_desc.nbuf = rx_netbuf;
  585. (*desc_list)->rx_desc.in_use = 1;
  586. hal_rxdma_buff_addr_info_set(rxdma_ring_entry, paddr,
  587. (*desc_list)->rx_desc.cookie, owner);
  588. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  589. "[%s][%d] rx_desc=%pK, cookie=%d, nbuf=%pK, \
  590. status_buf=%pK paddr=%pK\n",
  591. __func__, __LINE__, &(*desc_list)->rx_desc,
  592. (*desc_list)->rx_desc.cookie, rx_netbuf,
  593. status_buf, (void *)paddr);
  594. *desc_list = next;
  595. }
  596. hal_srng_access_end(dp_soc->hal_soc, rxdma_srng);
  597. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  598. "successfully replenished %d buffers\n", num_req_buffers);
  599. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  600. "%d rx desc added back to free list\n", num_desc_to_free);
  601. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  602. "[%s][%d] desc_list=%pK, tail=%pK rx_desc=%pK, cookie=%d\n",
  603. __func__, __LINE__, desc_list, tail, &(*desc_list)->rx_desc,
  604. (*desc_list)->rx_desc.cookie);
  605. /*
  606. * add any available free desc back to the free list
  607. */
  608. if (*desc_list) {
  609. dp_rx_add_desc_list_to_free_list(dp_soc, desc_list, tail,
  610. mac_id, rx_desc_pool);
  611. }
  612. return QDF_STATUS_SUCCESS;
  613. }
  614. /**
  615. * dp_rx_pdev_mon_status_attach() - attach DP RX monitor status ring
  616. * @pdev: core txrx pdev context
  617. *
  618. * This function will attach a DP RX monitor status ring into pDEV
  619. * and replenish monitor status ring with buffer.
  620. *
  621. * Return: QDF_STATUS_SUCCESS: success
  622. * QDF_STATUS_E_RESOURCES: Error return
  623. */
  624. QDF_STATUS
  625. dp_rx_pdev_mon_status_attach(struct dp_pdev *pdev) {
  626. uint8_t pdev_id = pdev->pdev_id;
  627. struct dp_soc *soc = pdev->soc;
  628. union dp_rx_desc_list_elem_t *desc_list = NULL;
  629. union dp_rx_desc_list_elem_t *tail = NULL;
  630. struct dp_srng *rxdma_srng;
  631. uint32_t rxdma_entries;
  632. struct rx_desc_pool *rx_desc_pool;
  633. QDF_STATUS status;
  634. rxdma_srng = &pdev->rxdma_mon_status_ring;
  635. rxdma_entries = rxdma_srng->alloc_size/hal_srng_get_entrysize(
  636. soc->hal_soc, RXDMA_MONITOR_STATUS);
  637. rx_desc_pool = &soc->rx_desc_status[pdev_id];
  638. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  639. "%s: Mon RX Status Pool[%d] allocation size=%d\n",
  640. __func__, pdev_id, rxdma_entries);
  641. status = dp_rx_desc_pool_alloc(soc, pdev_id, rxdma_entries+1,
  642. rx_desc_pool);
  643. if (!QDF_IS_STATUS_SUCCESS(status)) {
  644. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  645. "%s: dp_rx_desc_pool_alloc() failed \n", __func__);
  646. return status;
  647. }
  648. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  649. "%s: Mon RX Status Buffers Replenish pdev_id=%d\n",
  650. __func__, pdev_id);
  651. status = dp_rx_mon_status_buffers_replenish(soc, pdev_id, rxdma_srng,
  652. rx_desc_pool, rxdma_entries, &desc_list, &tail,
  653. HAL_RX_BUF_RBM_SW3_BM);
  654. if (!QDF_IS_STATUS_SUCCESS(status)) {
  655. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  656. "%s: dp_rx_buffers_replenish() failed \n", __func__);
  657. return status;
  658. }
  659. qdf_nbuf_queue_init(&pdev->rx_status_q);
  660. pdev->mon_ppdu_status = DP_PPDU_STATUS_START;
  661. pdev->ppdu_info.com_info.last_ppdu_id = 0;
  662. qdf_mem_zero(&(pdev->ppdu_info.rx_status),
  663. sizeof(pdev->ppdu_info.rx_status));
  664. return QDF_STATUS_SUCCESS;
  665. }