sde_crtc.c 182 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795679667976798679968006801680268036804680568066807680868096810681168126813681468156816681768186819682068216822682368246825682668276828682968306831683268336834683568366837683868396840684168426843684468456846
  1. /*
  2. * Copyright (c) 2014-2020 The Linux Foundation. All rights reserved.
  3. * Copyright (C) 2013 Red Hat
  4. * Author: Rob Clark <[email protected]>
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License version 2 as published by
  8. * the Free Software Foundation.
  9. *
  10. * This program is distributed in the hope that it will be useful, but WITHOUT
  11. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  13. * more details.
  14. *
  15. * You should have received a copy of the GNU General Public License along with
  16. * this program. If not, see <http://www.gnu.org/licenses/>.
  17. */
  18. #define pr_fmt(fmt) "[drm:%s:%d] " fmt, __func__, __LINE__
  19. #include <linux/sort.h>
  20. #include <linux/debugfs.h>
  21. #include <linux/ktime.h>
  22. #include <drm/sde_drm.h>
  23. #include <drm/drm_mode.h>
  24. #include <drm/drm_crtc.h>
  25. #include <drm/drm_probe_helper.h>
  26. #include <drm/drm_flip_work.h>
  27. #include "sde_kms.h"
  28. #include "sde_hw_lm.h"
  29. #include "sde_hw_ctl.h"
  30. #include "sde_crtc.h"
  31. #include "sde_plane.h"
  32. #include "sde_hw_util.h"
  33. #include "sde_hw_catalog.h"
  34. #include "sde_color_processing.h"
  35. #include "sde_encoder.h"
  36. #include "sde_connector.h"
  37. #include "sde_vbif.h"
  38. #include "sde_power_handle.h"
  39. #include "sde_core_perf.h"
  40. #include "sde_trace.h"
  41. #define SDE_PSTATES_MAX (SDE_STAGE_MAX * 4)
  42. #define SDE_MULTIRECT_PLANE_MAX (SDE_STAGE_MAX * 2)
  43. struct sde_crtc_custom_events {
  44. u32 event;
  45. int (*func)(struct drm_crtc *crtc, bool en,
  46. struct sde_irq_callback *irq);
  47. };
  48. static int sde_crtc_power_interrupt_handler(struct drm_crtc *crtc_drm,
  49. bool en, struct sde_irq_callback *ad_irq);
  50. static int sde_crtc_idle_interrupt_handler(struct drm_crtc *crtc_drm,
  51. bool en, struct sde_irq_callback *idle_irq);
  52. static int sde_crtc_pm_event_handler(struct drm_crtc *crtc, bool en,
  53. struct sde_irq_callback *noirq);
  54. static struct sde_crtc_custom_events custom_events[] = {
  55. {DRM_EVENT_AD_BACKLIGHT, sde_cp_ad_interrupt},
  56. {DRM_EVENT_CRTC_POWER, sde_crtc_power_interrupt_handler},
  57. {DRM_EVENT_IDLE_NOTIFY, sde_crtc_idle_interrupt_handler},
  58. {DRM_EVENT_HISTOGRAM, sde_cp_hist_interrupt},
  59. {DRM_EVENT_SDE_POWER, sde_crtc_pm_event_handler},
  60. {DRM_EVENT_LTM_HIST, sde_cp_ltm_hist_interrupt},
  61. {DRM_EVENT_LTM_WB_PB, sde_cp_ltm_wb_pb_interrupt},
  62. {DRM_EVENT_LTM_OFF, sde_cp_ltm_off_event_handler},
  63. };
  64. /* default input fence timeout, in ms */
  65. #define SDE_CRTC_INPUT_FENCE_TIMEOUT 10000
  66. /*
  67. * The default input fence timeout is 2 seconds while max allowed
  68. * range is 10 seconds. Any value above 10 seconds adds glitches beyond
  69. * tolerance limit.
  70. */
  71. #define SDE_CRTC_MAX_INPUT_FENCE_TIMEOUT 10000
  72. /* layer mixer index on sde_crtc */
  73. #define LEFT_MIXER 0
  74. #define RIGHT_MIXER 1
  75. #define MISR_BUFF_SIZE 256
  76. /*
  77. * Time period for fps calculation in micro seconds.
  78. * Default value is set to 1 sec.
  79. */
  80. #define DEFAULT_FPS_PERIOD_1_SEC 1000000
  81. #define MAX_FPS_PERIOD_5_SECONDS 5000000
  82. #define MAX_FRAME_COUNT 1000
  83. #define MILI_TO_MICRO 1000
  84. #define SKIP_STAGING_PIPE_ZPOS 255
  85. static inline struct sde_kms *_sde_crtc_get_kms(struct drm_crtc *crtc)
  86. {
  87. struct msm_drm_private *priv;
  88. if (!crtc || !crtc->dev || !crtc->dev->dev_private) {
  89. SDE_ERROR("invalid crtc\n");
  90. return NULL;
  91. }
  92. priv = crtc->dev->dev_private;
  93. if (!priv || !priv->kms) {
  94. SDE_ERROR("invalid kms\n");
  95. return NULL;
  96. }
  97. return to_sde_kms(priv->kms);
  98. }
  99. /**
  100. * sde_crtc_calc_fps() - Calculates fps value.
  101. * @sde_crtc : CRTC structure
  102. *
  103. * This function is called at frame done. It counts the number
  104. * of frames done for every 1 sec. Stores the value in measured_fps.
  105. * measured_fps value is 10 times the calculated fps value.
  106. * For example, measured_fps= 594 for calculated fps of 59.4
  107. */
  108. static void sde_crtc_calc_fps(struct sde_crtc *sde_crtc)
  109. {
  110. ktime_t current_time_us;
  111. u64 fps, diff_us;
  112. current_time_us = ktime_get();
  113. diff_us = (u64)ktime_us_delta(current_time_us,
  114. sde_crtc->fps_info.last_sampled_time_us);
  115. sde_crtc->fps_info.frame_count++;
  116. if (diff_us >= DEFAULT_FPS_PERIOD_1_SEC) {
  117. /* Multiplying with 10 to get fps in floating point */
  118. fps = ((u64)sde_crtc->fps_info.frame_count)
  119. * DEFAULT_FPS_PERIOD_1_SEC * 10;
  120. do_div(fps, diff_us);
  121. sde_crtc->fps_info.measured_fps = (unsigned int)fps;
  122. SDE_DEBUG(" FPS for crtc%d is %d.%d\n",
  123. sde_crtc->base.base.id, (unsigned int)fps/10,
  124. (unsigned int)fps%10);
  125. sde_crtc->fps_info.last_sampled_time_us = current_time_us;
  126. sde_crtc->fps_info.frame_count = 0;
  127. }
  128. if (!sde_crtc->fps_info.time_buf)
  129. return;
  130. /**
  131. * Array indexing is based on sliding window algorithm.
  132. * sde_crtc->time_buf has a maximum capacity of MAX_FRAME_COUNT
  133. * time slots. As the count increases to MAX_FRAME_COUNT + 1, the
  134. * counter loops around and comes back to the first index to store
  135. * the next ktime.
  136. */
  137. sde_crtc->fps_info.time_buf[sde_crtc->fps_info.next_time_index++] =
  138. ktime_get();
  139. sde_crtc->fps_info.next_time_index %= MAX_FRAME_COUNT;
  140. }
  141. static void _sde_crtc_deinit_events(struct sde_crtc *sde_crtc)
  142. {
  143. if (!sde_crtc)
  144. return;
  145. }
  146. #ifdef CONFIG_DEBUG_FS
  147. static int _sde_debugfs_fps_status_show(struct seq_file *s, void *data)
  148. {
  149. struct sde_crtc *sde_crtc;
  150. u64 fps_int, fps_float;
  151. ktime_t current_time_us;
  152. u64 fps, diff_us;
  153. if (!s || !s->private) {
  154. SDE_ERROR("invalid input param(s)\n");
  155. return -EAGAIN;
  156. }
  157. sde_crtc = s->private;
  158. current_time_us = ktime_get();
  159. diff_us = (u64)ktime_us_delta(current_time_us,
  160. sde_crtc->fps_info.last_sampled_time_us);
  161. if (diff_us >= DEFAULT_FPS_PERIOD_1_SEC) {
  162. /* Multiplying with 10 to get fps in floating point */
  163. fps = ((u64)sde_crtc->fps_info.frame_count)
  164. * DEFAULT_FPS_PERIOD_1_SEC * 10;
  165. do_div(fps, diff_us);
  166. sde_crtc->fps_info.measured_fps = (unsigned int)fps;
  167. sde_crtc->fps_info.last_sampled_time_us = current_time_us;
  168. sde_crtc->fps_info.frame_count = 0;
  169. SDE_DEBUG("Measured FPS for crtc%d is %d.%d\n",
  170. sde_crtc->base.base.id, (unsigned int)fps/10,
  171. (unsigned int)fps%10);
  172. }
  173. fps_int = (unsigned int) sde_crtc->fps_info.measured_fps;
  174. fps_float = do_div(fps_int, 10);
  175. seq_printf(s, "fps: %llu.%llu\n", fps_int, fps_float);
  176. return 0;
  177. }
  178. static int _sde_debugfs_fps_status(struct inode *inode, struct file *file)
  179. {
  180. return single_open(file, _sde_debugfs_fps_status_show,
  181. inode->i_private);
  182. }
  183. #endif
  184. static ssize_t fps_periodicity_ms_store(struct device *device,
  185. struct device_attribute *attr, const char *buf, size_t count)
  186. {
  187. struct drm_crtc *crtc;
  188. struct sde_crtc *sde_crtc;
  189. int res;
  190. /* Base of the input */
  191. int cnt = 10;
  192. if (!device || !buf) {
  193. SDE_ERROR("invalid input param(s)\n");
  194. return -EAGAIN;
  195. }
  196. crtc = dev_get_drvdata(device);
  197. if (!crtc)
  198. return -EINVAL;
  199. sde_crtc = to_sde_crtc(crtc);
  200. res = kstrtou32(buf, cnt, &sde_crtc->fps_info.fps_periodic_duration);
  201. if (res < 0)
  202. return res;
  203. if (sde_crtc->fps_info.fps_periodic_duration <= 0)
  204. sde_crtc->fps_info.fps_periodic_duration =
  205. DEFAULT_FPS_PERIOD_1_SEC;
  206. else if ((sde_crtc->fps_info.fps_periodic_duration) * MILI_TO_MICRO >
  207. MAX_FPS_PERIOD_5_SECONDS)
  208. sde_crtc->fps_info.fps_periodic_duration =
  209. MAX_FPS_PERIOD_5_SECONDS;
  210. else
  211. sde_crtc->fps_info.fps_periodic_duration *= MILI_TO_MICRO;
  212. return count;
  213. }
  214. static ssize_t fps_periodicity_ms_show(struct device *device,
  215. struct device_attribute *attr, char *buf)
  216. {
  217. struct drm_crtc *crtc;
  218. struct sde_crtc *sde_crtc;
  219. if (!device || !buf) {
  220. SDE_ERROR("invalid input param(s)\n");
  221. return -EAGAIN;
  222. }
  223. crtc = dev_get_drvdata(device);
  224. if (!crtc)
  225. return -EINVAL;
  226. sde_crtc = to_sde_crtc(crtc);
  227. return scnprintf(buf, PAGE_SIZE, "%d\n",
  228. (sde_crtc->fps_info.fps_periodic_duration)/MILI_TO_MICRO);
  229. }
  230. static ssize_t measured_fps_show(struct device *device,
  231. struct device_attribute *attr, char *buf)
  232. {
  233. struct drm_crtc *crtc;
  234. struct sde_crtc *sde_crtc;
  235. uint64_t fps_int, fps_decimal;
  236. u64 fps = 0, frame_count = 0;
  237. ktime_t current_time;
  238. int i = 0, current_time_index;
  239. u64 diff_us;
  240. if (!device || !buf) {
  241. SDE_ERROR("invalid input param(s)\n");
  242. return -EAGAIN;
  243. }
  244. crtc = dev_get_drvdata(device);
  245. if (!crtc) {
  246. scnprintf(buf, PAGE_SIZE, "fps information not available");
  247. return -EINVAL;
  248. }
  249. sde_crtc = to_sde_crtc(crtc);
  250. if (!sde_crtc->fps_info.time_buf) {
  251. scnprintf(buf, PAGE_SIZE,
  252. "timebuf null - fps information not available");
  253. return -EINVAL;
  254. }
  255. /**
  256. * Whenever the time_index counter comes to zero upon decrementing,
  257. * it is set to the last index since it is the next index that we
  258. * should check for calculating the buftime.
  259. */
  260. current_time_index = (sde_crtc->fps_info.next_time_index == 0) ?
  261. MAX_FRAME_COUNT - 1 : (sde_crtc->fps_info.next_time_index - 1);
  262. current_time = ktime_get();
  263. for (i = 0; i < MAX_FRAME_COUNT; i++) {
  264. u64 ptime = (u64)ktime_to_us(current_time);
  265. u64 buftime = (u64)ktime_to_us(
  266. sde_crtc->fps_info.time_buf[current_time_index]);
  267. diff_us = (u64)ktime_us_delta(current_time,
  268. sde_crtc->fps_info.time_buf[current_time_index]);
  269. if (ptime > buftime && diff_us >= (u64)
  270. sde_crtc->fps_info.fps_periodic_duration) {
  271. /* Multiplying with 10 to get fps in floating point */
  272. fps = frame_count * DEFAULT_FPS_PERIOD_1_SEC * 10;
  273. do_div(fps, diff_us);
  274. sde_crtc->fps_info.measured_fps = (unsigned int)fps;
  275. SDE_DEBUG("measured fps: %d\n",
  276. sde_crtc->fps_info.measured_fps);
  277. break;
  278. }
  279. current_time_index = (current_time_index == 0) ?
  280. (MAX_FRAME_COUNT - 1) : (current_time_index - 1);
  281. SDE_DEBUG("current time index: %d\n", current_time_index);
  282. frame_count++;
  283. }
  284. if (i == MAX_FRAME_COUNT) {
  285. current_time_index = (sde_crtc->fps_info.next_time_index == 0) ?
  286. MAX_FRAME_COUNT - 1 : (sde_crtc->fps_info.next_time_index - 1);
  287. diff_us = (u64)ktime_us_delta(current_time,
  288. sde_crtc->fps_info.time_buf[current_time_index]);
  289. if (diff_us >= sde_crtc->fps_info.fps_periodic_duration) {
  290. /* Multiplying with 10 to get fps in floating point */
  291. fps = (frame_count) * DEFAULT_FPS_PERIOD_1_SEC * 10;
  292. do_div(fps, diff_us);
  293. sde_crtc->fps_info.measured_fps = (unsigned int)fps;
  294. }
  295. }
  296. fps_int = (uint64_t) sde_crtc->fps_info.measured_fps;
  297. fps_decimal = do_div(fps_int, 10);
  298. return scnprintf(buf, PAGE_SIZE,
  299. "fps: %d.%d duration:%d frame_count:%lld\n", fps_int, fps_decimal,
  300. sde_crtc->fps_info.fps_periodic_duration, frame_count);
  301. }
  302. static ssize_t vsync_event_show(struct device *device,
  303. struct device_attribute *attr, char *buf)
  304. {
  305. struct drm_crtc *crtc;
  306. struct sde_crtc *sde_crtc;
  307. if (!device || !buf) {
  308. SDE_ERROR("invalid input param(s)\n");
  309. return -EAGAIN;
  310. }
  311. crtc = dev_get_drvdata(device);
  312. sde_crtc = to_sde_crtc(crtc);
  313. return scnprintf(buf, PAGE_SIZE, "VSYNC=%llu\n",
  314. ktime_to_ns(sde_crtc->vblank_last_cb_time));
  315. }
  316. static DEVICE_ATTR_RO(vsync_event);
  317. static DEVICE_ATTR_RO(measured_fps);
  318. static DEVICE_ATTR_RW(fps_periodicity_ms);
  319. static struct attribute *sde_crtc_dev_attrs[] = {
  320. &dev_attr_vsync_event.attr,
  321. &dev_attr_measured_fps.attr,
  322. &dev_attr_fps_periodicity_ms.attr,
  323. NULL
  324. };
  325. static const struct attribute_group sde_crtc_attr_group = {
  326. .attrs = sde_crtc_dev_attrs,
  327. };
  328. static const struct attribute_group *sde_crtc_attr_groups[] = {
  329. &sde_crtc_attr_group,
  330. NULL,
  331. };
  332. static void sde_crtc_destroy(struct drm_crtc *crtc)
  333. {
  334. struct sde_crtc *sde_crtc = to_sde_crtc(crtc);
  335. SDE_DEBUG("\n");
  336. if (!crtc)
  337. return;
  338. if (sde_crtc->vsync_event_sf)
  339. sysfs_put(sde_crtc->vsync_event_sf);
  340. if (sde_crtc->sysfs_dev)
  341. device_unregister(sde_crtc->sysfs_dev);
  342. if (sde_crtc->blob_info)
  343. drm_property_blob_put(sde_crtc->blob_info);
  344. msm_property_destroy(&sde_crtc->property_info);
  345. sde_cp_crtc_destroy_properties(crtc);
  346. sde_fence_deinit(sde_crtc->output_fence);
  347. _sde_crtc_deinit_events(sde_crtc);
  348. drm_crtc_cleanup(crtc);
  349. mutex_destroy(&sde_crtc->crtc_lock);
  350. kfree(sde_crtc);
  351. }
  352. static bool sde_crtc_mode_fixup(struct drm_crtc *crtc,
  353. const struct drm_display_mode *mode,
  354. struct drm_display_mode *adjusted_mode)
  355. {
  356. SDE_DEBUG("\n");
  357. if ((msm_is_mode_seamless(adjusted_mode) ||
  358. (msm_is_mode_seamless_vrr(adjusted_mode) ||
  359. msm_is_mode_seamless_dyn_clk(adjusted_mode))) &&
  360. (!crtc->enabled)) {
  361. SDE_ERROR("crtc state prevents seamless transition\n");
  362. return false;
  363. }
  364. return true;
  365. }
  366. static void _sde_crtc_setup_blend_cfg(struct sde_crtc_mixer *mixer,
  367. struct sde_plane_state *pstate, struct sde_format *format)
  368. {
  369. uint32_t blend_op, fg_alpha, bg_alpha;
  370. uint32_t blend_type;
  371. struct sde_hw_mixer *lm = mixer->hw_lm;
  372. /* default to opaque blending */
  373. fg_alpha = sde_plane_get_property(pstate, PLANE_PROP_ALPHA);
  374. bg_alpha = 0xFF - fg_alpha;
  375. blend_op = SDE_BLEND_FG_ALPHA_FG_CONST | SDE_BLEND_BG_ALPHA_BG_CONST;
  376. blend_type = sde_plane_get_property(pstate, PLANE_PROP_BLEND_OP);
  377. SDE_DEBUG("blend type:0x%x blend alpha:0x%x\n", blend_type, fg_alpha);
  378. switch (blend_type) {
  379. case SDE_DRM_BLEND_OP_OPAQUE:
  380. blend_op = SDE_BLEND_FG_ALPHA_FG_CONST |
  381. SDE_BLEND_BG_ALPHA_BG_CONST;
  382. break;
  383. case SDE_DRM_BLEND_OP_PREMULTIPLIED:
  384. if (format->alpha_enable) {
  385. blend_op = SDE_BLEND_FG_ALPHA_FG_CONST |
  386. SDE_BLEND_BG_ALPHA_FG_PIXEL;
  387. if (fg_alpha != 0xff) {
  388. bg_alpha = fg_alpha;
  389. blend_op |= SDE_BLEND_BG_MOD_ALPHA |
  390. SDE_BLEND_BG_INV_MOD_ALPHA;
  391. } else {
  392. blend_op |= SDE_BLEND_BG_INV_ALPHA;
  393. }
  394. }
  395. break;
  396. case SDE_DRM_BLEND_OP_COVERAGE:
  397. if (format->alpha_enable) {
  398. blend_op = SDE_BLEND_FG_ALPHA_FG_PIXEL |
  399. SDE_BLEND_BG_ALPHA_FG_PIXEL;
  400. if (fg_alpha != 0xff) {
  401. bg_alpha = fg_alpha;
  402. blend_op |= SDE_BLEND_FG_MOD_ALPHA |
  403. SDE_BLEND_BG_MOD_ALPHA |
  404. SDE_BLEND_BG_INV_MOD_ALPHA;
  405. } else {
  406. blend_op |= SDE_BLEND_BG_INV_ALPHA;
  407. }
  408. }
  409. break;
  410. default:
  411. /* do nothing */
  412. break;
  413. }
  414. lm->ops.setup_blend_config(lm, pstate->stage, fg_alpha,
  415. bg_alpha, blend_op);
  416. SDE_DEBUG(
  417. "format: %4.4s, alpha_enable %u fg alpha:0x%x bg alpha:0x%x blend_op:0x%x\n",
  418. (char *) &format->base.pixel_format,
  419. format->alpha_enable, fg_alpha, bg_alpha, blend_op);
  420. }
  421. static void _sde_crtc_setup_dim_layer_cfg(struct drm_crtc *crtc,
  422. struct sde_crtc *sde_crtc, struct sde_crtc_mixer *mixer,
  423. struct sde_hw_dim_layer *dim_layer)
  424. {
  425. struct sde_crtc_state *cstate;
  426. struct sde_hw_mixer *lm;
  427. struct sde_hw_dim_layer split_dim_layer;
  428. int i;
  429. if (!dim_layer->rect.w || !dim_layer->rect.h) {
  430. SDE_DEBUG("empty dim_layer\n");
  431. return;
  432. }
  433. cstate = to_sde_crtc_state(crtc->state);
  434. SDE_DEBUG("dim_layer - flags:%d, stage:%d\n",
  435. dim_layer->flags, dim_layer->stage);
  436. split_dim_layer.stage = dim_layer->stage;
  437. split_dim_layer.color_fill = dim_layer->color_fill;
  438. /*
  439. * traverse through the layer mixers attached to crtc and find the
  440. * intersecting dim layer rect in each LM and program accordingly.
  441. */
  442. for (i = 0; i < sde_crtc->num_mixers; i++) {
  443. split_dim_layer.flags = dim_layer->flags;
  444. sde_kms_rect_intersect(&cstate->lm_roi[i], &dim_layer->rect,
  445. &split_dim_layer.rect);
  446. if (sde_kms_rect_is_null(&split_dim_layer.rect)) {
  447. /*
  448. * no extra programming required for non-intersecting
  449. * layer mixers with INCLUSIVE dim layer
  450. */
  451. if (split_dim_layer.flags & SDE_DRM_DIM_LAYER_INCLUSIVE)
  452. continue;
  453. /*
  454. * program the other non-intersecting layer mixers with
  455. * INCLUSIVE dim layer of full size for uniformity
  456. * with EXCLUSIVE dim layer config.
  457. */
  458. split_dim_layer.flags &= ~SDE_DRM_DIM_LAYER_EXCLUSIVE;
  459. split_dim_layer.flags |= SDE_DRM_DIM_LAYER_INCLUSIVE;
  460. memcpy(&split_dim_layer.rect, &cstate->lm_bounds[i],
  461. sizeof(split_dim_layer.rect));
  462. } else {
  463. split_dim_layer.rect.x =
  464. split_dim_layer.rect.x -
  465. cstate->lm_roi[i].x;
  466. split_dim_layer.rect.y =
  467. split_dim_layer.rect.y -
  468. cstate->lm_roi[i].y;
  469. }
  470. SDE_EVT32(DRMID(crtc), dim_layer->stage,
  471. cstate->lm_roi[i].x,
  472. cstate->lm_roi[i].y,
  473. cstate->lm_roi[i].w,
  474. cstate->lm_roi[i].h,
  475. dim_layer->rect.x,
  476. dim_layer->rect.y,
  477. dim_layer->rect.w,
  478. dim_layer->rect.h,
  479. split_dim_layer.rect.x,
  480. split_dim_layer.rect.y,
  481. split_dim_layer.rect.w,
  482. split_dim_layer.rect.h);
  483. SDE_DEBUG("split_dim_layer - LM:%d, rect:{%d,%d,%d,%d}}\n",
  484. i, split_dim_layer.rect.x, split_dim_layer.rect.y,
  485. split_dim_layer.rect.w, split_dim_layer.rect.h);
  486. lm = mixer[i].hw_lm;
  487. mixer[i].mixer_op_mode |= 1 << split_dim_layer.stage;
  488. lm->ops.setup_dim_layer(lm, &split_dim_layer);
  489. }
  490. }
  491. void sde_crtc_get_crtc_roi(struct drm_crtc_state *state,
  492. const struct sde_rect **crtc_roi)
  493. {
  494. struct sde_crtc_state *crtc_state;
  495. if (!state || !crtc_roi)
  496. return;
  497. crtc_state = to_sde_crtc_state(state);
  498. *crtc_roi = &crtc_state->crtc_roi;
  499. }
  500. bool sde_crtc_is_crtc_roi_dirty(struct drm_crtc_state *state)
  501. {
  502. struct sde_crtc_state *cstate;
  503. struct sde_crtc *sde_crtc;
  504. if (!state || !state->crtc)
  505. return false;
  506. sde_crtc = to_sde_crtc(state->crtc);
  507. cstate = to_sde_crtc_state(state);
  508. return msm_property_is_dirty(&sde_crtc->property_info,
  509. &cstate->property_state, CRTC_PROP_ROI_V1);
  510. }
  511. static int _sde_crtc_set_roi_v1(struct drm_crtc_state *state,
  512. void __user *usr_ptr)
  513. {
  514. struct drm_crtc *crtc;
  515. struct sde_crtc_state *cstate;
  516. struct sde_drm_roi_v1 roi_v1;
  517. int i;
  518. if (!state) {
  519. SDE_ERROR("invalid args\n");
  520. return -EINVAL;
  521. }
  522. cstate = to_sde_crtc_state(state);
  523. crtc = cstate->base.crtc;
  524. memset(&cstate->user_roi_list, 0, sizeof(cstate->user_roi_list));
  525. if (!usr_ptr) {
  526. SDE_DEBUG("crtc%d: rois cleared\n", DRMID(crtc));
  527. return 0;
  528. }
  529. if (copy_from_user(&roi_v1, usr_ptr, sizeof(roi_v1))) {
  530. SDE_ERROR("crtc%d: failed to copy roi_v1 data\n", DRMID(crtc));
  531. return -EINVAL;
  532. }
  533. SDE_DEBUG("crtc%d: num_rects %d\n", DRMID(crtc), roi_v1.num_rects);
  534. if (roi_v1.num_rects == 0) {
  535. SDE_DEBUG("crtc%d: rois cleared\n", DRMID(crtc));
  536. return 0;
  537. }
  538. if (roi_v1.num_rects > SDE_MAX_ROI_V1) {
  539. SDE_ERROR("crtc%d: too many rects specified: %d\n", DRMID(crtc),
  540. roi_v1.num_rects);
  541. return -EINVAL;
  542. }
  543. cstate->user_roi_list.num_rects = roi_v1.num_rects;
  544. for (i = 0; i < roi_v1.num_rects; ++i) {
  545. cstate->user_roi_list.roi[i] = roi_v1.roi[i];
  546. SDE_DEBUG("crtc%d: roi%d: roi (%d,%d) (%d,%d)\n",
  547. DRMID(crtc), i,
  548. cstate->user_roi_list.roi[i].x1,
  549. cstate->user_roi_list.roi[i].y1,
  550. cstate->user_roi_list.roi[i].x2,
  551. cstate->user_roi_list.roi[i].y2);
  552. SDE_EVT32_VERBOSE(DRMID(crtc),
  553. cstate->user_roi_list.roi[i].x1,
  554. cstate->user_roi_list.roi[i].y1,
  555. cstate->user_roi_list.roi[i].x2,
  556. cstate->user_roi_list.roi[i].y2);
  557. }
  558. return 0;
  559. }
  560. static int _sde_crtc_set_crtc_roi(struct drm_crtc *crtc,
  561. struct drm_crtc_state *state)
  562. {
  563. struct drm_connector *conn;
  564. struct drm_connector_state *conn_state;
  565. struct sde_crtc *sde_crtc;
  566. struct sde_crtc_state *crtc_state;
  567. struct sde_rect *crtc_roi;
  568. struct msm_mode_info mode_info;
  569. int i = 0;
  570. int rc;
  571. bool is_crtc_roi_dirty;
  572. bool is_any_conn_roi_dirty;
  573. if (!crtc || !state)
  574. return -EINVAL;
  575. sde_crtc = to_sde_crtc(crtc);
  576. crtc_state = to_sde_crtc_state(state);
  577. crtc_roi = &crtc_state->crtc_roi;
  578. is_crtc_roi_dirty = sde_crtc_is_crtc_roi_dirty(state);
  579. is_any_conn_roi_dirty = false;
  580. for_each_new_connector_in_state(state->state, conn, conn_state, i) {
  581. struct sde_connector *sde_conn;
  582. struct sde_connector_state *sde_conn_state;
  583. struct sde_rect conn_roi;
  584. if (!conn_state || conn_state->crtc != crtc)
  585. continue;
  586. rc = sde_connector_state_get_mode_info(conn_state, &mode_info);
  587. if (rc) {
  588. SDE_ERROR("failed to get mode info\n");
  589. return -EINVAL;
  590. }
  591. sde_conn = to_sde_connector(conn_state->connector);
  592. sde_conn_state = to_sde_connector_state(conn_state);
  593. is_any_conn_roi_dirty = is_any_conn_roi_dirty ||
  594. msm_property_is_dirty(
  595. &sde_conn->property_info,
  596. &sde_conn_state->property_state,
  597. CONNECTOR_PROP_ROI_V1);
  598. if (!mode_info.roi_caps.enabled)
  599. continue;
  600. /*
  601. * current driver only supports same connector and crtc size,
  602. * but if support for different sizes is added, driver needs
  603. * to check the connector roi here to make sure is full screen
  604. * for dsc 3d-mux topology that doesn't support partial update.
  605. */
  606. if (memcmp(&sde_conn_state->rois, &crtc_state->user_roi_list,
  607. sizeof(crtc_state->user_roi_list))) {
  608. SDE_ERROR("%s: crtc -> conn roi scaling unsupported\n",
  609. sde_crtc->name);
  610. return -EINVAL;
  611. }
  612. sde_kms_rect_merge_rectangles(&sde_conn_state->rois, &conn_roi);
  613. SDE_DEBUG("conn_roi x:%u, y:%u, w:%u, h:%u\n",
  614. conn_roi.x, conn_roi.y,
  615. conn_roi.w, conn_roi.h);
  616. SDE_EVT32_VERBOSE(DRMID(crtc), DRMID(conn),
  617. conn_roi.x, conn_roi.y,
  618. conn_roi.w, conn_roi.h);
  619. }
  620. /*
  621. * Check against CRTC ROI and Connector ROI not being updated together.
  622. * This restriction should be relaxed when Connector ROI scaling is
  623. * supported.
  624. */
  625. if (is_any_conn_roi_dirty != is_crtc_roi_dirty) {
  626. SDE_ERROR("connector/crtc rois not updated together\n");
  627. return -EINVAL;
  628. }
  629. sde_kms_rect_merge_rectangles(&crtc_state->user_roi_list, crtc_roi);
  630. /* clear the ROI to null if it matches full screen anyways */
  631. if (crtc_roi->x == 0 && crtc_roi->y == 0 &&
  632. crtc_roi->w == state->adjusted_mode.hdisplay &&
  633. crtc_roi->h == state->adjusted_mode.vdisplay)
  634. memset(crtc_roi, 0, sizeof(*crtc_roi));
  635. SDE_DEBUG("%s: crtc roi (%d,%d,%d,%d)\n", sde_crtc->name,
  636. crtc_roi->x, crtc_roi->y, crtc_roi->w, crtc_roi->h);
  637. SDE_EVT32_VERBOSE(DRMID(crtc), crtc_roi->x, crtc_roi->y, crtc_roi->w,
  638. crtc_roi->h);
  639. return 0;
  640. }
  641. static int _sde_crtc_check_autorefresh(struct drm_crtc *crtc,
  642. struct drm_crtc_state *state)
  643. {
  644. struct sde_crtc *sde_crtc;
  645. struct sde_crtc_state *crtc_state;
  646. struct drm_connector *conn;
  647. struct drm_connector_state *conn_state;
  648. int i;
  649. if (!crtc || !state)
  650. return -EINVAL;
  651. sde_crtc = to_sde_crtc(crtc);
  652. crtc_state = to_sde_crtc_state(state);
  653. if (sde_kms_rect_is_null(&crtc_state->crtc_roi))
  654. return 0;
  655. /* partial update active, check if autorefresh is also requested */
  656. for_each_new_connector_in_state(state->state, conn, conn_state, i) {
  657. uint64_t autorefresh;
  658. if (!conn_state || conn_state->crtc != crtc)
  659. continue;
  660. autorefresh = sde_connector_get_property(conn_state,
  661. CONNECTOR_PROP_AUTOREFRESH);
  662. if (autorefresh) {
  663. SDE_ERROR(
  664. "%s: autorefresh & partial crtc roi incompatible %llu\n",
  665. sde_crtc->name, autorefresh);
  666. return -EINVAL;
  667. }
  668. }
  669. return 0;
  670. }
  671. static int _sde_crtc_set_lm_roi(struct drm_crtc *crtc,
  672. struct drm_crtc_state *state, int lm_idx)
  673. {
  674. struct sde_kms *sde_kms;
  675. struct sde_crtc *sde_crtc;
  676. struct sde_crtc_state *crtc_state;
  677. const struct sde_rect *crtc_roi;
  678. const struct sde_rect *lm_bounds;
  679. struct sde_rect *lm_roi;
  680. if (!crtc || !state || lm_idx >= ARRAY_SIZE(crtc_state->lm_bounds))
  681. return -EINVAL;
  682. sde_kms = _sde_crtc_get_kms(crtc);
  683. if (!sde_kms || !sde_kms->catalog) {
  684. SDE_ERROR("invalid parameters\n");
  685. return -EINVAL;
  686. }
  687. sde_crtc = to_sde_crtc(crtc);
  688. crtc_state = to_sde_crtc_state(state);
  689. crtc_roi = &crtc_state->crtc_roi;
  690. lm_bounds = &crtc_state->lm_bounds[lm_idx];
  691. lm_roi = &crtc_state->lm_roi[lm_idx];
  692. if (sde_kms_rect_is_null(crtc_roi))
  693. memcpy(lm_roi, lm_bounds, sizeof(*lm_roi));
  694. else
  695. sde_kms_rect_intersect(crtc_roi, lm_bounds, lm_roi);
  696. SDE_DEBUG("%s: lm%d roi (%d,%d,%d,%d)\n", sde_crtc->name, lm_idx,
  697. lm_roi->x, lm_roi->y, lm_roi->w, lm_roi->h);
  698. /*
  699. * partial update is not supported with 3dmux dsc or dest scaler.
  700. * hence, crtc roi must match the mixer dimensions.
  701. */
  702. if (crtc_state->num_ds_enabled ||
  703. sde_rm_topology_is_group(&sde_kms->rm, state,
  704. SDE_RM_TOPOLOGY_GROUP_3DMERGE_DSC)) {
  705. if (memcmp(lm_roi, lm_bounds, sizeof(struct sde_rect))) {
  706. SDE_ERROR("Unsupported: Dest scaler/3d mux DSC + PU\n");
  707. return -EINVAL;
  708. }
  709. }
  710. /* if any dimension is zero, clear all dimensions for clarity */
  711. if (sde_kms_rect_is_null(lm_roi))
  712. memset(lm_roi, 0, sizeof(*lm_roi));
  713. return 0;
  714. }
  715. static u32 _sde_crtc_get_displays_affected(struct drm_crtc *crtc,
  716. struct drm_crtc_state *state)
  717. {
  718. struct sde_crtc *sde_crtc;
  719. struct sde_crtc_state *crtc_state;
  720. u32 disp_bitmask = 0;
  721. int i;
  722. if (!crtc || !state) {
  723. pr_err("Invalid crtc or state\n");
  724. return 0;
  725. }
  726. sde_crtc = to_sde_crtc(crtc);
  727. crtc_state = to_sde_crtc_state(state);
  728. /* pingpong split: one ROI, one LM, two physical displays */
  729. if (crtc_state->is_ppsplit) {
  730. u32 lm_split_width = crtc_state->lm_bounds[0].w / 2;
  731. struct sde_rect *roi = &crtc_state->lm_roi[0];
  732. if (sde_kms_rect_is_null(roi))
  733. disp_bitmask = 0;
  734. else if ((u32)roi->x + (u32)roi->w <= lm_split_width)
  735. disp_bitmask = BIT(0); /* left only */
  736. else if (roi->x >= lm_split_width)
  737. disp_bitmask = BIT(1); /* right only */
  738. else
  739. disp_bitmask = BIT(0) | BIT(1); /* left and right */
  740. } else if (sde_crtc->mixers_swapped) {
  741. disp_bitmask = BIT(0);
  742. } else {
  743. for (i = 0; i < sde_crtc->num_mixers; i++) {
  744. if (!sde_kms_rect_is_null(
  745. &crtc_state->lm_roi[i]))
  746. disp_bitmask |= BIT(i);
  747. }
  748. }
  749. SDE_DEBUG("affected displays 0x%x\n", disp_bitmask);
  750. return disp_bitmask;
  751. }
  752. static int _sde_crtc_check_rois_centered_and_symmetric(struct drm_crtc *crtc,
  753. struct drm_crtc_state *state)
  754. {
  755. struct sde_crtc *sde_crtc;
  756. struct sde_crtc_state *crtc_state;
  757. const struct sde_rect *roi[MAX_MIXERS_PER_CRTC];
  758. if (!crtc || !state)
  759. return -EINVAL;
  760. sde_crtc = to_sde_crtc(crtc);
  761. crtc_state = to_sde_crtc_state(state);
  762. if (sde_crtc->num_mixers > MAX_MIXERS_PER_CRTC) {
  763. SDE_ERROR("%s: unsupported number of mixers: %d\n",
  764. sde_crtc->name, sde_crtc->num_mixers);
  765. return -EINVAL;
  766. }
  767. /*
  768. * If using pingpong split: one ROI, one LM, two physical displays
  769. * then the ROI must be centered on the panel split boundary and
  770. * be of equal width across the split.
  771. */
  772. if (crtc_state->is_ppsplit) {
  773. u16 panel_split_width;
  774. u32 display_mask;
  775. roi[0] = &crtc_state->lm_roi[0];
  776. if (sde_kms_rect_is_null(roi[0]))
  777. return 0;
  778. display_mask = _sde_crtc_get_displays_affected(crtc, state);
  779. if (display_mask != (BIT(0) | BIT(1)))
  780. return 0;
  781. panel_split_width = crtc_state->lm_bounds[0].w / 2;
  782. if (roi[0]->x + roi[0]->w / 2 != panel_split_width) {
  783. SDE_ERROR("%s: roi x %d w %d split %d\n",
  784. sde_crtc->name, roi[0]->x, roi[0]->w,
  785. panel_split_width);
  786. return -EINVAL;
  787. }
  788. return 0;
  789. }
  790. /*
  791. * On certain HW, if using 2 LM, ROIs must be split evenly between the
  792. * LMs and be of equal width.
  793. */
  794. if (sde_crtc->num_mixers < CRTC_DUAL_MIXERS_ONLY)
  795. return 0;
  796. roi[0] = &crtc_state->lm_roi[0];
  797. roi[1] = &crtc_state->lm_roi[1];
  798. /* if one of the roi is null it's a left/right-only update */
  799. if (sde_kms_rect_is_null(roi[0]) || sde_kms_rect_is_null(roi[1]))
  800. return 0;
  801. /* check lm rois are equal width & first roi ends at 2nd roi */
  802. if (roi[0]->x + roi[0]->w != roi[1]->x || roi[0]->w != roi[1]->w) {
  803. SDE_ERROR(
  804. "%s: rois not centered and symmetric: roi0 x %d w %d roi1 x %d w %d\n",
  805. sde_crtc->name, roi[0]->x, roi[0]->w,
  806. roi[1]->x, roi[1]->w);
  807. return -EINVAL;
  808. }
  809. return 0;
  810. }
  811. static int _sde_crtc_check_planes_within_crtc_roi(struct drm_crtc *crtc,
  812. struct drm_crtc_state *state)
  813. {
  814. struct sde_crtc *sde_crtc;
  815. struct sde_crtc_state *crtc_state;
  816. const struct sde_rect *crtc_roi;
  817. const struct drm_plane_state *pstate;
  818. struct drm_plane *plane;
  819. if (!crtc || !state)
  820. return -EINVAL;
  821. /*
  822. * Reject commit if a Plane CRTC destination coordinates fall outside
  823. * the partial CRTC ROI. LM output is determined via connector ROIs,
  824. * if they are specified, not Plane CRTC ROIs.
  825. */
  826. sde_crtc = to_sde_crtc(crtc);
  827. crtc_state = to_sde_crtc_state(state);
  828. crtc_roi = &crtc_state->crtc_roi;
  829. if (sde_kms_rect_is_null(crtc_roi))
  830. return 0;
  831. drm_atomic_crtc_state_for_each_plane_state(plane, pstate, state) {
  832. struct sde_rect plane_roi, intersection;
  833. if (IS_ERR_OR_NULL(pstate)) {
  834. int rc = PTR_ERR(pstate);
  835. SDE_ERROR("%s: failed to get plane%d state, %d\n",
  836. sde_crtc->name, plane->base.id, rc);
  837. return rc;
  838. }
  839. plane_roi.x = pstate->crtc_x;
  840. plane_roi.y = pstate->crtc_y;
  841. plane_roi.w = pstate->crtc_w;
  842. plane_roi.h = pstate->crtc_h;
  843. sde_kms_rect_intersect(crtc_roi, &plane_roi, &intersection);
  844. if (!sde_kms_rect_is_equal(&plane_roi, &intersection)) {
  845. SDE_ERROR(
  846. "%s: plane%d crtc roi (%d,%d,%d,%d) outside crtc roi (%d,%d,%d,%d)\n",
  847. sde_crtc->name, plane->base.id,
  848. plane_roi.x, plane_roi.y,
  849. plane_roi.w, plane_roi.h,
  850. crtc_roi->x, crtc_roi->y,
  851. crtc_roi->w, crtc_roi->h);
  852. return -E2BIG;
  853. }
  854. }
  855. return 0;
  856. }
  857. static int _sde_crtc_check_rois(struct drm_crtc *crtc,
  858. struct drm_crtc_state *state)
  859. {
  860. struct sde_crtc *sde_crtc;
  861. struct sde_crtc_state *sde_crtc_state;
  862. struct msm_mode_info mode_info;
  863. int rc, lm_idx, i;
  864. if (!crtc || !state)
  865. return -EINVAL;
  866. memset(&mode_info, 0, sizeof(mode_info));
  867. sde_crtc = to_sde_crtc(crtc);
  868. sde_crtc_state = to_sde_crtc_state(state);
  869. /*
  870. * check connector array cached at modeset time since incoming atomic
  871. * state may not include any connectors if they aren't modified
  872. */
  873. for (i = 0; i < sde_crtc_state->num_connectors; i++) {
  874. struct drm_connector *conn = sde_crtc_state->connectors[i];
  875. if (!conn || !conn->state)
  876. continue;
  877. rc = sde_connector_state_get_mode_info(conn->state, &mode_info);
  878. if (rc) {
  879. SDE_ERROR("failed to get mode info\n");
  880. return -EINVAL;
  881. }
  882. if (!mode_info.roi_caps.enabled)
  883. continue;
  884. if (sde_crtc_state->user_roi_list.num_rects >
  885. mode_info.roi_caps.num_roi) {
  886. SDE_ERROR("roi count is exceeding limit, %d > %d\n",
  887. sde_crtc_state->user_roi_list.num_rects,
  888. mode_info.roi_caps.num_roi);
  889. return -E2BIG;
  890. }
  891. rc = _sde_crtc_set_crtc_roi(crtc, state);
  892. if (rc)
  893. return rc;
  894. rc = _sde_crtc_check_autorefresh(crtc, state);
  895. if (rc)
  896. return rc;
  897. for (lm_idx = 0; lm_idx < sde_crtc->num_mixers; lm_idx++) {
  898. rc = _sde_crtc_set_lm_roi(crtc, state, lm_idx);
  899. if (rc)
  900. return rc;
  901. }
  902. rc = _sde_crtc_check_rois_centered_and_symmetric(crtc, state);
  903. if (rc)
  904. return rc;
  905. rc = _sde_crtc_check_planes_within_crtc_roi(crtc, state);
  906. if (rc)
  907. return rc;
  908. }
  909. return 0;
  910. }
  911. static void _sde_crtc_program_lm_output_roi(struct drm_crtc *crtc)
  912. {
  913. struct sde_crtc *sde_crtc;
  914. struct sde_crtc_state *cstate;
  915. const struct sde_rect *lm_roi;
  916. struct sde_hw_mixer *hw_lm;
  917. bool right_mixer = false;
  918. bool lm_updated = false;
  919. int lm_idx;
  920. if (!crtc)
  921. return;
  922. sde_crtc = to_sde_crtc(crtc);
  923. cstate = to_sde_crtc_state(crtc->state);
  924. for (lm_idx = 0; lm_idx < sde_crtc->num_mixers; lm_idx++) {
  925. struct sde_hw_mixer_cfg cfg;
  926. lm_roi = &cstate->lm_roi[lm_idx];
  927. hw_lm = sde_crtc->mixers[lm_idx].hw_lm;
  928. if (!sde_crtc->mixers_swapped)
  929. right_mixer = lm_idx % MAX_MIXERS_PER_LAYOUT;
  930. if (lm_roi->w != hw_lm->cfg.out_width ||
  931. lm_roi->h != hw_lm->cfg.out_height ||
  932. right_mixer != hw_lm->cfg.right_mixer) {
  933. hw_lm->cfg.out_width = lm_roi->w;
  934. hw_lm->cfg.out_height = lm_roi->h;
  935. hw_lm->cfg.right_mixer = right_mixer;
  936. cfg.out_width = lm_roi->w;
  937. cfg.out_height = lm_roi->h;
  938. cfg.right_mixer = right_mixer;
  939. cfg.flags = 0;
  940. hw_lm->ops.setup_mixer_out(hw_lm, &cfg);
  941. lm_updated = true;
  942. }
  943. SDE_EVT32(DRMID(crtc), lm_idx, lm_roi->x, lm_roi->y, lm_roi->w,
  944. lm_roi->h, right_mixer, lm_updated);
  945. }
  946. if (lm_updated)
  947. sde_cp_crtc_res_change(crtc);
  948. }
  949. struct plane_state {
  950. struct sde_plane_state *sde_pstate;
  951. const struct drm_plane_state *drm_pstate;
  952. int stage;
  953. u32 pipe_id;
  954. };
  955. static int pstate_cmp(const void *a, const void *b)
  956. {
  957. struct plane_state *pa = (struct plane_state *)a;
  958. struct plane_state *pb = (struct plane_state *)b;
  959. int rc = 0;
  960. int pa_zpos, pb_zpos;
  961. enum sde_layout pa_layout, pb_layout;
  962. pa_zpos = sde_plane_get_property(pa->sde_pstate, PLANE_PROP_ZPOS);
  963. pb_zpos = sde_plane_get_property(pb->sde_pstate, PLANE_PROP_ZPOS);
  964. pa_layout = pa->sde_pstate->layout;
  965. pb_layout = pb->sde_pstate->layout;
  966. if (pa_zpos != pb_zpos)
  967. rc = pa_zpos - pb_zpos;
  968. else if (pa_layout != pb_layout)
  969. rc = pa_layout - pb_layout;
  970. else
  971. rc = pa->drm_pstate->crtc_x - pb->drm_pstate->crtc_x;
  972. return rc;
  973. }
  974. /*
  975. * validate and set source split:
  976. * use pstates sorted by stage to check planes on same stage
  977. * we assume that all pipes are in source split so its valid to compare
  978. * without taking into account left/right mixer placement
  979. */
  980. static int _sde_crtc_validate_src_split_order(struct drm_crtc *crtc,
  981. struct plane_state *pstates, int cnt)
  982. {
  983. struct plane_state *prv_pstate, *cur_pstate;
  984. enum sde_layout prev_layout, cur_layout;
  985. struct sde_rect left_rect, right_rect;
  986. struct sde_kms *sde_kms;
  987. int32_t left_pid, right_pid;
  988. int32_t stage;
  989. int i, rc = 0;
  990. sde_kms = _sde_crtc_get_kms(crtc);
  991. if (!sde_kms || !sde_kms->catalog) {
  992. SDE_ERROR("invalid parameters\n");
  993. return -EINVAL;
  994. }
  995. for (i = 1; i < cnt; i++) {
  996. prv_pstate = &pstates[i - 1];
  997. cur_pstate = &pstates[i];
  998. prev_layout = prv_pstate->sde_pstate->layout;
  999. cur_layout = cur_pstate->sde_pstate->layout;
  1000. if (prv_pstate->stage != cur_pstate->stage ||
  1001. prev_layout != cur_layout)
  1002. continue;
  1003. stage = cur_pstate->stage;
  1004. left_pid = prv_pstate->sde_pstate->base.plane->base.id;
  1005. POPULATE_RECT(&left_rect, prv_pstate->drm_pstate->crtc_x,
  1006. prv_pstate->drm_pstate->crtc_y,
  1007. prv_pstate->drm_pstate->crtc_w,
  1008. prv_pstate->drm_pstate->crtc_h, false);
  1009. right_pid = cur_pstate->sde_pstate->base.plane->base.id;
  1010. POPULATE_RECT(&right_rect, cur_pstate->drm_pstate->crtc_x,
  1011. cur_pstate->drm_pstate->crtc_y,
  1012. cur_pstate->drm_pstate->crtc_w,
  1013. cur_pstate->drm_pstate->crtc_h, false);
  1014. if (right_rect.x < left_rect.x) {
  1015. swap(left_pid, right_pid);
  1016. swap(left_rect, right_rect);
  1017. swap(prv_pstate, cur_pstate);
  1018. }
  1019. /*
  1020. * - planes are enumerated in pipe-priority order such that
  1021. * planes with lower drm_id must be left-most in a shared
  1022. * blend-stage when using source split.
  1023. * - planes in source split must be contiguous in width
  1024. * - planes in source split must have same dest yoff and height
  1025. */
  1026. if ((right_pid < left_pid) &&
  1027. !sde_kms->catalog->pipe_order_type) {
  1028. SDE_ERROR(
  1029. "invalid src split cfg, stage:%d left:%d right:%d\n",
  1030. stage, left_pid, right_pid);
  1031. return -EINVAL;
  1032. } else if (right_rect.x != (left_rect.x + left_rect.w)) {
  1033. SDE_ERROR(
  1034. "invalid coordinates, stage:%d l:%d-%d r:%d-%d\n",
  1035. stage, left_rect.x, left_rect.w,
  1036. right_rect.x, right_rect.w);
  1037. return -EINVAL;
  1038. } else if ((left_rect.y != right_rect.y) ||
  1039. (left_rect.h != right_rect.h)) {
  1040. SDE_ERROR(
  1041. "stage:%d invalid yoff/ht: l_yxh:%dx%d r_yxh:%dx%d\n",
  1042. stage, left_rect.y, left_rect.h,
  1043. right_rect.y, right_rect.h);
  1044. return -EINVAL;
  1045. }
  1046. }
  1047. return rc;
  1048. }
  1049. static void _sde_crtc_set_src_split_order(struct drm_crtc *crtc,
  1050. struct plane_state *pstates, int cnt)
  1051. {
  1052. struct plane_state *prv_pstate, *cur_pstate, *nxt_pstate;
  1053. enum sde_layout prev_layout, cur_layout;
  1054. struct sde_kms *sde_kms;
  1055. struct sde_rect left_rect, right_rect;
  1056. int32_t left_pid, right_pid;
  1057. int32_t stage;
  1058. int i;
  1059. sde_kms = _sde_crtc_get_kms(crtc);
  1060. if (!sde_kms || !sde_kms->catalog) {
  1061. SDE_ERROR("invalid parameters\n");
  1062. return;
  1063. }
  1064. if (!sde_kms->catalog->pipe_order_type)
  1065. return;
  1066. for (i = 0; i < cnt; i++) {
  1067. prv_pstate = (i > 0) ? &pstates[i - 1] : NULL;
  1068. cur_pstate = &pstates[i];
  1069. nxt_pstate = ((i + 1) < cnt) ? &pstates[i + 1] : NULL;
  1070. prev_layout = prv_pstate ? prv_pstate->sde_pstate->layout :
  1071. SDE_LAYOUT_NONE;
  1072. cur_layout = cur_pstate->sde_pstate->layout;
  1073. if ((!prv_pstate) || (prv_pstate->stage != cur_pstate->stage)
  1074. || (prev_layout != cur_layout)) {
  1075. /*
  1076. * reset if prv or nxt pipes are not in the same stage
  1077. * as the cur pipe
  1078. */
  1079. if ((!nxt_pstate)
  1080. || (nxt_pstate->stage != cur_pstate->stage)
  1081. || (nxt_pstate->sde_pstate->layout !=
  1082. cur_pstate->sde_pstate->layout))
  1083. cur_pstate->sde_pstate->pipe_order_flags = 0;
  1084. continue;
  1085. }
  1086. stage = cur_pstate->stage;
  1087. left_pid = prv_pstate->sde_pstate->base.plane->base.id;
  1088. POPULATE_RECT(&left_rect, prv_pstate->drm_pstate->crtc_x,
  1089. prv_pstate->drm_pstate->crtc_y,
  1090. prv_pstate->drm_pstate->crtc_w,
  1091. prv_pstate->drm_pstate->crtc_h, false);
  1092. right_pid = cur_pstate->sde_pstate->base.plane->base.id;
  1093. POPULATE_RECT(&right_rect, cur_pstate->drm_pstate->crtc_x,
  1094. cur_pstate->drm_pstate->crtc_y,
  1095. cur_pstate->drm_pstate->crtc_w,
  1096. cur_pstate->drm_pstate->crtc_h, false);
  1097. if (right_rect.x < left_rect.x) {
  1098. swap(left_pid, right_pid);
  1099. swap(left_rect, right_rect);
  1100. swap(prv_pstate, cur_pstate);
  1101. }
  1102. cur_pstate->sde_pstate->pipe_order_flags = SDE_SSPP_RIGHT;
  1103. prv_pstate->sde_pstate->pipe_order_flags = 0;
  1104. }
  1105. for (i = 0; i < cnt; i++) {
  1106. cur_pstate = &pstates[i];
  1107. sde_plane_setup_src_split_order(
  1108. cur_pstate->drm_pstate->plane,
  1109. cur_pstate->sde_pstate->multirect_index,
  1110. cur_pstate->sde_pstate->pipe_order_flags);
  1111. }
  1112. }
  1113. static void _sde_crtc_setup_blend_cfg_by_stage(struct sde_crtc_mixer *mixer,
  1114. int num_mixers, struct plane_state *pstates, int cnt)
  1115. {
  1116. int i, lm_idx;
  1117. struct sde_format *format;
  1118. bool blend_stage[SDE_STAGE_MAX] = { false };
  1119. u32 blend_type;
  1120. for (i = cnt - 1; i >= 0; i--) {
  1121. blend_type = sde_plane_get_property(pstates[i].sde_pstate,
  1122. PLANE_PROP_BLEND_OP);
  1123. /* stage has already been programmed or BLEND_OP_SKIP type */
  1124. if (blend_stage[pstates[i].sde_pstate->stage] ||
  1125. blend_type == SDE_DRM_BLEND_OP_SKIP)
  1126. continue;
  1127. for (lm_idx = 0; lm_idx < num_mixers; lm_idx++) {
  1128. format = to_sde_format(msm_framebuffer_format(
  1129. pstates[i].sde_pstate->base.fb));
  1130. if (!format) {
  1131. SDE_ERROR("invalid format\n");
  1132. return;
  1133. }
  1134. _sde_crtc_setup_blend_cfg(mixer + lm_idx,
  1135. pstates[i].sde_pstate, format);
  1136. blend_stage[pstates[i].sde_pstate->stage] = true;
  1137. }
  1138. }
  1139. }
  1140. static void _sde_crtc_blend_setup_mixer(struct drm_crtc *crtc,
  1141. struct drm_crtc_state *old_state, struct sde_crtc *sde_crtc,
  1142. struct sde_crtc_mixer *mixer)
  1143. {
  1144. struct drm_plane *plane;
  1145. struct drm_framebuffer *fb;
  1146. struct drm_plane_state *state;
  1147. struct sde_crtc_state *cstate;
  1148. struct sde_plane_state *pstate = NULL;
  1149. struct plane_state *pstates = NULL;
  1150. struct sde_format *format;
  1151. struct sde_hw_ctl *ctl;
  1152. struct sde_hw_mixer *lm;
  1153. struct sde_hw_stage_cfg *stage_cfg;
  1154. struct sde_rect plane_crtc_roi;
  1155. uint32_t stage_idx, lm_idx, layout_idx;
  1156. int zpos_cnt[MAX_LAYOUTS_PER_CRTC][SDE_STAGE_MAX + 1];
  1157. int i, mode, cnt = 0;
  1158. bool bg_alpha_enable = false, is_secure = false;
  1159. u32 blend_type;
  1160. DECLARE_BITMAP(fetch_active, SSPP_MAX);
  1161. if (!sde_crtc || !crtc->state || !mixer) {
  1162. SDE_ERROR("invalid sde_crtc or mixer\n");
  1163. return;
  1164. }
  1165. ctl = mixer->hw_ctl;
  1166. lm = mixer->hw_lm;
  1167. cstate = to_sde_crtc_state(crtc->state);
  1168. pstates = kcalloc(SDE_PSTATES_MAX,
  1169. sizeof(struct plane_state), GFP_KERNEL);
  1170. if (!pstates)
  1171. return;
  1172. memset(fetch_active, 0, sizeof(fetch_active));
  1173. memset(zpos_cnt, 0, sizeof(zpos_cnt));
  1174. drm_atomic_crtc_for_each_plane(plane, crtc) {
  1175. state = plane->state;
  1176. if (!state)
  1177. continue;
  1178. plane_crtc_roi.x = state->crtc_x;
  1179. plane_crtc_roi.y = state->crtc_y;
  1180. plane_crtc_roi.w = state->crtc_w;
  1181. plane_crtc_roi.h = state->crtc_h;
  1182. pstate = to_sde_plane_state(state);
  1183. fb = state->fb;
  1184. mode = sde_plane_get_property(pstate,
  1185. PLANE_PROP_FB_TRANSLATION_MODE);
  1186. is_secure = ((mode == SDE_DRM_FB_SEC) ||
  1187. (mode == SDE_DRM_FB_SEC_DIR_TRANS)) ?
  1188. true : false;
  1189. set_bit(sde_plane_pipe(plane), fetch_active);
  1190. sde_plane_ctl_flush(plane, ctl, true);
  1191. SDE_DEBUG("crtc %d stage:%d - plane %d sspp %d fb %d\n",
  1192. crtc->base.id,
  1193. pstate->stage,
  1194. plane->base.id,
  1195. sde_plane_pipe(plane) - SSPP_VIG0,
  1196. state->fb ? state->fb->base.id : -1);
  1197. format = to_sde_format(msm_framebuffer_format(pstate->base.fb));
  1198. if (!format) {
  1199. SDE_ERROR("invalid format\n");
  1200. goto end;
  1201. }
  1202. blend_type = sde_plane_get_property(pstate,
  1203. PLANE_PROP_BLEND_OP);
  1204. if (blend_type != SDE_DRM_BLEND_OP_SKIP) {
  1205. if (pstate->stage == SDE_STAGE_BASE &&
  1206. format->alpha_enable)
  1207. bg_alpha_enable = true;
  1208. SDE_EVT32(DRMID(crtc), DRMID(plane),
  1209. state->fb ? state->fb->base.id : -1,
  1210. state->src_x >> 16, state->src_y >> 16,
  1211. state->src_w >> 16, state->src_h >> 16,
  1212. state->crtc_x, state->crtc_y,
  1213. state->crtc_w, state->crtc_h,
  1214. pstate->rotation, is_secure);
  1215. /*
  1216. * none or left layout will program to layer mixer
  1217. * group 0, right layout will program to layer mixer
  1218. * group 1.
  1219. */
  1220. if (pstate->layout <= SDE_LAYOUT_LEFT)
  1221. layout_idx = 0;
  1222. else
  1223. layout_idx = 1;
  1224. stage_cfg = &sde_crtc->stage_cfg[layout_idx];
  1225. stage_idx = zpos_cnt[layout_idx][pstate->stage]++;
  1226. stage_cfg->stage[pstate->stage][stage_idx] =
  1227. sde_plane_pipe(plane);
  1228. stage_cfg->multirect_index[pstate->stage][stage_idx] =
  1229. pstate->multirect_index;
  1230. SDE_EVT32(DRMID(crtc), DRMID(plane), stage_idx,
  1231. sde_plane_pipe(plane) - SSPP_VIG0,
  1232. pstate->stage,
  1233. pstate->multirect_index,
  1234. pstate->multirect_mode,
  1235. format->base.pixel_format,
  1236. fb ? fb->modifier : 0,
  1237. layout_idx);
  1238. for (lm_idx = 0; lm_idx < sde_crtc->num_mixers;
  1239. lm_idx++) {
  1240. if (bg_alpha_enable && !format->alpha_enable)
  1241. mixer[lm_idx].mixer_op_mode = 0;
  1242. else
  1243. mixer[lm_idx].mixer_op_mode |=
  1244. 1 << pstate->stage;
  1245. }
  1246. }
  1247. if (cnt >= SDE_PSTATES_MAX)
  1248. continue;
  1249. pstates[cnt].sde_pstate = pstate;
  1250. pstates[cnt].drm_pstate = state;
  1251. if (blend_type == SDE_DRM_BLEND_OP_SKIP)
  1252. pstates[cnt].stage = SKIP_STAGING_PIPE_ZPOS;
  1253. else
  1254. pstates[cnt].stage = sde_plane_get_property(
  1255. pstates[cnt].sde_pstate, PLANE_PROP_ZPOS);
  1256. pstates[cnt].pipe_id = sde_plane_pipe(plane);
  1257. cnt++;
  1258. }
  1259. /* blend config update */
  1260. _sde_crtc_setup_blend_cfg_by_stage(mixer, sde_crtc->num_mixers,
  1261. pstates, cnt);
  1262. if (ctl->ops.set_active_pipes)
  1263. ctl->ops.set_active_pipes(ctl, fetch_active);
  1264. sort(pstates, cnt, sizeof(pstates[0]), pstate_cmp, NULL);
  1265. _sde_crtc_set_src_split_order(crtc, pstates, cnt);
  1266. if (lm && lm->ops.setup_dim_layer) {
  1267. cstate = to_sde_crtc_state(crtc->state);
  1268. if (test_bit(SDE_CRTC_DIRTY_DIM_LAYERS, cstate->dirty)) {
  1269. for (i = 0; i < cstate->num_dim_layers; i++)
  1270. _sde_crtc_setup_dim_layer_cfg(crtc, sde_crtc,
  1271. mixer, &cstate->dim_layer[i]);
  1272. clear_bit(SDE_CRTC_DIRTY_DIM_LAYERS, cstate->dirty);
  1273. }
  1274. }
  1275. end:
  1276. kfree(pstates);
  1277. }
  1278. static void _sde_crtc_swap_mixers_for_right_partial_update(
  1279. struct drm_crtc *crtc)
  1280. {
  1281. struct sde_crtc *sde_crtc;
  1282. struct sde_crtc_state *cstate;
  1283. struct drm_encoder *drm_enc;
  1284. bool is_right_only;
  1285. bool encoder_in_dsc_merge = false;
  1286. if (!crtc || !crtc->state)
  1287. return;
  1288. sde_crtc = to_sde_crtc(crtc);
  1289. cstate = to_sde_crtc_state(crtc->state);
  1290. if (sde_crtc->num_mixers != CRTC_DUAL_MIXERS_ONLY)
  1291. return;
  1292. drm_for_each_encoder_mask(drm_enc, crtc->dev,
  1293. crtc->state->encoder_mask) {
  1294. if (sde_encoder_is_dsc_merge(drm_enc)) {
  1295. encoder_in_dsc_merge = true;
  1296. break;
  1297. }
  1298. }
  1299. /**
  1300. * For right-only partial update with DSC merge, we swap LM0 & LM1.
  1301. * This is due to two reasons:
  1302. * - On 8996, there is a DSC HW requirement that in DSC Merge Mode,
  1303. * the left DSC must be used, right DSC cannot be used alone.
  1304. * For right-only partial update, this means swap layer mixers to map
  1305. * Left LM to Right INTF. On later HW this was relaxed.
  1306. * - In DSC Merge mode, the physical encoder has already registered
  1307. * PP0 as the master, to switch to right-only we would have to
  1308. * reprogram to be driven by PP1 instead.
  1309. * To support both cases, we prefer to support the mixer swap solution.
  1310. */
  1311. if (!encoder_in_dsc_merge) {
  1312. if (sde_crtc->mixers_swapped) {
  1313. swap(sde_crtc->mixers[0], sde_crtc->mixers[1]);
  1314. sde_crtc->mixers_swapped = false;
  1315. SDE_EVT32(SDE_EVTLOG_FUNC_CASE1);
  1316. }
  1317. return;
  1318. }
  1319. is_right_only = sde_kms_rect_is_null(&cstate->lm_roi[0]) &&
  1320. !sde_kms_rect_is_null(&cstate->lm_roi[1]);
  1321. if (is_right_only && !sde_crtc->mixers_swapped) {
  1322. /* right-only update swap mixers */
  1323. swap(sde_crtc->mixers[0], sde_crtc->mixers[1]);
  1324. sde_crtc->mixers_swapped = true;
  1325. } else if (!is_right_only && sde_crtc->mixers_swapped) {
  1326. /* left-only or full update, swap back */
  1327. swap(sde_crtc->mixers[0], sde_crtc->mixers[1]);
  1328. sde_crtc->mixers_swapped = false;
  1329. }
  1330. SDE_DEBUG("%s: right_only %d swapped %d, mix0->lm%d, mix1->lm%d\n",
  1331. sde_crtc->name, is_right_only, sde_crtc->mixers_swapped,
  1332. sde_crtc->mixers[0].hw_lm->idx - LM_0,
  1333. sde_crtc->mixers[1].hw_lm->idx - LM_0);
  1334. SDE_EVT32(DRMID(crtc), is_right_only, sde_crtc->mixers_swapped,
  1335. sde_crtc->mixers[0].hw_lm->idx - LM_0,
  1336. sde_crtc->mixers[1].hw_lm->idx - LM_0);
  1337. }
  1338. /**
  1339. * _sde_crtc_blend_setup - configure crtc mixers
  1340. * @crtc: Pointer to drm crtc structure
  1341. * @old_state: Pointer to old crtc state
  1342. * @add_planes: Whether or not to add planes to mixers
  1343. */
  1344. static void _sde_crtc_blend_setup(struct drm_crtc *crtc,
  1345. struct drm_crtc_state *old_state, bool add_planes)
  1346. {
  1347. struct sde_crtc *sde_crtc;
  1348. struct sde_crtc_state *sde_crtc_state;
  1349. struct sde_crtc_mixer *mixer;
  1350. struct sde_hw_ctl *ctl;
  1351. struct sde_hw_mixer *lm;
  1352. struct sde_ctl_flush_cfg cfg = {0,};
  1353. int i;
  1354. if (!crtc)
  1355. return;
  1356. sde_crtc = to_sde_crtc(crtc);
  1357. sde_crtc_state = to_sde_crtc_state(crtc->state);
  1358. mixer = sde_crtc->mixers;
  1359. SDE_DEBUG("%s\n", sde_crtc->name);
  1360. if (sde_crtc->num_mixers > MAX_MIXERS_PER_CRTC) {
  1361. SDE_ERROR("invalid number mixers: %d\n", sde_crtc->num_mixers);
  1362. return;
  1363. }
  1364. for (i = 0; i < sde_crtc->num_mixers; i++) {
  1365. if (!mixer[i].hw_lm) {
  1366. SDE_ERROR("invalid lm or ctl assigned to mixer\n");
  1367. return;
  1368. }
  1369. mixer[i].mixer_op_mode = 0;
  1370. if (test_bit(SDE_CRTC_DIRTY_DIM_LAYERS,
  1371. sde_crtc_state->dirty)) {
  1372. /* clear dim_layer settings */
  1373. lm = mixer[i].hw_lm;
  1374. if (lm->ops.clear_dim_layer)
  1375. lm->ops.clear_dim_layer(lm);
  1376. }
  1377. }
  1378. _sde_crtc_swap_mixers_for_right_partial_update(crtc);
  1379. /* initialize stage cfg */
  1380. memset(&sde_crtc->stage_cfg, 0, sizeof(sde_crtc->stage_cfg));
  1381. if (add_planes)
  1382. _sde_crtc_blend_setup_mixer(crtc, old_state, sde_crtc, mixer);
  1383. for (i = 0; i < sde_crtc->num_mixers; i++) {
  1384. const struct sde_rect *lm_roi = &sde_crtc_state->lm_roi[i];
  1385. int lm_layout = i / MAX_MIXERS_PER_LAYOUT;
  1386. ctl = mixer[i].hw_ctl;
  1387. lm = mixer[i].hw_lm;
  1388. if (sde_kms_rect_is_null(lm_roi))
  1389. sde_crtc->mixers[i].mixer_op_mode = 0;
  1390. lm->ops.setup_alpha_out(lm, mixer[i].mixer_op_mode);
  1391. /* stage config flush mask */
  1392. ctl->ops.update_bitmask_mixer(ctl, mixer[i].hw_lm->idx, 1);
  1393. ctl->ops.get_pending_flush(ctl, &cfg);
  1394. SDE_DEBUG("lm %d, op_mode 0x%X, ctl %d, flush mask 0x%x\n",
  1395. mixer[i].hw_lm->idx - LM_0,
  1396. mixer[i].mixer_op_mode,
  1397. ctl->idx - CTL_0,
  1398. cfg.pending_flush_mask);
  1399. if (sde_kms_rect_is_null(lm_roi)) {
  1400. SDE_DEBUG(
  1401. "%s: lm%d leave ctl%d mask 0 since null roi\n",
  1402. sde_crtc->name, lm->idx - LM_0,
  1403. ctl->idx - CTL_0);
  1404. ctl->ops.setup_blendstage(ctl, mixer[i].hw_lm->idx,
  1405. NULL, true);
  1406. } else {
  1407. ctl->ops.setup_blendstage(ctl, mixer[i].hw_lm->idx,
  1408. &sde_crtc->stage_cfg[lm_layout],
  1409. false);
  1410. }
  1411. }
  1412. _sde_crtc_program_lm_output_roi(crtc);
  1413. }
  1414. int sde_crtc_find_plane_fb_modes(struct drm_crtc *crtc,
  1415. uint32_t *fb_ns, uint32_t *fb_sec, uint32_t *fb_sec_dir)
  1416. {
  1417. struct drm_plane *plane;
  1418. struct sde_plane_state *sde_pstate;
  1419. uint32_t mode = 0;
  1420. int rc;
  1421. if (!crtc) {
  1422. SDE_ERROR("invalid state\n");
  1423. return -EINVAL;
  1424. }
  1425. *fb_ns = 0;
  1426. *fb_sec = 0;
  1427. *fb_sec_dir = 0;
  1428. drm_atomic_crtc_for_each_plane(plane, crtc) {
  1429. if (IS_ERR_OR_NULL(plane) || IS_ERR_OR_NULL(plane->state)) {
  1430. rc = PTR_ERR(plane);
  1431. SDE_ERROR("crtc%d failed to get plane%d state%d\n",
  1432. DRMID(crtc), DRMID(plane), rc);
  1433. return rc;
  1434. }
  1435. sde_pstate = to_sde_plane_state(plane->state);
  1436. mode = sde_plane_get_property(sde_pstate,
  1437. PLANE_PROP_FB_TRANSLATION_MODE);
  1438. switch (mode) {
  1439. case SDE_DRM_FB_NON_SEC:
  1440. (*fb_ns)++;
  1441. break;
  1442. case SDE_DRM_FB_SEC:
  1443. (*fb_sec)++;
  1444. break;
  1445. case SDE_DRM_FB_SEC_DIR_TRANS:
  1446. (*fb_sec_dir)++;
  1447. break;
  1448. case SDE_DRM_FB_NON_SEC_DIR_TRANS:
  1449. break;
  1450. default:
  1451. SDE_ERROR("Error: Plane[%d], fb_trans_mode:%d",
  1452. DRMID(plane), mode);
  1453. return -EINVAL;
  1454. }
  1455. }
  1456. return 0;
  1457. }
  1458. int sde_crtc_state_find_plane_fb_modes(struct drm_crtc_state *state,
  1459. uint32_t *fb_ns, uint32_t *fb_sec, uint32_t *fb_sec_dir)
  1460. {
  1461. struct drm_plane *plane;
  1462. const struct drm_plane_state *pstate;
  1463. struct sde_plane_state *sde_pstate;
  1464. uint32_t mode = 0;
  1465. int rc;
  1466. if (!state) {
  1467. SDE_ERROR("invalid state\n");
  1468. return -EINVAL;
  1469. }
  1470. *fb_ns = 0;
  1471. *fb_sec = 0;
  1472. *fb_sec_dir = 0;
  1473. drm_atomic_crtc_state_for_each_plane_state(plane, pstate, state) {
  1474. if (IS_ERR_OR_NULL(pstate)) {
  1475. rc = PTR_ERR(pstate);
  1476. SDE_ERROR("crtc%d failed to get plane%d state%d\n",
  1477. DRMID(state->crtc), DRMID(plane), rc);
  1478. return rc;
  1479. }
  1480. sde_pstate = to_sde_plane_state(pstate);
  1481. mode = sde_plane_get_property(sde_pstate,
  1482. PLANE_PROP_FB_TRANSLATION_MODE);
  1483. switch (mode) {
  1484. case SDE_DRM_FB_NON_SEC:
  1485. (*fb_ns)++;
  1486. break;
  1487. case SDE_DRM_FB_SEC:
  1488. (*fb_sec)++;
  1489. break;
  1490. case SDE_DRM_FB_SEC_DIR_TRANS:
  1491. (*fb_sec_dir)++;
  1492. break;
  1493. case SDE_DRM_FB_NON_SEC_DIR_TRANS:
  1494. break;
  1495. default:
  1496. SDE_ERROR("Error: Plane[%d], fb_trans_mode:%d",
  1497. DRMID(plane), mode);
  1498. return -EINVAL;
  1499. }
  1500. }
  1501. return 0;
  1502. }
  1503. static void _sde_drm_fb_sec_dir_trans(
  1504. struct sde_kms_smmu_state_data *smmu_state, uint32_t secure_level,
  1505. struct sde_mdss_cfg *catalog, bool old_valid_fb, int *ops)
  1506. {
  1507. /* secure display usecase */
  1508. if ((smmu_state->state == ATTACHED)
  1509. && (secure_level == SDE_DRM_SEC_ONLY)) {
  1510. smmu_state->state = catalog->sui_ns_allowed ?
  1511. DETACH_SEC_REQ : DETACH_ALL_REQ;
  1512. smmu_state->secure_level = secure_level;
  1513. smmu_state->transition_type = PRE_COMMIT;
  1514. *ops |= SDE_KMS_OPS_SECURE_STATE_CHANGE;
  1515. if (old_valid_fb)
  1516. *ops |= (SDE_KMS_OPS_WAIT_FOR_TX_DONE |
  1517. SDE_KMS_OPS_CLEANUP_PLANE_FB);
  1518. if (catalog->sui_misr_supported)
  1519. smmu_state->sui_misr_state =
  1520. SUI_MISR_ENABLE_REQ;
  1521. /* secure camera usecase */
  1522. } else if (smmu_state->state == ATTACHED) {
  1523. smmu_state->state = DETACH_SEC_REQ;
  1524. smmu_state->secure_level = secure_level;
  1525. smmu_state->transition_type = PRE_COMMIT;
  1526. *ops |= SDE_KMS_OPS_SECURE_STATE_CHANGE;
  1527. }
  1528. }
  1529. static void _sde_drm_fb_transactions(
  1530. struct sde_kms_smmu_state_data *smmu_state,
  1531. struct sde_mdss_cfg *catalog, bool old_valid_fb, bool post_commit,
  1532. int *ops)
  1533. {
  1534. if (((smmu_state->state == DETACHED)
  1535. || (smmu_state->state == DETACH_ALL_REQ))
  1536. || ((smmu_state->secure_level == SDE_DRM_SEC_ONLY)
  1537. && ((smmu_state->state == DETACHED_SEC)
  1538. || (smmu_state->state == DETACH_SEC_REQ)))) {
  1539. smmu_state->state = catalog->sui_ns_allowed ?
  1540. ATTACH_SEC_REQ : ATTACH_ALL_REQ;
  1541. smmu_state->transition_type = post_commit ?
  1542. POST_COMMIT : PRE_COMMIT;
  1543. *ops |= SDE_KMS_OPS_SECURE_STATE_CHANGE;
  1544. if (old_valid_fb)
  1545. *ops |= SDE_KMS_OPS_WAIT_FOR_TX_DONE;
  1546. if (catalog->sui_misr_supported)
  1547. smmu_state->sui_misr_state =
  1548. SUI_MISR_DISABLE_REQ;
  1549. } else if ((smmu_state->state == DETACHED_SEC)
  1550. || (smmu_state->state == DETACH_SEC_REQ)) {
  1551. smmu_state->state = ATTACH_SEC_REQ;
  1552. smmu_state->transition_type = post_commit ?
  1553. POST_COMMIT : PRE_COMMIT;
  1554. *ops |= SDE_KMS_OPS_SECURE_STATE_CHANGE;
  1555. if (old_valid_fb)
  1556. *ops |= SDE_KMS_OPS_WAIT_FOR_TX_DONE;
  1557. }
  1558. }
  1559. /**
  1560. * sde_crtc_get_secure_transition_ops - determines the operations that
  1561. * need to be performed before transitioning to secure state
  1562. * This function should be called after swapping the new state
  1563. * @crtc: Pointer to drm crtc structure
  1564. * Returns the bitmask of operations need to be performed, -Error in
  1565. * case of error cases
  1566. */
  1567. int sde_crtc_get_secure_transition_ops(struct drm_crtc *crtc,
  1568. struct drm_crtc_state *old_crtc_state,
  1569. bool old_valid_fb)
  1570. {
  1571. struct drm_plane *plane;
  1572. struct drm_encoder *encoder;
  1573. struct sde_crtc *sde_crtc;
  1574. struct sde_kms *sde_kms;
  1575. struct sde_mdss_cfg *catalog;
  1576. struct sde_kms_smmu_state_data *smmu_state;
  1577. uint32_t translation_mode = 0, secure_level;
  1578. int ops = 0;
  1579. bool post_commit = false;
  1580. if (!crtc || !crtc->state) {
  1581. SDE_ERROR("invalid crtc\n");
  1582. return -EINVAL;
  1583. }
  1584. sde_kms = _sde_crtc_get_kms(crtc);
  1585. if (!sde_kms)
  1586. return -EINVAL;
  1587. smmu_state = &sde_kms->smmu_state;
  1588. smmu_state->prev_state = smmu_state->state;
  1589. smmu_state->prev_secure_level = smmu_state->secure_level;
  1590. sde_crtc = to_sde_crtc(crtc);
  1591. secure_level = sde_crtc_get_secure_level(crtc, crtc->state);
  1592. catalog = sde_kms->catalog;
  1593. /*
  1594. * SMMU operations need to be delayed in case of video mode panels
  1595. * when switching back to non_secure mode
  1596. */
  1597. drm_for_each_encoder_mask(encoder, crtc->dev,
  1598. crtc->state->encoder_mask) {
  1599. if (sde_encoder_is_dsi_display(encoder))
  1600. post_commit |= sde_encoder_check_curr_mode(encoder,
  1601. MSM_DISPLAY_VIDEO_MODE);
  1602. }
  1603. SDE_DEBUG("crtc%d: secure_level %d old_valid_fb %d post_commit %d\n",
  1604. DRMID(crtc), secure_level, old_valid_fb, post_commit);
  1605. SDE_EVT32_VERBOSE(DRMID(crtc), secure_level, smmu_state->state,
  1606. old_valid_fb, post_commit, SDE_EVTLOG_FUNC_ENTRY);
  1607. drm_atomic_crtc_for_each_plane(plane, crtc) {
  1608. if (!plane->state)
  1609. continue;
  1610. translation_mode = sde_plane_get_property(
  1611. to_sde_plane_state(plane->state),
  1612. PLANE_PROP_FB_TRANSLATION_MODE);
  1613. if (translation_mode > SDE_DRM_FB_SEC_DIR_TRANS) {
  1614. SDE_ERROR("crtc%d: invalid translation_mode %d\n",
  1615. DRMID(crtc), translation_mode);
  1616. return -EINVAL;
  1617. }
  1618. /* we can break if we find sec_dir plane */
  1619. if (translation_mode == SDE_DRM_FB_SEC_DIR_TRANS)
  1620. break;
  1621. }
  1622. mutex_lock(&sde_kms->secure_transition_lock);
  1623. switch (translation_mode) {
  1624. case SDE_DRM_FB_SEC_DIR_TRANS:
  1625. _sde_drm_fb_sec_dir_trans(smmu_state, secure_level,
  1626. catalog, old_valid_fb, &ops);
  1627. break;
  1628. case SDE_DRM_FB_SEC:
  1629. case SDE_DRM_FB_NON_SEC:
  1630. _sde_drm_fb_transactions(smmu_state, catalog,
  1631. old_valid_fb, post_commit, &ops);
  1632. break;
  1633. case SDE_DRM_FB_NON_SEC_DIR_TRANS:
  1634. ops = 0;
  1635. break;
  1636. default:
  1637. SDE_ERROR("crtc%d: invalid plane fb_mode %d\n",
  1638. DRMID(crtc), translation_mode);
  1639. ops = -EINVAL;
  1640. }
  1641. /* log only during actual transition times */
  1642. if (ops) {
  1643. SDE_DEBUG("crtc%d: state%d sec%d sec_lvl%d type%d ops%x\n",
  1644. DRMID(crtc), smmu_state->state,
  1645. secure_level, smmu_state->secure_level,
  1646. smmu_state->transition_type, ops);
  1647. SDE_EVT32(DRMID(crtc), secure_level, translation_mode,
  1648. smmu_state->state, smmu_state->transition_type,
  1649. smmu_state->secure_level, old_valid_fb,
  1650. post_commit, ops, SDE_EVTLOG_FUNC_EXIT);
  1651. }
  1652. mutex_unlock(&sde_kms->secure_transition_lock);
  1653. return ops;
  1654. }
  1655. /**
  1656. * _sde_crtc_setup_scaler3_lut - Set up scaler lut
  1657. * LUTs are configured only once during boot
  1658. * @sde_crtc: Pointer to sde crtc
  1659. * @cstate: Pointer to sde crtc state
  1660. */
  1661. static int _sde_crtc_set_dest_scaler_lut(struct sde_crtc *sde_crtc,
  1662. struct sde_crtc_state *cstate, uint32_t lut_idx)
  1663. {
  1664. struct sde_hw_scaler3_lut_cfg *cfg;
  1665. struct sde_kms *sde_kms;
  1666. u32 *lut_data = NULL;
  1667. size_t len = 0;
  1668. int ret = 0;
  1669. if (!sde_crtc || !cstate) {
  1670. SDE_ERROR("invalid args\n");
  1671. return -EINVAL;
  1672. }
  1673. sde_kms = _sde_crtc_get_kms(&sde_crtc->base);
  1674. if (!sde_kms)
  1675. return -EINVAL;
  1676. if (is_qseed3_rev_qseed3lite(sde_kms->catalog))
  1677. return 0;
  1678. lut_data = msm_property_get_blob(&sde_crtc->property_info,
  1679. &cstate->property_state, &len, lut_idx);
  1680. if (!lut_data || !len) {
  1681. SDE_DEBUG("%s: lut(%d): cleared: %pK, %zu\n", sde_crtc->name,
  1682. lut_idx, lut_data, len);
  1683. lut_data = NULL;
  1684. len = 0;
  1685. }
  1686. cfg = &cstate->scl3_lut_cfg;
  1687. switch (lut_idx) {
  1688. case CRTC_PROP_DEST_SCALER_LUT_ED:
  1689. cfg->dir_lut = lut_data;
  1690. cfg->dir_len = len;
  1691. break;
  1692. case CRTC_PROP_DEST_SCALER_LUT_CIR:
  1693. cfg->cir_lut = lut_data;
  1694. cfg->cir_len = len;
  1695. break;
  1696. case CRTC_PROP_DEST_SCALER_LUT_SEP:
  1697. cfg->sep_lut = lut_data;
  1698. cfg->sep_len = len;
  1699. break;
  1700. default:
  1701. ret = -EINVAL;
  1702. SDE_ERROR("%s:invalid LUT idx(%d)\n", sde_crtc->name, lut_idx);
  1703. SDE_EVT32(DRMID(&sde_crtc->base), lut_idx, SDE_EVTLOG_ERROR);
  1704. break;
  1705. }
  1706. cfg->is_configured = cfg->dir_lut && cfg->cir_lut && cfg->sep_lut;
  1707. SDE_EVT32_VERBOSE(DRMID(&sde_crtc->base), ret, lut_idx, len,
  1708. cfg->is_configured);
  1709. return ret;
  1710. }
  1711. void sde_crtc_timeline_status(struct drm_crtc *crtc)
  1712. {
  1713. struct sde_crtc *sde_crtc;
  1714. if (!crtc) {
  1715. SDE_ERROR("invalid crtc\n");
  1716. return;
  1717. }
  1718. sde_crtc = to_sde_crtc(crtc);
  1719. sde_fence_timeline_status(sde_crtc->output_fence, &crtc->base);
  1720. }
  1721. static int _sde_validate_hw_resources(struct sde_crtc *sde_crtc)
  1722. {
  1723. int i;
  1724. /**
  1725. * Check if sufficient hw resources are
  1726. * available as per target caps & topology
  1727. */
  1728. if (!sde_crtc) {
  1729. SDE_ERROR("invalid argument\n");
  1730. return -EINVAL;
  1731. }
  1732. if (!sde_crtc->num_mixers ||
  1733. sde_crtc->num_mixers > MAX_MIXERS_PER_CRTC) {
  1734. SDE_ERROR("%s: invalid number mixers: %d\n",
  1735. sde_crtc->name, sde_crtc->num_mixers);
  1736. SDE_EVT32(DRMID(&sde_crtc->base), sde_crtc->num_mixers,
  1737. SDE_EVTLOG_ERROR);
  1738. return -EINVAL;
  1739. }
  1740. for (i = 0; i < sde_crtc->num_mixers; i++) {
  1741. if (!sde_crtc->mixers[i].hw_lm || !sde_crtc->mixers[i].hw_ctl
  1742. || !sde_crtc->mixers[i].hw_ds) {
  1743. SDE_ERROR("%s:insufficient resources for mixer(%d)\n",
  1744. sde_crtc->name, i);
  1745. SDE_EVT32(DRMID(&sde_crtc->base), sde_crtc->num_mixers,
  1746. i, sde_crtc->mixers[i].hw_lm,
  1747. sde_crtc->mixers[i].hw_ctl,
  1748. sde_crtc->mixers[i].hw_ds, SDE_EVTLOG_ERROR);
  1749. return -EINVAL;
  1750. }
  1751. }
  1752. return 0;
  1753. }
  1754. /**
  1755. * _sde_crtc_dest_scaler_setup - Set up dest scaler block
  1756. * @crtc: Pointer to drm crtc
  1757. */
  1758. static void _sde_crtc_dest_scaler_setup(struct drm_crtc *crtc)
  1759. {
  1760. struct sde_crtc *sde_crtc;
  1761. struct sde_crtc_state *cstate;
  1762. struct sde_hw_mixer *hw_lm;
  1763. struct sde_hw_ctl *hw_ctl;
  1764. struct sde_hw_ds *hw_ds;
  1765. struct sde_hw_ds_cfg *cfg;
  1766. struct sde_kms *kms;
  1767. u32 op_mode = 0;
  1768. u32 lm_idx = 0, num_mixers = 0;
  1769. int i, count = 0;
  1770. if (!crtc)
  1771. return;
  1772. sde_crtc = to_sde_crtc(crtc);
  1773. cstate = to_sde_crtc_state(crtc->state);
  1774. kms = _sde_crtc_get_kms(crtc);
  1775. num_mixers = sde_crtc->num_mixers;
  1776. count = cstate->num_ds;
  1777. SDE_DEBUG("crtc%d\n", crtc->base.id);
  1778. SDE_EVT32(DRMID(crtc), num_mixers, count, cstate->dirty[0],
  1779. cstate->num_ds_enabled);
  1780. if (!test_bit(SDE_CRTC_DIRTY_DEST_SCALER, cstate->dirty)) {
  1781. SDE_DEBUG("no change in settings, skip commit\n");
  1782. } else if (!kms || !kms->catalog) {
  1783. SDE_ERROR("crtc%d:invalid parameters\n", crtc->base.id);
  1784. } else if (!kms->catalog->mdp[0].has_dest_scaler) {
  1785. SDE_DEBUG("dest scaler feature not supported\n");
  1786. } else if (_sde_validate_hw_resources(sde_crtc)) {
  1787. //do nothing
  1788. } else if ((!cstate->scl3_lut_cfg.is_configured) &&
  1789. (!is_qseed3_rev_qseed3lite(kms->catalog))) {
  1790. SDE_ERROR("crtc%d:no LUT data available\n", crtc->base.id);
  1791. } else {
  1792. for (i = 0; i < count; i++) {
  1793. cfg = &cstate->ds_cfg[i];
  1794. if (!cfg->flags)
  1795. continue;
  1796. lm_idx = cfg->idx;
  1797. hw_lm = sde_crtc->mixers[lm_idx].hw_lm;
  1798. hw_ctl = sde_crtc->mixers[lm_idx].hw_ctl;
  1799. hw_ds = sde_crtc->mixers[lm_idx].hw_ds;
  1800. /* Setup op mode - Dual/single */
  1801. if (cfg->flags & SDE_DRM_DESTSCALER_ENABLE)
  1802. op_mode |= BIT(hw_ds->idx - DS_0);
  1803. if ((i == count-1) && hw_ds->ops.setup_opmode) {
  1804. op_mode |= (cstate->num_ds_enabled ==
  1805. CRTC_DUAL_MIXERS_ONLY) ?
  1806. SDE_DS_OP_MODE_DUAL : 0;
  1807. hw_ds->ops.setup_opmode(hw_ds, op_mode);
  1808. SDE_EVT32_VERBOSE(DRMID(crtc), op_mode);
  1809. }
  1810. /* Setup scaler */
  1811. if ((cfg->flags & SDE_DRM_DESTSCALER_SCALE_UPDATE) ||
  1812. (cfg->flags &
  1813. SDE_DRM_DESTSCALER_ENHANCER_UPDATE)) {
  1814. if (hw_ds->ops.setup_scaler)
  1815. hw_ds->ops.setup_scaler(hw_ds,
  1816. &cfg->scl3_cfg,
  1817. &cstate->scl3_lut_cfg);
  1818. }
  1819. /*
  1820. * Dest scaler shares the flush bit of the LM in control
  1821. */
  1822. if (hw_ctl && hw_ctl->ops.update_bitmask_mixer)
  1823. hw_ctl->ops.update_bitmask_mixer(
  1824. hw_ctl, hw_lm->idx, 1);
  1825. }
  1826. }
  1827. }
  1828. static void sde_crtc_frame_event_cb(void *data, u32 event)
  1829. {
  1830. struct drm_crtc *crtc = (struct drm_crtc *)data;
  1831. struct sde_crtc *sde_crtc;
  1832. struct msm_drm_private *priv;
  1833. struct sde_crtc_frame_event *fevent;
  1834. struct sde_kms_frame_event_cb_data *cb_data;
  1835. struct drm_plane *plane;
  1836. u32 ubwc_error;
  1837. unsigned long flags;
  1838. u32 crtc_id;
  1839. cb_data = (struct sde_kms_frame_event_cb_data *)data;
  1840. if (!data) {
  1841. SDE_ERROR("invalid parameters\n");
  1842. return;
  1843. }
  1844. crtc = cb_data->crtc;
  1845. if (!crtc || !crtc->dev || !crtc->dev->dev_private) {
  1846. SDE_ERROR("invalid parameters\n");
  1847. return;
  1848. }
  1849. sde_crtc = to_sde_crtc(crtc);
  1850. priv = crtc->dev->dev_private;
  1851. crtc_id = drm_crtc_index(crtc);
  1852. SDE_DEBUG("crtc%d\n", crtc->base.id);
  1853. SDE_EVT32_VERBOSE(DRMID(crtc), event);
  1854. spin_lock_irqsave(&sde_crtc->spin_lock, flags);
  1855. fevent = list_first_entry_or_null(&sde_crtc->frame_event_list,
  1856. struct sde_crtc_frame_event, list);
  1857. if (fevent)
  1858. list_del_init(&fevent->list);
  1859. spin_unlock_irqrestore(&sde_crtc->spin_lock, flags);
  1860. if (!fevent) {
  1861. SDE_ERROR("crtc%d event %d overflow\n",
  1862. crtc->base.id, event);
  1863. SDE_EVT32(DRMID(crtc), event);
  1864. return;
  1865. }
  1866. /* log and clear plane ubwc errors if any */
  1867. if (event & (SDE_ENCODER_FRAME_EVENT_ERROR
  1868. | SDE_ENCODER_FRAME_EVENT_PANEL_DEAD
  1869. | SDE_ENCODER_FRAME_EVENT_DONE)) {
  1870. drm_for_each_plane_mask(plane, crtc->dev,
  1871. sde_crtc->plane_mask_old) {
  1872. ubwc_error = sde_plane_get_ubwc_error(plane);
  1873. if (ubwc_error) {
  1874. SDE_EVT32(DRMID(crtc), DRMID(plane),
  1875. ubwc_error, SDE_EVTLOG_ERROR);
  1876. SDE_DEBUG("crtc%d plane %d ubwc_error %d\n",
  1877. DRMID(crtc), DRMID(plane),
  1878. ubwc_error);
  1879. sde_plane_clear_ubwc_error(plane);
  1880. }
  1881. }
  1882. }
  1883. fevent->event = event;
  1884. fevent->crtc = crtc;
  1885. fevent->connector = cb_data->connector;
  1886. fevent->ts = ktime_get();
  1887. kthread_queue_work(&priv->event_thread[crtc_id].worker, &fevent->work);
  1888. }
  1889. void sde_crtc_prepare_commit(struct drm_crtc *crtc,
  1890. struct drm_crtc_state *old_state)
  1891. {
  1892. struct drm_device *dev;
  1893. struct sde_crtc *sde_crtc;
  1894. struct sde_crtc_state *cstate;
  1895. struct drm_connector *conn;
  1896. struct drm_encoder *encoder;
  1897. struct drm_connector_list_iter conn_iter;
  1898. if (!crtc || !crtc->state) {
  1899. SDE_ERROR("invalid crtc\n");
  1900. return;
  1901. }
  1902. dev = crtc->dev;
  1903. sde_crtc = to_sde_crtc(crtc);
  1904. cstate = to_sde_crtc_state(crtc->state);
  1905. SDE_EVT32_VERBOSE(DRMID(crtc));
  1906. SDE_ATRACE_BEGIN("sde_crtc_prepare_commit");
  1907. /* identify connectors attached to this crtc */
  1908. cstate->num_connectors = 0;
  1909. drm_connector_list_iter_begin(dev, &conn_iter);
  1910. drm_for_each_connector_iter(conn, &conn_iter)
  1911. if (conn->state && conn->state->crtc == crtc &&
  1912. cstate->num_connectors < MAX_CONNECTORS) {
  1913. encoder = conn->state->best_encoder;
  1914. if (encoder)
  1915. sde_encoder_register_frame_event_callback(
  1916. encoder,
  1917. sde_crtc_frame_event_cb,
  1918. crtc);
  1919. cstate->connectors[cstate->num_connectors++] = conn;
  1920. sde_connector_prepare_fence(conn);
  1921. }
  1922. drm_connector_list_iter_end(&conn_iter);
  1923. /* prepare main output fence */
  1924. sde_fence_prepare(sde_crtc->output_fence);
  1925. SDE_ATRACE_END("sde_crtc_prepare_commit");
  1926. }
  1927. /**
  1928. * sde_crtc_complete_flip - signal pending page_flip events
  1929. * Any pending vblank events are added to the vblank_event_list
  1930. * so that the next vblank interrupt shall signal them.
  1931. * However PAGE_FLIP events are not handled through the vblank_event_list.
  1932. * This API signals any pending PAGE_FLIP events requested through
  1933. * DRM_IOCTL_MODE_PAGE_FLIP and are cached in the sde_crtc->event.
  1934. * if file!=NULL, this is preclose potential cancel-flip path
  1935. * @crtc: Pointer to drm crtc structure
  1936. * @file: Pointer to drm file
  1937. */
  1938. void sde_crtc_complete_flip(struct drm_crtc *crtc,
  1939. struct drm_file *file)
  1940. {
  1941. struct sde_crtc *sde_crtc = to_sde_crtc(crtc);
  1942. struct drm_device *dev = crtc->dev;
  1943. struct drm_pending_vblank_event *event;
  1944. unsigned long flags;
  1945. spin_lock_irqsave(&dev->event_lock, flags);
  1946. event = sde_crtc->event;
  1947. if (!event)
  1948. goto end;
  1949. /*
  1950. * if regular vblank case (!file) or if cancel-flip from
  1951. * preclose on file that requested flip, then send the
  1952. * event:
  1953. */
  1954. if (!file || (event->base.file_priv == file)) {
  1955. sde_crtc->event = NULL;
  1956. DRM_DEBUG_VBL("%s: send event: %pK\n",
  1957. sde_crtc->name, event);
  1958. SDE_EVT32_VERBOSE(DRMID(crtc));
  1959. drm_crtc_send_vblank_event(crtc, event);
  1960. }
  1961. end:
  1962. spin_unlock_irqrestore(&dev->event_lock, flags);
  1963. }
  1964. enum sde_intf_mode sde_crtc_get_intf_mode(struct drm_crtc *crtc,
  1965. struct drm_crtc_state *cstate)
  1966. {
  1967. struct drm_encoder *encoder;
  1968. if (!crtc || !crtc->dev || !cstate) {
  1969. SDE_ERROR("invalid crtc\n");
  1970. return INTF_MODE_NONE;
  1971. }
  1972. drm_for_each_encoder_mask(encoder, crtc->dev,
  1973. cstate->encoder_mask) {
  1974. /* continue if copy encoder is encountered */
  1975. if (sde_encoder_in_clone_mode(encoder))
  1976. continue;
  1977. return sde_encoder_get_intf_mode(encoder);
  1978. }
  1979. return INTF_MODE_NONE;
  1980. }
  1981. u32 sde_crtc_get_fps_mode(struct drm_crtc *crtc)
  1982. {
  1983. struct drm_encoder *encoder;
  1984. if (!crtc || !crtc->dev) {
  1985. SDE_ERROR("invalid crtc\n");
  1986. return INTF_MODE_NONE;
  1987. }
  1988. drm_for_each_encoder(encoder, crtc->dev)
  1989. if ((encoder->crtc == crtc)
  1990. && !sde_encoder_in_cont_splash(encoder))
  1991. return sde_encoder_get_fps(encoder);
  1992. return 0;
  1993. }
  1994. static void sde_crtc_vblank_cb(void *data)
  1995. {
  1996. struct drm_crtc *crtc = (struct drm_crtc *)data;
  1997. struct sde_crtc *sde_crtc = to_sde_crtc(crtc);
  1998. /* keep statistics on vblank callback - with auto reset via debugfs */
  1999. if (ktime_compare(sde_crtc->vblank_cb_time, ktime_set(0, 0)) == 0)
  2000. sde_crtc->vblank_cb_time = ktime_get();
  2001. else
  2002. sde_crtc->vblank_cb_count++;
  2003. sde_crtc->vblank_last_cb_time = ktime_get();
  2004. sysfs_notify_dirent(sde_crtc->vsync_event_sf);
  2005. drm_crtc_handle_vblank(crtc);
  2006. DRM_DEBUG_VBL("crtc%d\n", crtc->base.id);
  2007. SDE_EVT32_VERBOSE(DRMID(crtc));
  2008. }
  2009. static void _sde_crtc_retire_event(struct drm_connector *connector,
  2010. ktime_t ts, enum sde_fence_event fence_event)
  2011. {
  2012. if (!connector) {
  2013. SDE_ERROR("invalid param\n");
  2014. return;
  2015. }
  2016. SDE_ATRACE_BEGIN("signal_retire_fence");
  2017. sde_connector_complete_commit(connector, ts, fence_event);
  2018. SDE_ATRACE_END("signal_retire_fence");
  2019. }
  2020. static void sde_crtc_frame_event_work(struct kthread_work *work)
  2021. {
  2022. struct msm_drm_private *priv;
  2023. struct sde_crtc_frame_event *fevent;
  2024. struct drm_crtc *crtc;
  2025. struct sde_crtc *sde_crtc;
  2026. struct sde_kms *sde_kms;
  2027. unsigned long flags;
  2028. bool in_clone_mode = false;
  2029. if (!work) {
  2030. SDE_ERROR("invalid work handle\n");
  2031. return;
  2032. }
  2033. fevent = container_of(work, struct sde_crtc_frame_event, work);
  2034. if (!fevent->crtc || !fevent->crtc->state) {
  2035. SDE_ERROR("invalid crtc\n");
  2036. return;
  2037. }
  2038. crtc = fevent->crtc;
  2039. sde_crtc = to_sde_crtc(crtc);
  2040. sde_kms = _sde_crtc_get_kms(crtc);
  2041. if (!sde_kms) {
  2042. SDE_ERROR("invalid kms handle\n");
  2043. return;
  2044. }
  2045. priv = sde_kms->dev->dev_private;
  2046. SDE_ATRACE_BEGIN("crtc_frame_event");
  2047. SDE_DEBUG("crtc%d event:%u ts:%lld\n", crtc->base.id, fevent->event,
  2048. ktime_to_ns(fevent->ts));
  2049. SDE_EVT32_VERBOSE(DRMID(crtc), fevent->event, SDE_EVTLOG_FUNC_ENTRY);
  2050. in_clone_mode = (fevent->event & SDE_ENCODER_FRAME_EVENT_CWB_DONE) ?
  2051. true : false;
  2052. if (!in_clone_mode && (fevent->event & (SDE_ENCODER_FRAME_EVENT_ERROR
  2053. | SDE_ENCODER_FRAME_EVENT_PANEL_DEAD
  2054. | SDE_ENCODER_FRAME_EVENT_DONE))) {
  2055. if (atomic_read(&sde_crtc->frame_pending) < 1) {
  2056. /* this should not happen */
  2057. SDE_ERROR("crtc%d ts:%lld invalid frame_pending:%d\n",
  2058. crtc->base.id,
  2059. ktime_to_ns(fevent->ts),
  2060. atomic_read(&sde_crtc->frame_pending));
  2061. SDE_EVT32(DRMID(crtc), fevent->event,
  2062. SDE_EVTLOG_FUNC_CASE1);
  2063. } else if (atomic_dec_return(&sde_crtc->frame_pending) == 0) {
  2064. /* release bandwidth and other resources */
  2065. SDE_DEBUG("crtc%d ts:%lld last pending\n",
  2066. crtc->base.id,
  2067. ktime_to_ns(fevent->ts));
  2068. SDE_EVT32(DRMID(crtc), fevent->event,
  2069. SDE_EVTLOG_FUNC_CASE2);
  2070. sde_core_perf_crtc_release_bw(crtc);
  2071. } else {
  2072. SDE_EVT32_VERBOSE(DRMID(crtc), fevent->event,
  2073. SDE_EVTLOG_FUNC_CASE3);
  2074. }
  2075. }
  2076. if (fevent->event & SDE_ENCODER_FRAME_EVENT_SIGNAL_RELEASE_FENCE) {
  2077. SDE_ATRACE_BEGIN("signal_release_fence");
  2078. sde_fence_signal(sde_crtc->output_fence, fevent->ts,
  2079. (fevent->event & SDE_ENCODER_FRAME_EVENT_ERROR)
  2080. ? SDE_FENCE_SIGNAL_ERROR : SDE_FENCE_SIGNAL);
  2081. SDE_ATRACE_END("signal_release_fence");
  2082. }
  2083. if (fevent->event & SDE_ENCODER_FRAME_EVENT_SIGNAL_RETIRE_FENCE)
  2084. /* this api should be called without spin_lock */
  2085. _sde_crtc_retire_event(fevent->connector, fevent->ts,
  2086. (fevent->event & SDE_ENCODER_FRAME_EVENT_ERROR)
  2087. ? SDE_FENCE_SIGNAL_ERROR : SDE_FENCE_SIGNAL);
  2088. if (fevent->event & SDE_ENCODER_FRAME_EVENT_PANEL_DEAD)
  2089. SDE_ERROR("crtc%d ts:%lld received panel dead event\n",
  2090. crtc->base.id, ktime_to_ns(fevent->ts));
  2091. spin_lock_irqsave(&sde_crtc->spin_lock, flags);
  2092. list_add_tail(&fevent->list, &sde_crtc->frame_event_list);
  2093. spin_unlock_irqrestore(&sde_crtc->spin_lock, flags);
  2094. SDE_ATRACE_END("crtc_frame_event");
  2095. }
  2096. void sde_crtc_complete_commit(struct drm_crtc *crtc,
  2097. struct drm_crtc_state *old_state)
  2098. {
  2099. struct sde_crtc *sde_crtc;
  2100. if (!crtc || !crtc->state) {
  2101. SDE_ERROR("invalid crtc\n");
  2102. return;
  2103. }
  2104. sde_crtc = to_sde_crtc(crtc);
  2105. SDE_EVT32_VERBOSE(DRMID(crtc));
  2106. sde_core_perf_crtc_update(crtc, 0, false);
  2107. }
  2108. /**
  2109. * _sde_crtc_set_input_fence_timeout - update ns version of in fence timeout
  2110. * @cstate: Pointer to sde crtc state
  2111. */
  2112. static void _sde_crtc_set_input_fence_timeout(struct sde_crtc_state *cstate)
  2113. {
  2114. if (!cstate) {
  2115. SDE_ERROR("invalid cstate\n");
  2116. return;
  2117. }
  2118. cstate->input_fence_timeout_ns =
  2119. sde_crtc_get_property(cstate, CRTC_PROP_INPUT_FENCE_TIMEOUT);
  2120. cstate->input_fence_timeout_ns *= NSEC_PER_MSEC;
  2121. }
  2122. /**
  2123. * _sde_crtc_clear_dim_layers_v1 - clear all dim layer settings
  2124. * @cstate: Pointer to sde crtc state
  2125. */
  2126. static void _sde_crtc_clear_dim_layers_v1(struct sde_crtc_state *cstate)
  2127. {
  2128. u32 i;
  2129. if (!cstate)
  2130. return;
  2131. for (i = 0; i < cstate->num_dim_layers; i++)
  2132. memset(&cstate->dim_layer[i], 0, sizeof(cstate->dim_layer[i]));
  2133. cstate->num_dim_layers = 0;
  2134. }
  2135. /**
  2136. * _sde_crtc_set_dim_layer_v1 - copy dim layer settings from userspace
  2137. * @cstate: Pointer to sde crtc state
  2138. * @user_ptr: User ptr for sde_drm_dim_layer_v1 struct
  2139. */
  2140. static void _sde_crtc_set_dim_layer_v1(struct drm_crtc *crtc,
  2141. struct sde_crtc_state *cstate, void __user *usr_ptr)
  2142. {
  2143. struct sde_drm_dim_layer_v1 dim_layer_v1;
  2144. struct sde_drm_dim_layer_cfg *user_cfg;
  2145. struct sde_hw_dim_layer *dim_layer;
  2146. u32 count, i;
  2147. struct sde_kms *kms;
  2148. if (!crtc || !cstate) {
  2149. SDE_ERROR("invalid crtc or cstate\n");
  2150. return;
  2151. }
  2152. dim_layer = cstate->dim_layer;
  2153. if (!usr_ptr) {
  2154. /* usr_ptr is null when setting the default property value */
  2155. _sde_crtc_clear_dim_layers_v1(cstate);
  2156. SDE_DEBUG("dim_layer data removed\n");
  2157. goto clear;
  2158. }
  2159. kms = _sde_crtc_get_kms(crtc);
  2160. if (!kms || !kms->catalog) {
  2161. SDE_ERROR("invalid kms\n");
  2162. return;
  2163. }
  2164. if (copy_from_user(&dim_layer_v1, usr_ptr, sizeof(dim_layer_v1))) {
  2165. SDE_ERROR("failed to copy dim_layer data\n");
  2166. return;
  2167. }
  2168. count = dim_layer_v1.num_layers;
  2169. if (count > SDE_MAX_DIM_LAYERS) {
  2170. SDE_ERROR("invalid number of dim_layers:%d", count);
  2171. return;
  2172. }
  2173. /* populate from user space */
  2174. cstate->num_dim_layers = count;
  2175. for (i = 0; i < count; i++) {
  2176. user_cfg = &dim_layer_v1.layer_cfg[i];
  2177. dim_layer[i].flags = user_cfg->flags;
  2178. dim_layer[i].stage = (kms->catalog->has_base_layer) ?
  2179. user_cfg->stage : user_cfg->stage +
  2180. SDE_STAGE_0;
  2181. dim_layer[i].rect.x = user_cfg->rect.x1;
  2182. dim_layer[i].rect.y = user_cfg->rect.y1;
  2183. dim_layer[i].rect.w = user_cfg->rect.x2 - user_cfg->rect.x1;
  2184. dim_layer[i].rect.h = user_cfg->rect.y2 - user_cfg->rect.y1;
  2185. dim_layer[i].color_fill = (struct sde_mdss_color) {
  2186. user_cfg->color_fill.color_0,
  2187. user_cfg->color_fill.color_1,
  2188. user_cfg->color_fill.color_2,
  2189. user_cfg->color_fill.color_3,
  2190. };
  2191. SDE_DEBUG("dim_layer[%d] - flags:%d, stage:%d\n",
  2192. i, dim_layer[i].flags, dim_layer[i].stage);
  2193. SDE_DEBUG(" rect:{%d,%d,%d,%d}, color:{%d,%d,%d,%d}\n",
  2194. dim_layer[i].rect.x, dim_layer[i].rect.y,
  2195. dim_layer[i].rect.w, dim_layer[i].rect.h,
  2196. dim_layer[i].color_fill.color_0,
  2197. dim_layer[i].color_fill.color_1,
  2198. dim_layer[i].color_fill.color_2,
  2199. dim_layer[i].color_fill.color_3);
  2200. }
  2201. clear:
  2202. set_bit(SDE_CRTC_DIRTY_DIM_LAYERS, cstate->dirty);
  2203. }
  2204. /**
  2205. * _sde_crtc_set_dest_scaler - copy dest scaler settings from userspace
  2206. * @sde_crtc : Pointer to sde crtc
  2207. * @cstate : Pointer to sde crtc state
  2208. * @usr_ptr: User ptr for sde_drm_dest_scaler_data struct
  2209. */
  2210. static int _sde_crtc_set_dest_scaler(struct sde_crtc *sde_crtc,
  2211. struct sde_crtc_state *cstate,
  2212. void __user *usr_ptr)
  2213. {
  2214. struct sde_drm_dest_scaler_data ds_data;
  2215. struct sde_drm_dest_scaler_cfg *ds_cfg_usr;
  2216. struct sde_drm_scaler_v2 scaler_v2;
  2217. void __user *scaler_v2_usr;
  2218. int i, count;
  2219. if (!sde_crtc || !cstate) {
  2220. SDE_ERROR("invalid sde_crtc/state\n");
  2221. return -EINVAL;
  2222. }
  2223. SDE_DEBUG("crtc %s\n", sde_crtc->name);
  2224. if (!usr_ptr) {
  2225. SDE_DEBUG("ds data removed\n");
  2226. return 0;
  2227. }
  2228. if (copy_from_user(&ds_data, usr_ptr, sizeof(ds_data))) {
  2229. SDE_ERROR("%s:failed to copy dest scaler data from user\n",
  2230. sde_crtc->name);
  2231. return -EINVAL;
  2232. }
  2233. count = ds_data.num_dest_scaler;
  2234. if (!count) {
  2235. SDE_DEBUG("no ds data available\n");
  2236. return 0;
  2237. }
  2238. if (count > SDE_MAX_DS_COUNT) {
  2239. SDE_ERROR("%s: invalid config: num_ds(%d) max(%d)\n",
  2240. sde_crtc->name, count, SDE_MAX_DS_COUNT);
  2241. SDE_EVT32(DRMID(&sde_crtc->base), count, SDE_EVTLOG_ERROR);
  2242. return -EINVAL;
  2243. }
  2244. /* Populate from user space */
  2245. for (i = 0; i < count; i++) {
  2246. ds_cfg_usr = &ds_data.ds_cfg[i];
  2247. cstate->ds_cfg[i].idx = ds_cfg_usr->index;
  2248. cstate->ds_cfg[i].flags = ds_cfg_usr->flags;
  2249. cstate->ds_cfg[i].lm_width = ds_cfg_usr->lm_width;
  2250. cstate->ds_cfg[i].lm_height = ds_cfg_usr->lm_height;
  2251. memset(&scaler_v2, 0, sizeof(scaler_v2));
  2252. if (ds_cfg_usr->scaler_cfg) {
  2253. scaler_v2_usr =
  2254. (void __user *)((uintptr_t)ds_cfg_usr->scaler_cfg);
  2255. if (copy_from_user(&scaler_v2, scaler_v2_usr,
  2256. sizeof(scaler_v2))) {
  2257. SDE_ERROR("%s:scaler: copy from user failed\n",
  2258. sde_crtc->name);
  2259. return -EINVAL;
  2260. }
  2261. }
  2262. sde_set_scaler_v2(&cstate->ds_cfg[i].scl3_cfg, &scaler_v2);
  2263. SDE_DEBUG("en(%d)dir(%d)de(%d) src(%dx%d) dst(%dx%d)\n",
  2264. scaler_v2.enable, scaler_v2.dir_en, scaler_v2.de.enable,
  2265. scaler_v2.src_width[0], scaler_v2.src_height[0],
  2266. scaler_v2.dst_width, scaler_v2.dst_height);
  2267. SDE_EVT32_VERBOSE(DRMID(&sde_crtc->base),
  2268. scaler_v2.enable, scaler_v2.dir_en, scaler_v2.de.enable,
  2269. scaler_v2.src_width[0], scaler_v2.src_height[0],
  2270. scaler_v2.dst_width, scaler_v2.dst_height);
  2271. SDE_DEBUG("ds cfg[%d]-ndx(%d) flags(%d) lm(%dx%d)\n",
  2272. i, ds_cfg_usr->index, ds_cfg_usr->flags,
  2273. ds_cfg_usr->lm_width, ds_cfg_usr->lm_height);
  2274. SDE_EVT32_VERBOSE(DRMID(&sde_crtc->base), i, ds_cfg_usr->index,
  2275. ds_cfg_usr->flags, ds_cfg_usr->lm_width,
  2276. ds_cfg_usr->lm_height);
  2277. }
  2278. cstate->num_ds = count;
  2279. set_bit(SDE_CRTC_DIRTY_DEST_SCALER, cstate->dirty);
  2280. SDE_EVT32_VERBOSE(DRMID(&sde_crtc->base), count);
  2281. return 0;
  2282. }
  2283. static int _sde_crtc_check_dest_scaler_lm(struct drm_crtc *crtc,
  2284. struct drm_display_mode *mode, struct sde_hw_ds_cfg *cfg, u32 hdisplay,
  2285. struct sde_hw_ds_cfg *prev_cfg)
  2286. {
  2287. if (cfg->lm_width > hdisplay || cfg->lm_height > mode->vdisplay
  2288. || !cfg->lm_width || !cfg->lm_height) {
  2289. SDE_ERROR("crtc%d: lm size[%d,%d] display [%d,%d]\n",
  2290. crtc->base.id, cfg->lm_width, cfg->lm_height,
  2291. hdisplay, mode->vdisplay);
  2292. SDE_EVT32(DRMID(crtc), cfg->lm_width, cfg->lm_height,
  2293. hdisplay, mode->vdisplay, SDE_EVTLOG_ERROR);
  2294. return -E2BIG;
  2295. }
  2296. if (prev_cfg && (cfg->lm_width != prev_cfg->lm_width ||
  2297. cfg->lm_height != prev_cfg->lm_height)) {
  2298. SDE_ERROR("crtc%d: uneven lm split [%d,%d], [%d %d]\n",
  2299. crtc->base.id, cfg->lm_width,
  2300. cfg->lm_height, prev_cfg->lm_width,
  2301. prev_cfg->lm_height);
  2302. SDE_EVT32(DRMID(crtc), cfg->lm_width, cfg->lm_height,
  2303. prev_cfg->lm_width, prev_cfg->lm_height,
  2304. SDE_EVTLOG_ERROR);
  2305. return -EINVAL;
  2306. }
  2307. return 0;
  2308. }
  2309. static int _sde_crtc_check_dest_scaler_cfg(struct drm_crtc *crtc,
  2310. struct sde_crtc *sde_crtc, struct drm_display_mode *mode,
  2311. struct sde_hw_ds *hw_ds, struct sde_hw_ds_cfg *cfg, u32 hdisplay,
  2312. u32 max_in_width, u32 max_out_width)
  2313. {
  2314. if (cfg->flags & SDE_DRM_DESTSCALER_SCALE_UPDATE ||
  2315. cfg->flags & SDE_DRM_DESTSCALER_ENHANCER_UPDATE) {
  2316. /**
  2317. * Scaler src and dst width shouldn't exceed the maximum
  2318. * width limitation. Also, if there is no partial update
  2319. * dst width and height must match display resolution.
  2320. */
  2321. if (cfg->scl3_cfg.src_width[0] > max_in_width ||
  2322. cfg->scl3_cfg.dst_width > max_out_width ||
  2323. !cfg->scl3_cfg.src_width[0] ||
  2324. !cfg->scl3_cfg.dst_width ||
  2325. (!(cfg->flags & SDE_DRM_DESTSCALER_PU_ENABLE)
  2326. && (cfg->scl3_cfg.dst_width != hdisplay ||
  2327. cfg->scl3_cfg.dst_height != mode->vdisplay))) {
  2328. SDE_ERROR("crtc%d: ", crtc->base.id);
  2329. SDE_ERROR("src_w(%d) dst(%dx%d) display(%dx%d)",
  2330. cfg->scl3_cfg.src_width[0],
  2331. cfg->scl3_cfg.dst_width,
  2332. cfg->scl3_cfg.dst_height,
  2333. hdisplay, mode->vdisplay);
  2334. SDE_ERROR("num_mixers(%d) flags(%d) ds-%d:\n",
  2335. sde_crtc->num_mixers, cfg->flags,
  2336. hw_ds->idx - DS_0);
  2337. SDE_ERROR("scale_en = %d, DE_en =%d\n",
  2338. cfg->scl3_cfg.enable,
  2339. cfg->scl3_cfg.de.enable);
  2340. SDE_EVT32(DRMID(crtc), cfg->scl3_cfg.enable,
  2341. cfg->scl3_cfg.de.enable, cfg->flags,
  2342. max_in_width, max_out_width,
  2343. cfg->scl3_cfg.src_width[0],
  2344. cfg->scl3_cfg.dst_width,
  2345. cfg->scl3_cfg.dst_height, hdisplay,
  2346. mode->vdisplay, sde_crtc->num_mixers,
  2347. SDE_EVTLOG_ERROR);
  2348. cfg->flags &=
  2349. ~SDE_DRM_DESTSCALER_SCALE_UPDATE;
  2350. cfg->flags &=
  2351. ~SDE_DRM_DESTSCALER_ENHANCER_UPDATE;
  2352. return -EINVAL;
  2353. }
  2354. }
  2355. return 0;
  2356. }
  2357. static int _sde_crtc_check_dest_scaler_validate_ds(struct drm_crtc *crtc,
  2358. struct sde_crtc *sde_crtc, struct sde_crtc_state *cstate,
  2359. struct drm_display_mode *mode, struct sde_hw_ds *hw_ds,
  2360. u32 hdisplay, u32 *num_ds_enable, u32 max_in_width, u32 max_out_width)
  2361. {
  2362. int i, ret;
  2363. u32 lm_idx;
  2364. struct sde_hw_ds_cfg *cfg, *prev_cfg;
  2365. for (i = 0; i < cstate->num_ds; i++) {
  2366. cfg = &cstate->ds_cfg[i];
  2367. prev_cfg = (i > 0) ? &cstate->ds_cfg[i - 1] : NULL;
  2368. lm_idx = cfg->idx;
  2369. /**
  2370. * Validate against topology
  2371. * No of dest scalers should match the num of mixers
  2372. * unless it is partial update left only/right only use case
  2373. */
  2374. if (lm_idx >= sde_crtc->num_mixers || (i != lm_idx &&
  2375. !(cfg->flags & SDE_DRM_DESTSCALER_PU_ENABLE))) {
  2376. SDE_ERROR("crtc%d: ds_cfg id(%d):idx(%d), flags(%d)\n",
  2377. crtc->base.id, i, lm_idx, cfg->flags);
  2378. SDE_EVT32(DRMID(crtc), i, lm_idx, cfg->flags,
  2379. SDE_EVTLOG_ERROR);
  2380. return -EINVAL;
  2381. }
  2382. hw_ds = sde_crtc->mixers[lm_idx].hw_ds;
  2383. if (!max_in_width && !max_out_width) {
  2384. max_in_width = hw_ds->scl->top->maxinputwidth;
  2385. max_out_width = hw_ds->scl->top->maxoutputwidth;
  2386. if (cstate->num_ds == CRTC_DUAL_MIXERS_ONLY)
  2387. max_in_width -= SDE_DS_OVERFETCH_SIZE;
  2388. SDE_DEBUG("max DS width [%d,%d] for num_ds = %d\n",
  2389. max_in_width, max_out_width, cstate->num_ds);
  2390. }
  2391. /* Check LM width and height */
  2392. ret = _sde_crtc_check_dest_scaler_lm(crtc, mode, cfg, hdisplay,
  2393. prev_cfg);
  2394. if (ret)
  2395. return ret;
  2396. /* Check scaler data */
  2397. ret = _sde_crtc_check_dest_scaler_cfg(crtc, sde_crtc, mode,
  2398. hw_ds, cfg, hdisplay,
  2399. max_in_width, max_out_width);
  2400. if (ret)
  2401. return ret;
  2402. if (cfg->flags & SDE_DRM_DESTSCALER_ENABLE)
  2403. (*num_ds_enable)++;
  2404. SDE_DEBUG("ds[%d]: flags[0x%X]\n",
  2405. hw_ds->idx - DS_0, cfg->flags);
  2406. SDE_EVT32_VERBOSE(DRMID(crtc), hw_ds->idx - DS_0, cfg->flags);
  2407. }
  2408. return 0;
  2409. }
  2410. static void _sde_crtc_check_dest_scaler_data_disable(struct drm_crtc *crtc,
  2411. struct sde_crtc_state *cstate, u32 num_ds_enable)
  2412. {
  2413. struct sde_hw_ds_cfg *cfg;
  2414. int i;
  2415. SDE_DEBUG("dest scaler status : %d -> %d\n",
  2416. cstate->num_ds_enabled, num_ds_enable);
  2417. SDE_EVT32_VERBOSE(DRMID(crtc), cstate->num_ds_enabled, num_ds_enable,
  2418. cstate->num_ds, cstate->dirty[0]);
  2419. if (cstate->num_ds_enabled != num_ds_enable) {
  2420. /* Disabling destination scaler */
  2421. if (!num_ds_enable) {
  2422. for (i = 0; i < cstate->num_ds; i++) {
  2423. cfg = &cstate->ds_cfg[i];
  2424. cfg->idx = i;
  2425. /* Update scaler settings in disable case */
  2426. cfg->flags = SDE_DRM_DESTSCALER_SCALE_UPDATE;
  2427. cfg->scl3_cfg.enable = 0;
  2428. cfg->scl3_cfg.de.enable = 0;
  2429. }
  2430. }
  2431. cstate->num_ds_enabled = num_ds_enable;
  2432. set_bit(SDE_CRTC_DIRTY_DEST_SCALER, cstate->dirty);
  2433. } else {
  2434. if (!cstate->num_ds_enabled)
  2435. clear_bit(SDE_CRTC_DIRTY_DEST_SCALER, cstate->dirty);
  2436. }
  2437. }
  2438. /**
  2439. * _sde_crtc_check_dest_scaler_data - validate the dest scaler data
  2440. * @crtc : Pointer to drm crtc
  2441. * @state : Pointer to drm crtc state
  2442. */
  2443. static int _sde_crtc_check_dest_scaler_data(struct drm_crtc *crtc,
  2444. struct drm_crtc_state *state)
  2445. {
  2446. struct sde_crtc *sde_crtc;
  2447. struct sde_crtc_state *cstate;
  2448. struct drm_display_mode *mode;
  2449. struct sde_kms *kms;
  2450. struct sde_hw_ds *hw_ds = NULL;
  2451. u32 ret = 0;
  2452. u32 num_ds_enable = 0, hdisplay = 0;
  2453. u32 max_in_width = 0, max_out_width = 0;
  2454. if (!crtc || !state)
  2455. return -EINVAL;
  2456. sde_crtc = to_sde_crtc(crtc);
  2457. cstate = to_sde_crtc_state(state);
  2458. kms = _sde_crtc_get_kms(crtc);
  2459. mode = &state->adjusted_mode;
  2460. SDE_DEBUG("crtc%d\n", crtc->base.id);
  2461. if (!test_bit(SDE_CRTC_DIRTY_DEST_SCALER, cstate->dirty)) {
  2462. SDE_DEBUG("dest scaler property not set, skip validation\n");
  2463. return 0;
  2464. }
  2465. if (!kms || !kms->catalog) {
  2466. SDE_ERROR("crtc%d: invalid parameters\n", crtc->base.id);
  2467. return -EINVAL;
  2468. }
  2469. if (!kms->catalog->mdp[0].has_dest_scaler) {
  2470. SDE_DEBUG("dest scaler feature not supported\n");
  2471. return 0;
  2472. }
  2473. if (!sde_crtc->num_mixers) {
  2474. SDE_DEBUG("mixers not allocated\n");
  2475. return 0;
  2476. }
  2477. ret = _sde_validate_hw_resources(sde_crtc);
  2478. if (ret)
  2479. goto err;
  2480. /**
  2481. * No of dest scalers shouldn't exceed hw ds block count and
  2482. * also, match the num of mixers unless it is partial update
  2483. * left only/right only use case - currently PU + DS is not supported
  2484. */
  2485. if (cstate->num_ds > kms->catalog->ds_count ||
  2486. ((cstate->num_ds != sde_crtc->num_mixers) &&
  2487. !(cstate->ds_cfg[0].flags & SDE_DRM_DESTSCALER_PU_ENABLE))) {
  2488. SDE_ERROR("crtc%d: num_ds(%d), hw_ds_cnt(%d) flags(%d)\n",
  2489. crtc->base.id, cstate->num_ds, kms->catalog->ds_count,
  2490. cstate->ds_cfg[0].flags);
  2491. ret = -EINVAL;
  2492. goto err;
  2493. }
  2494. /**
  2495. * Check if DS needs to be enabled or disabled
  2496. * In case of enable, validate the data
  2497. */
  2498. if (!(cstate->ds_cfg[0].flags & SDE_DRM_DESTSCALER_ENABLE)) {
  2499. SDE_DEBUG("disable dest scaler, num(%d) flags(%d)\n",
  2500. cstate->num_ds, cstate->ds_cfg[0].flags);
  2501. goto disable;
  2502. }
  2503. /* Display resolution */
  2504. hdisplay = mode->hdisplay/sde_crtc->num_mixers;
  2505. /* Validate the DS data */
  2506. ret = _sde_crtc_check_dest_scaler_validate_ds(crtc, sde_crtc, cstate,
  2507. mode, hw_ds, hdisplay, &num_ds_enable,
  2508. max_in_width, max_out_width);
  2509. if (ret)
  2510. goto err;
  2511. disable:
  2512. _sde_crtc_check_dest_scaler_data_disable(crtc, cstate, num_ds_enable);
  2513. return 0;
  2514. err:
  2515. clear_bit(SDE_CRTC_DIRTY_DEST_SCALER, cstate->dirty);
  2516. return ret;
  2517. }
  2518. /**
  2519. * _sde_crtc_wait_for_fences - wait for incoming framebuffer sync fences
  2520. * @crtc: Pointer to CRTC object
  2521. */
  2522. static void _sde_crtc_wait_for_fences(struct drm_crtc *crtc)
  2523. {
  2524. struct drm_plane *plane = NULL;
  2525. uint32_t wait_ms = 1;
  2526. ktime_t kt_end, kt_wait;
  2527. int rc = 0;
  2528. SDE_DEBUG("\n");
  2529. if (!crtc || !crtc->state) {
  2530. SDE_ERROR("invalid crtc/state %pK\n", crtc);
  2531. return;
  2532. }
  2533. /* use monotonic timer to limit total fence wait time */
  2534. kt_end = ktime_add_ns(ktime_get(),
  2535. to_sde_crtc_state(crtc->state)->input_fence_timeout_ns);
  2536. /*
  2537. * Wait for fences sequentially, as all of them need to be signalled
  2538. * before we can proceed.
  2539. *
  2540. * Limit total wait time to INPUT_FENCE_TIMEOUT, but still call
  2541. * sde_plane_wait_input_fence with wait_ms == 0 after the timeout so
  2542. * that each plane can check its fence status and react appropriately
  2543. * if its fence has timed out. Call input fence wait multiple times if
  2544. * fence wait is interrupted due to interrupt call.
  2545. */
  2546. SDE_ATRACE_BEGIN("plane_wait_input_fence");
  2547. drm_atomic_crtc_for_each_plane(plane, crtc) {
  2548. do {
  2549. kt_wait = ktime_sub(kt_end, ktime_get());
  2550. if (ktime_compare(kt_wait, ktime_set(0, 0)) >= 0)
  2551. wait_ms = ktime_to_ms(kt_wait);
  2552. else
  2553. wait_ms = 0;
  2554. rc = sde_plane_wait_input_fence(plane, wait_ms);
  2555. } while (wait_ms && rc == -ERESTARTSYS);
  2556. }
  2557. SDE_ATRACE_END("plane_wait_input_fence");
  2558. }
  2559. static void _sde_crtc_setup_mixer_for_encoder(
  2560. struct drm_crtc *crtc,
  2561. struct drm_encoder *enc)
  2562. {
  2563. struct sde_crtc *sde_crtc = to_sde_crtc(crtc);
  2564. struct sde_kms *sde_kms = _sde_crtc_get_kms(crtc);
  2565. struct sde_rm *rm = &sde_kms->rm;
  2566. struct sde_crtc_mixer *mixer;
  2567. struct sde_hw_ctl *last_valid_ctl = NULL;
  2568. int i;
  2569. struct sde_rm_hw_iter lm_iter, ctl_iter, dspp_iter, ds_iter;
  2570. sde_rm_init_hw_iter(&lm_iter, enc->base.id, SDE_HW_BLK_LM);
  2571. sde_rm_init_hw_iter(&ctl_iter, enc->base.id, SDE_HW_BLK_CTL);
  2572. sde_rm_init_hw_iter(&dspp_iter, enc->base.id, SDE_HW_BLK_DSPP);
  2573. sde_rm_init_hw_iter(&ds_iter, enc->base.id, SDE_HW_BLK_DS);
  2574. /* Set up all the mixers and ctls reserved by this encoder */
  2575. for (i = sde_crtc->num_mixers; i < ARRAY_SIZE(sde_crtc->mixers); i++) {
  2576. mixer = &sde_crtc->mixers[i];
  2577. if (!sde_rm_get_hw(rm, &lm_iter))
  2578. break;
  2579. mixer->hw_lm = (struct sde_hw_mixer *)lm_iter.hw;
  2580. /* CTL may be <= LMs, if <, multiple LMs controlled by 1 CTL */
  2581. if (!sde_rm_get_hw(rm, &ctl_iter)) {
  2582. SDE_DEBUG("no ctl assigned to lm %d, using previous\n",
  2583. mixer->hw_lm->idx - LM_0);
  2584. mixer->hw_ctl = last_valid_ctl;
  2585. } else {
  2586. mixer->hw_ctl = (struct sde_hw_ctl *)ctl_iter.hw;
  2587. last_valid_ctl = mixer->hw_ctl;
  2588. sde_crtc->num_ctls++;
  2589. }
  2590. /* Shouldn't happen, mixers are always >= ctls */
  2591. if (!mixer->hw_ctl) {
  2592. SDE_ERROR("no valid ctls found for lm %d\n",
  2593. mixer->hw_lm->idx - LM_0);
  2594. return;
  2595. }
  2596. /* Dspp may be null */
  2597. (void) sde_rm_get_hw(rm, &dspp_iter);
  2598. mixer->hw_dspp = (struct sde_hw_dspp *)dspp_iter.hw;
  2599. /* DS may be null */
  2600. (void) sde_rm_get_hw(rm, &ds_iter);
  2601. mixer->hw_ds = (struct sde_hw_ds *)ds_iter.hw;
  2602. mixer->encoder = enc;
  2603. sde_crtc->num_mixers++;
  2604. SDE_DEBUG("setup mixer %d: lm %d\n",
  2605. i, mixer->hw_lm->idx - LM_0);
  2606. SDE_DEBUG("setup mixer %d: ctl %d\n",
  2607. i, mixer->hw_ctl->idx - CTL_0);
  2608. if (mixer->hw_ds)
  2609. SDE_DEBUG("setup mixer %d: ds %d\n",
  2610. i, mixer->hw_ds->idx - DS_0);
  2611. }
  2612. }
  2613. static void _sde_crtc_setup_mixers(struct drm_crtc *crtc)
  2614. {
  2615. struct sde_crtc *sde_crtc = to_sde_crtc(crtc);
  2616. struct drm_encoder *enc;
  2617. sde_crtc->num_ctls = 0;
  2618. sde_crtc->num_mixers = 0;
  2619. sde_crtc->mixers_swapped = false;
  2620. memset(sde_crtc->mixers, 0, sizeof(sde_crtc->mixers));
  2621. mutex_lock(&sde_crtc->crtc_lock);
  2622. /* Check for mixers on all encoders attached to this crtc */
  2623. list_for_each_entry(enc, &crtc->dev->mode_config.encoder_list, head) {
  2624. if (enc->crtc != crtc)
  2625. continue;
  2626. /* avoid overwriting mixers info from a copy encoder */
  2627. if (sde_encoder_in_clone_mode(enc))
  2628. continue;
  2629. _sde_crtc_setup_mixer_for_encoder(crtc, enc);
  2630. }
  2631. mutex_unlock(&sde_crtc->crtc_lock);
  2632. _sde_crtc_check_dest_scaler_data(crtc, crtc->state);
  2633. }
  2634. static void _sde_crtc_setup_is_ppsplit(struct drm_crtc_state *state)
  2635. {
  2636. int i;
  2637. struct sde_crtc_state *cstate;
  2638. cstate = to_sde_crtc_state(state);
  2639. cstate->is_ppsplit = false;
  2640. for (i = 0; i < cstate->num_connectors; i++) {
  2641. struct drm_connector *conn = cstate->connectors[i];
  2642. if (sde_connector_get_topology_name(conn) ==
  2643. SDE_RM_TOPOLOGY_PPSPLIT)
  2644. cstate->is_ppsplit = true;
  2645. }
  2646. }
  2647. static void _sde_crtc_setup_lm_bounds(struct drm_crtc *crtc,
  2648. struct drm_crtc_state *state)
  2649. {
  2650. struct sde_crtc *sde_crtc;
  2651. struct sde_crtc_state *cstate;
  2652. struct drm_display_mode *adj_mode;
  2653. u32 crtc_split_width;
  2654. int i;
  2655. if (!crtc || !state) {
  2656. SDE_ERROR("invalid args\n");
  2657. return;
  2658. }
  2659. sde_crtc = to_sde_crtc(crtc);
  2660. cstate = to_sde_crtc_state(state);
  2661. adj_mode = &state->adjusted_mode;
  2662. crtc_split_width = sde_crtc_get_mixer_width(sde_crtc, cstate, adj_mode);
  2663. for (i = 0; i < sde_crtc->num_mixers; i++) {
  2664. cstate->lm_bounds[i].x = crtc_split_width * i;
  2665. cstate->lm_bounds[i].y = 0;
  2666. cstate->lm_bounds[i].w = crtc_split_width;
  2667. cstate->lm_bounds[i].h =
  2668. sde_crtc_get_mixer_height(sde_crtc, cstate, adj_mode);
  2669. memcpy(&cstate->lm_roi[i], &cstate->lm_bounds[i],
  2670. sizeof(cstate->lm_roi[i]));
  2671. SDE_EVT32_VERBOSE(DRMID(crtc), i,
  2672. cstate->lm_bounds[i].x, cstate->lm_bounds[i].y,
  2673. cstate->lm_bounds[i].w, cstate->lm_bounds[i].h);
  2674. SDE_DEBUG("%s: lm%d bnd&roi (%d,%d,%d,%d)\n", sde_crtc->name, i,
  2675. cstate->lm_roi[i].x, cstate->lm_roi[i].y,
  2676. cstate->lm_roi[i].w, cstate->lm_roi[i].h);
  2677. }
  2678. drm_mode_debug_printmodeline(adj_mode);
  2679. }
  2680. static void _sde_crtc_clear_all_blend_stages(struct sde_crtc *sde_crtc)
  2681. {
  2682. struct sde_crtc_mixer mixer;
  2683. /*
  2684. * Use mixer[0] to get hw_ctl which will use ops to clear
  2685. * all blendstages. Clear all blendstages will iterate through
  2686. * all mixers.
  2687. */
  2688. if (sde_crtc->num_mixers) {
  2689. mixer = sde_crtc->mixers[0];
  2690. if (mixer.hw_ctl && mixer.hw_ctl->ops.clear_all_blendstages)
  2691. mixer.hw_ctl->ops.clear_all_blendstages(mixer.hw_ctl);
  2692. if (mixer.hw_ctl && mixer.hw_ctl->ops.set_active_pipes)
  2693. mixer.hw_ctl->ops.set_active_pipes(mixer.hw_ctl, NULL);
  2694. }
  2695. }
  2696. static void sde_crtc_atomic_begin(struct drm_crtc *crtc,
  2697. struct drm_crtc_state *old_state)
  2698. {
  2699. struct sde_crtc *sde_crtc;
  2700. struct drm_encoder *encoder;
  2701. struct drm_device *dev;
  2702. struct sde_kms *sde_kms;
  2703. struct drm_plane *plane;
  2704. struct sde_splash_display *splash_display;
  2705. bool cont_splash_enabled = false, apply_cp_prop = false;
  2706. size_t i;
  2707. if (!crtc) {
  2708. SDE_ERROR("invalid crtc\n");
  2709. return;
  2710. }
  2711. if (!crtc->state->enable) {
  2712. SDE_DEBUG("crtc%d -> enable %d, skip atomic_begin\n",
  2713. crtc->base.id, crtc->state->enable);
  2714. return;
  2715. }
  2716. if (!sde_kms_power_resource_is_enabled(crtc->dev)) {
  2717. SDE_ERROR("power resource is not enabled\n");
  2718. return;
  2719. }
  2720. sde_kms = _sde_crtc_get_kms(crtc);
  2721. if (!sde_kms)
  2722. return;
  2723. SDE_ATRACE_BEGIN("crtc_atomic_begin");
  2724. SDE_DEBUG("crtc%d\n", crtc->base.id);
  2725. sde_crtc = to_sde_crtc(crtc);
  2726. dev = crtc->dev;
  2727. if (!sde_crtc->num_mixers) {
  2728. _sde_crtc_setup_mixers(crtc);
  2729. _sde_crtc_setup_is_ppsplit(crtc->state);
  2730. _sde_crtc_setup_lm_bounds(crtc, crtc->state);
  2731. _sde_crtc_clear_all_blend_stages(sde_crtc);
  2732. }
  2733. list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
  2734. if (encoder->crtc != crtc)
  2735. continue;
  2736. /* encoder will trigger pending mask now */
  2737. sde_encoder_trigger_kickoff_pending(encoder);
  2738. }
  2739. /* update performance setting */
  2740. sde_core_perf_crtc_update(crtc, 1, false);
  2741. /*
  2742. * If no mixers have been allocated in sde_crtc_atomic_check(),
  2743. * it means we are trying to flush a CRTC whose state is disabled:
  2744. * nothing else needs to be done.
  2745. */
  2746. if (unlikely(!sde_crtc->num_mixers))
  2747. goto end;
  2748. _sde_crtc_blend_setup(crtc, old_state, true);
  2749. _sde_crtc_dest_scaler_setup(crtc);
  2750. if (old_state->mode_changed) {
  2751. sde_core_perf_crtc_update_uidle(crtc, true);
  2752. drm_atomic_crtc_for_each_plane(plane, crtc) {
  2753. if (plane->state && plane->state->fb)
  2754. _sde_plane_set_qos_lut(plane, crtc,
  2755. plane->state->fb);
  2756. }
  2757. }
  2758. /*
  2759. * Since CP properties use AXI buffer to program the
  2760. * HW, check if context bank is in attached state,
  2761. * apply color processing properties only if
  2762. * smmu state is attached,
  2763. */
  2764. for (i = 0; i < MAX_DSI_DISPLAYS; i++) {
  2765. splash_display = &sde_kms->splash_data.splash_display[i];
  2766. if (splash_display->cont_splash_enabled &&
  2767. splash_display->encoder &&
  2768. crtc == splash_display->encoder->crtc)
  2769. cont_splash_enabled = true;
  2770. }
  2771. apply_cp_prop = sde_kms->catalog->trusted_vm_env ?
  2772. true : sde_crtc->enabled;
  2773. if (sde_kms_is_cp_operation_allowed(sde_kms) &&
  2774. (cont_splash_enabled || apply_cp_prop))
  2775. sde_cp_crtc_apply_properties(crtc);
  2776. /*
  2777. * PP_DONE irq is only used by command mode for now.
  2778. * It is better to request pending before FLUSH and START trigger
  2779. * to make sure no pp_done irq missed.
  2780. * This is safe because no pp_done will happen before SW trigger
  2781. * in command mode.
  2782. */
  2783. end:
  2784. SDE_ATRACE_END("crtc_atomic_begin");
  2785. }
  2786. static void sde_crtc_atomic_flush(struct drm_crtc *crtc,
  2787. struct drm_crtc_state *old_crtc_state)
  2788. {
  2789. struct drm_encoder *encoder;
  2790. struct sde_crtc *sde_crtc;
  2791. struct drm_device *dev;
  2792. struct drm_plane *plane;
  2793. struct msm_drm_private *priv;
  2794. struct sde_crtc_state *cstate;
  2795. struct sde_kms *sde_kms;
  2796. int i;
  2797. if (!crtc || !crtc->dev || !crtc->dev->dev_private) {
  2798. SDE_ERROR("invalid crtc\n");
  2799. return;
  2800. }
  2801. if (!crtc->state->enable) {
  2802. SDE_DEBUG("crtc%d -> enable %d, skip atomic_flush\n",
  2803. crtc->base.id, crtc->state->enable);
  2804. return;
  2805. }
  2806. if (!sde_kms_power_resource_is_enabled(crtc->dev)) {
  2807. SDE_ERROR("power resource is not enabled\n");
  2808. return;
  2809. }
  2810. sde_kms = _sde_crtc_get_kms(crtc);
  2811. if (!sde_kms) {
  2812. SDE_ERROR("invalid kms\n");
  2813. return;
  2814. }
  2815. SDE_DEBUG("crtc%d\n", crtc->base.id);
  2816. sde_crtc = to_sde_crtc(crtc);
  2817. cstate = to_sde_crtc_state(crtc->state);
  2818. dev = crtc->dev;
  2819. priv = dev->dev_private;
  2820. if ((sde_crtc->cache_state == CACHE_STATE_PRE_CACHE) &&
  2821. sde_crtc_get_property(cstate, CRTC_PROP_CACHE_STATE))
  2822. sde_crtc_static_img_control(crtc, CACHE_STATE_FRAME_WRITE,
  2823. false);
  2824. else
  2825. sde_crtc_static_img_control(crtc, CACHE_STATE_NORMAL, false);
  2826. /*
  2827. * If no mixers has been allocated in sde_crtc_atomic_check(),
  2828. * it means we are trying to flush a CRTC whose state is disabled:
  2829. * nothing else needs to be done.
  2830. */
  2831. if (unlikely(!sde_crtc->num_mixers))
  2832. return;
  2833. SDE_ATRACE_BEGIN("sde_crtc_atomic_flush");
  2834. /*
  2835. * For planes without commit update, drm framework will not add
  2836. * those planes to current state since hardware update is not
  2837. * required. However, if those planes were power collapsed since
  2838. * last commit cycle, driver has to restore the hardware state
  2839. * of those planes explicitly here prior to plane flush.
  2840. * Also use this iteration to see if any plane requires cache,
  2841. * so during the perf update driver can activate/deactivate
  2842. * the cache accordingly.
  2843. */
  2844. for (i = 0; i < SDE_SYS_CACHE_MAX; i++)
  2845. sde_crtc->new_perf.llcc_active[i] = false;
  2846. drm_atomic_crtc_for_each_plane(plane, crtc) {
  2847. sde_plane_restore(plane);
  2848. for (i = 0; i < SDE_SYS_CACHE_MAX; i++) {
  2849. if (sde_plane_is_cache_required(plane, i))
  2850. sde_crtc->new_perf.llcc_active[i] = true;
  2851. }
  2852. }
  2853. sde_core_perf_crtc_update_llcc(crtc);
  2854. /* wait for acquire fences before anything else is done */
  2855. _sde_crtc_wait_for_fences(crtc);
  2856. if (!cstate->rsc_update) {
  2857. drm_for_each_encoder_mask(encoder, dev,
  2858. crtc->state->encoder_mask) {
  2859. cstate->rsc_client =
  2860. sde_encoder_get_rsc_client(encoder);
  2861. }
  2862. cstate->rsc_update = true;
  2863. }
  2864. /*
  2865. * Final plane updates: Give each plane a chance to complete all
  2866. * required writes/flushing before crtc's "flush
  2867. * everything" call below.
  2868. */
  2869. drm_atomic_crtc_for_each_plane(plane, crtc) {
  2870. if (sde_kms->smmu_state.transition_error)
  2871. sde_plane_set_error(plane, true);
  2872. sde_plane_flush(plane);
  2873. }
  2874. /* Kickoff will be scheduled by outer layer */
  2875. SDE_ATRACE_END("sde_crtc_atomic_flush");
  2876. }
  2877. /**
  2878. * sde_crtc_destroy_state - state destroy hook
  2879. * @crtc: drm CRTC
  2880. * @state: CRTC state object to release
  2881. */
  2882. static void sde_crtc_destroy_state(struct drm_crtc *crtc,
  2883. struct drm_crtc_state *state)
  2884. {
  2885. struct sde_crtc *sde_crtc;
  2886. struct sde_crtc_state *cstate;
  2887. struct drm_encoder *enc;
  2888. struct sde_kms *sde_kms;
  2889. if (!crtc || !state) {
  2890. SDE_ERROR("invalid argument(s)\n");
  2891. return;
  2892. }
  2893. sde_crtc = to_sde_crtc(crtc);
  2894. cstate = to_sde_crtc_state(state);
  2895. sde_kms = _sde_crtc_get_kms(crtc);
  2896. if (!sde_kms) {
  2897. SDE_ERROR("invalid sde_kms\n");
  2898. return;
  2899. }
  2900. SDE_DEBUG("crtc%d\n", crtc->base.id);
  2901. drm_for_each_encoder_mask(enc, crtc->dev, state->encoder_mask)
  2902. sde_rm_release(&sde_kms->rm, enc, true);
  2903. __drm_atomic_helper_crtc_destroy_state(state);
  2904. /* destroy value helper */
  2905. msm_property_destroy_state(&sde_crtc->property_info, cstate,
  2906. &cstate->property_state);
  2907. }
  2908. static int _sde_crtc_flush_event_thread(struct drm_crtc *crtc)
  2909. {
  2910. struct sde_crtc *sde_crtc;
  2911. int i;
  2912. if (!crtc) {
  2913. SDE_ERROR("invalid argument\n");
  2914. return -EINVAL;
  2915. }
  2916. sde_crtc = to_sde_crtc(crtc);
  2917. if (!atomic_read(&sde_crtc->frame_pending)) {
  2918. SDE_DEBUG("no frames pending\n");
  2919. return 0;
  2920. }
  2921. SDE_EVT32(DRMID(crtc), SDE_EVTLOG_FUNC_ENTRY);
  2922. /*
  2923. * flush all the event thread work to make sure all the
  2924. * FRAME_EVENTS from encoder are propagated to crtc
  2925. */
  2926. for (i = 0; i < ARRAY_SIZE(sde_crtc->frame_events); i++) {
  2927. if (list_empty(&sde_crtc->frame_events[i].list))
  2928. kthread_flush_work(&sde_crtc->frame_events[i].work);
  2929. }
  2930. SDE_EVT32_VERBOSE(DRMID(crtc), SDE_EVTLOG_FUNC_EXIT);
  2931. return 0;
  2932. }
  2933. /**
  2934. * _sde_crtc_remove_pipe_flush - remove staged pipes from flush mask
  2935. * @crtc: Pointer to crtc structure
  2936. */
  2937. static void _sde_crtc_remove_pipe_flush(struct drm_crtc *crtc)
  2938. {
  2939. struct drm_plane *plane;
  2940. struct drm_plane_state *state;
  2941. struct sde_crtc *sde_crtc;
  2942. struct sde_crtc_mixer *mixer;
  2943. struct sde_hw_ctl *ctl;
  2944. if (!crtc)
  2945. return;
  2946. sde_crtc = to_sde_crtc(crtc);
  2947. mixer = sde_crtc->mixers;
  2948. if (!mixer)
  2949. return;
  2950. ctl = mixer->hw_ctl;
  2951. drm_atomic_crtc_for_each_plane(plane, crtc) {
  2952. state = plane->state;
  2953. if (!state)
  2954. continue;
  2955. /* clear plane flush bitmask */
  2956. sde_plane_ctl_flush(plane, ctl, false);
  2957. }
  2958. }
  2959. static void _sde_crtc_schedule_idle_notify(struct drm_crtc *crtc,
  2960. struct drm_crtc_state *old_state)
  2961. {
  2962. struct sde_crtc *sde_crtc = to_sde_crtc(crtc);
  2963. struct sde_crtc_state *cstate = to_sde_crtc_state(old_state);
  2964. struct sde_kms *sde_kms = _sde_crtc_get_kms(crtc);
  2965. struct msm_drm_private *priv;
  2966. struct msm_drm_thread *event_thread;
  2967. int idle_time = 0;
  2968. if (!sde_kms || !sde_kms->dev || !sde_kms->dev->dev_private)
  2969. return;
  2970. priv = sde_kms->dev->dev_private;
  2971. idle_time = sde_crtc_get_property(cstate, CRTC_PROP_IDLE_TIMEOUT);
  2972. if (!idle_time ||
  2973. !sde_encoder_check_curr_mode(sde_crtc->mixers[0].encoder,
  2974. MSM_DISPLAY_VIDEO_MODE) ||
  2975. (crtc->index >= ARRAY_SIZE(priv->event_thread)))
  2976. return;
  2977. /* schedule the idle notify delayed work */
  2978. event_thread = &priv->event_thread[crtc->index];
  2979. kthread_mod_delayed_work(&event_thread->worker,
  2980. &sde_crtc->idle_notify_work, msecs_to_jiffies(idle_time));
  2981. SDE_DEBUG("schedule idle notify work in %dms\n", idle_time);
  2982. }
  2983. /**
  2984. * sde_crtc_reset_hw - attempt hardware reset on errors
  2985. * @crtc: Pointer to DRM crtc instance
  2986. * @old_state: Pointer to crtc state for previous commit
  2987. * @recovery_events: Whether or not recovery events are enabled
  2988. * Returns: Zero if current commit should still be attempted
  2989. */
  2990. int sde_crtc_reset_hw(struct drm_crtc *crtc, struct drm_crtc_state *old_state,
  2991. bool recovery_events)
  2992. {
  2993. struct drm_plane *plane_halt[MAX_PLANES];
  2994. struct drm_plane *plane;
  2995. struct drm_encoder *encoder;
  2996. struct sde_crtc *sde_crtc;
  2997. struct sde_crtc_state *cstate;
  2998. struct sde_hw_ctl *ctl;
  2999. signed int i, plane_count;
  3000. int rc;
  3001. if (!crtc || !crtc->dev || !old_state || !crtc->state)
  3002. return -EINVAL;
  3003. sde_crtc = to_sde_crtc(crtc);
  3004. cstate = to_sde_crtc_state(crtc->state);
  3005. SDE_EVT32(DRMID(crtc), recovery_events, SDE_EVTLOG_FUNC_ENTRY);
  3006. /* optionally generate a panic instead of performing a h/w reset */
  3007. SDE_DBG_CTRL("stop_ftrace", "reset_hw_panic");
  3008. for (i = 0; i < sde_crtc->num_ctls; ++i) {
  3009. ctl = sde_crtc->mixers[i].hw_ctl;
  3010. if (!ctl || !ctl->ops.reset)
  3011. continue;
  3012. rc = ctl->ops.reset(ctl);
  3013. if (rc) {
  3014. SDE_DEBUG("crtc%d: ctl%d reset failure\n",
  3015. crtc->base.id, ctl->idx - CTL_0);
  3016. SDE_EVT32(DRMID(crtc), ctl->idx - CTL_0,
  3017. SDE_EVTLOG_ERROR);
  3018. break;
  3019. }
  3020. }
  3021. /* Early out if simple ctl reset succeeded */
  3022. if (i == sde_crtc->num_ctls)
  3023. return 0;
  3024. SDE_DEBUG("crtc%d: issuing hard reset\n", DRMID(crtc));
  3025. /* force all components in the system into reset at the same time */
  3026. for (i = 0; i < sde_crtc->num_ctls; ++i) {
  3027. ctl = sde_crtc->mixers[i].hw_ctl;
  3028. if (!ctl || !ctl->ops.hard_reset)
  3029. continue;
  3030. SDE_EVT32(DRMID(crtc), ctl->idx - CTL_0);
  3031. ctl->ops.hard_reset(ctl, true);
  3032. }
  3033. plane_count = 0;
  3034. drm_atomic_crtc_state_for_each_plane(plane, old_state) {
  3035. if (plane_count >= ARRAY_SIZE(plane_halt))
  3036. break;
  3037. plane_halt[plane_count++] = plane;
  3038. sde_plane_halt_requests(plane, true);
  3039. sde_plane_set_revalidate(plane, true);
  3040. }
  3041. /* provide safe "border color only" commit configuration for later */
  3042. _sde_crtc_remove_pipe_flush(crtc);
  3043. _sde_crtc_blend_setup(crtc, old_state, false);
  3044. /* take h/w components out of reset */
  3045. for (i = plane_count - 1; i >= 0; --i)
  3046. sde_plane_halt_requests(plane_halt[i], false);
  3047. /* attempt to poll for start of frame cycle before reset release */
  3048. list_for_each_entry(encoder,
  3049. &crtc->dev->mode_config.encoder_list, head) {
  3050. if (encoder->crtc != crtc)
  3051. continue;
  3052. if (sde_encoder_get_intf_mode(encoder) == INTF_MODE_VIDEO)
  3053. sde_encoder_poll_line_counts(encoder);
  3054. }
  3055. for (i = 0; i < sde_crtc->num_ctls; ++i) {
  3056. ctl = sde_crtc->mixers[i].hw_ctl;
  3057. if (!ctl || !ctl->ops.hard_reset)
  3058. continue;
  3059. ctl->ops.hard_reset(ctl, false);
  3060. }
  3061. list_for_each_entry(encoder,
  3062. &crtc->dev->mode_config.encoder_list, head) {
  3063. if (encoder->crtc != crtc)
  3064. continue;
  3065. if (sde_encoder_get_intf_mode(encoder) == INTF_MODE_VIDEO)
  3066. sde_encoder_kickoff(encoder, false);
  3067. }
  3068. /* panic the device if VBIF is not in good state */
  3069. return !recovery_events ? 0 : -EAGAIN;
  3070. }
  3071. void sde_crtc_commit_kickoff(struct drm_crtc *crtc,
  3072. struct drm_crtc_state *old_state)
  3073. {
  3074. struct drm_encoder *encoder;
  3075. struct drm_device *dev;
  3076. struct sde_crtc *sde_crtc;
  3077. struct sde_kms *sde_kms;
  3078. struct sde_crtc_state *cstate;
  3079. bool is_error = false;
  3080. unsigned long flags;
  3081. enum sde_crtc_idle_pc_state idle_pc_state;
  3082. struct sde_encoder_kickoff_params params = { 0 };
  3083. if (!crtc) {
  3084. SDE_ERROR("invalid argument\n");
  3085. return;
  3086. }
  3087. dev = crtc->dev;
  3088. sde_crtc = to_sde_crtc(crtc);
  3089. sde_kms = _sde_crtc_get_kms(crtc);
  3090. if (!sde_kms || !sde_kms->dev || !sde_kms->dev->dev_private) {
  3091. SDE_ERROR("invalid argument\n");
  3092. return;
  3093. }
  3094. cstate = to_sde_crtc_state(crtc->state);
  3095. /*
  3096. * If no mixers has been allocated in sde_crtc_atomic_check(),
  3097. * it means we are trying to start a CRTC whose state is disabled:
  3098. * nothing else needs to be done.
  3099. */
  3100. if (unlikely(!sde_crtc->num_mixers))
  3101. return;
  3102. SDE_ATRACE_BEGIN("crtc_commit");
  3103. idle_pc_state = sde_crtc_get_property(cstate, CRTC_PROP_IDLE_PC_STATE);
  3104. list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
  3105. if (encoder->crtc != crtc)
  3106. continue;
  3107. /*
  3108. * Encoder will flush/start now, unless it has a tx pending.
  3109. * If so, it may delay and flush at an irq event (e.g. ppdone)
  3110. */
  3111. params.affected_displays = _sde_crtc_get_displays_affected(crtc,
  3112. crtc->state);
  3113. if (sde_encoder_prepare_for_kickoff(encoder, &params))
  3114. sde_crtc->needs_hw_reset = true;
  3115. if (idle_pc_state != IDLE_PC_NONE)
  3116. sde_encoder_control_idle_pc(encoder,
  3117. (idle_pc_state == IDLE_PC_ENABLE) ? true : false);
  3118. }
  3119. /*
  3120. * Optionally attempt h/w recovery if any errors were detected while
  3121. * preparing for the kickoff
  3122. */
  3123. if (sde_crtc->needs_hw_reset) {
  3124. sde_crtc->frame_trigger_mode = params.frame_trigger_mode;
  3125. if (sde_crtc->frame_trigger_mode
  3126. != FRAME_DONE_WAIT_POSTED_START &&
  3127. sde_crtc_reset_hw(crtc, old_state,
  3128. params.recovery_events_enabled))
  3129. is_error = true;
  3130. sde_crtc->needs_hw_reset = false;
  3131. }
  3132. sde_crtc_calc_fps(sde_crtc);
  3133. SDE_ATRACE_BEGIN("flush_event_thread");
  3134. _sde_crtc_flush_event_thread(crtc);
  3135. SDE_ATRACE_END("flush_event_thread");
  3136. sde_crtc->plane_mask_old = crtc->state->plane_mask;
  3137. if (atomic_inc_return(&sde_crtc->frame_pending) == 1) {
  3138. /* acquire bandwidth and other resources */
  3139. SDE_DEBUG("crtc%d first commit\n", crtc->base.id);
  3140. SDE_EVT32(DRMID(crtc), SDE_EVTLOG_FUNC_CASE1);
  3141. } else {
  3142. SDE_DEBUG("crtc%d commit\n", crtc->base.id);
  3143. SDE_EVT32(DRMID(crtc), SDE_EVTLOG_FUNC_CASE2);
  3144. }
  3145. sde_crtc->play_count++;
  3146. sde_vbif_clear_errors(sde_kms);
  3147. if (is_error) {
  3148. _sde_crtc_remove_pipe_flush(crtc);
  3149. _sde_crtc_blend_setup(crtc, old_state, false);
  3150. }
  3151. list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
  3152. if (encoder->crtc != crtc)
  3153. continue;
  3154. sde_encoder_kickoff(encoder, false);
  3155. }
  3156. /* store the event after frame trigger */
  3157. if (sde_crtc->event) {
  3158. WARN_ON(sde_crtc->event);
  3159. } else {
  3160. spin_lock_irqsave(&dev->event_lock, flags);
  3161. sde_crtc->event = crtc->state->event;
  3162. spin_unlock_irqrestore(&dev->event_lock, flags);
  3163. }
  3164. _sde_crtc_schedule_idle_notify(crtc, old_state);
  3165. SDE_ATRACE_END("crtc_commit");
  3166. }
  3167. /**
  3168. * _sde_crtc_vblank_enable_no_lock - update power resource and vblank request
  3169. * @sde_crtc: Pointer to sde crtc structure
  3170. * @enable: Whether to enable/disable vblanks
  3171. *
  3172. * @Return: error code
  3173. */
  3174. static int _sde_crtc_vblank_enable_no_lock(
  3175. struct sde_crtc *sde_crtc, bool enable)
  3176. {
  3177. struct drm_crtc *crtc;
  3178. struct drm_encoder *enc;
  3179. if (!sde_crtc) {
  3180. SDE_ERROR("invalid crtc\n");
  3181. return -EINVAL;
  3182. }
  3183. crtc = &sde_crtc->base;
  3184. if (enable) {
  3185. int ret;
  3186. /* drop lock since power crtc cb may try to re-acquire lock */
  3187. mutex_unlock(&sde_crtc->crtc_lock);
  3188. ret = pm_runtime_get_sync(crtc->dev->dev);
  3189. mutex_lock(&sde_crtc->crtc_lock);
  3190. if (ret < 0)
  3191. return ret;
  3192. drm_for_each_encoder_mask(enc, crtc->dev,
  3193. crtc->state->encoder_mask) {
  3194. SDE_EVT32(DRMID(&sde_crtc->base), DRMID(enc), enable,
  3195. sde_crtc->enabled);
  3196. sde_encoder_register_vblank_callback(enc,
  3197. sde_crtc_vblank_cb, (void *)crtc);
  3198. }
  3199. } else {
  3200. drm_for_each_encoder_mask(enc, crtc->dev,
  3201. crtc->state->encoder_mask) {
  3202. SDE_EVT32(DRMID(&sde_crtc->base), DRMID(enc), enable,
  3203. sde_crtc->enabled);
  3204. sde_encoder_register_vblank_callback(enc, NULL, NULL);
  3205. }
  3206. /* drop lock since power crtc cb may try to re-acquire lock */
  3207. mutex_unlock(&sde_crtc->crtc_lock);
  3208. pm_runtime_put_sync(crtc->dev->dev);
  3209. mutex_lock(&sde_crtc->crtc_lock);
  3210. }
  3211. return 0;
  3212. }
  3213. /**
  3214. * sde_crtc_duplicate_state - state duplicate hook
  3215. * @crtc: Pointer to drm crtc structure
  3216. * @Returns: Pointer to new drm_crtc_state structure
  3217. */
  3218. static struct drm_crtc_state *sde_crtc_duplicate_state(struct drm_crtc *crtc)
  3219. {
  3220. struct sde_crtc *sde_crtc;
  3221. struct sde_crtc_state *cstate, *old_cstate;
  3222. if (!crtc || !crtc->state) {
  3223. SDE_ERROR("invalid argument(s)\n");
  3224. return NULL;
  3225. }
  3226. sde_crtc = to_sde_crtc(crtc);
  3227. old_cstate = to_sde_crtc_state(crtc->state);
  3228. cstate = msm_property_alloc_state(&sde_crtc->property_info);
  3229. if (!cstate) {
  3230. SDE_ERROR("failed to allocate state\n");
  3231. return NULL;
  3232. }
  3233. /* duplicate value helper */
  3234. msm_property_duplicate_state(&sde_crtc->property_info,
  3235. old_cstate, cstate,
  3236. &cstate->property_state, cstate->property_values);
  3237. /* duplicate base helper */
  3238. __drm_atomic_helper_crtc_duplicate_state(crtc, &cstate->base);
  3239. return &cstate->base;
  3240. }
  3241. /**
  3242. * sde_crtc_reset - reset hook for CRTCs
  3243. * Resets the atomic state for @crtc by freeing the state pointer (which might
  3244. * be NULL, e.g. at driver load time) and allocating a new empty state object.
  3245. * @crtc: Pointer to drm crtc structure
  3246. */
  3247. static void sde_crtc_reset(struct drm_crtc *crtc)
  3248. {
  3249. struct sde_crtc *sde_crtc;
  3250. struct sde_crtc_state *cstate;
  3251. if (!crtc) {
  3252. SDE_ERROR("invalid crtc\n");
  3253. return;
  3254. }
  3255. /* revert suspend actions, if necessary */
  3256. if (!sde_crtc_is_reset_required(crtc)) {
  3257. SDE_DEBUG("avoiding reset for crtc:%d\n", crtc->base.id);
  3258. return;
  3259. }
  3260. /* remove previous state, if present */
  3261. if (crtc->state) {
  3262. sde_crtc_destroy_state(crtc, crtc->state);
  3263. crtc->state = 0;
  3264. }
  3265. sde_crtc = to_sde_crtc(crtc);
  3266. cstate = msm_property_alloc_state(&sde_crtc->property_info);
  3267. if (!cstate) {
  3268. SDE_ERROR("failed to allocate state\n");
  3269. return;
  3270. }
  3271. /* reset value helper */
  3272. msm_property_reset_state(&sde_crtc->property_info, cstate,
  3273. &cstate->property_state,
  3274. cstate->property_values);
  3275. _sde_crtc_set_input_fence_timeout(cstate);
  3276. cstate->base.crtc = crtc;
  3277. crtc->state = &cstate->base;
  3278. }
  3279. static void sde_crtc_clear_cached_mixer_cfg(struct drm_crtc *crtc)
  3280. {
  3281. struct sde_crtc *sde_crtc = to_sde_crtc(crtc);
  3282. struct sde_hw_mixer *hw_lm;
  3283. int lm_idx;
  3284. /* clearing lm cfg marks it dirty to force reprogramming next update */
  3285. for (lm_idx = 0; lm_idx < sde_crtc->num_mixers; lm_idx++) {
  3286. hw_lm = sde_crtc->mixers[lm_idx].hw_lm;
  3287. hw_lm->cfg.out_width = 0;
  3288. hw_lm->cfg.out_height = 0;
  3289. }
  3290. SDE_EVT32(DRMID(crtc));
  3291. }
  3292. static void sde_crtc_reset_sw_state_for_ipc(struct drm_crtc *crtc)
  3293. {
  3294. struct sde_crtc_state *cstate = to_sde_crtc_state(crtc->state);
  3295. struct drm_plane *plane;
  3296. /* mark planes, mixers, and other blocks dirty for next update */
  3297. drm_atomic_crtc_for_each_plane(plane, crtc)
  3298. sde_plane_set_revalidate(plane, true);
  3299. /* mark mixers dirty for next update */
  3300. sde_crtc_clear_cached_mixer_cfg(crtc);
  3301. /* mark other properties which need to be dirty for next update */
  3302. set_bit(SDE_CRTC_DIRTY_DIM_LAYERS, cstate->dirty);
  3303. if (cstate->num_ds_enabled)
  3304. set_bit(SDE_CRTC_DIRTY_DEST_SCALER, cstate->dirty);
  3305. }
  3306. static void sde_crtc_post_ipc(struct drm_crtc *crtc)
  3307. {
  3308. struct sde_crtc *sde_crtc;
  3309. struct sde_crtc_state *cstate;
  3310. struct drm_encoder *encoder;
  3311. sde_crtc = to_sde_crtc(crtc);
  3312. cstate = to_sde_crtc_state(crtc->state);
  3313. /* restore encoder; crtc will be programmed during commit */
  3314. drm_for_each_encoder_mask(encoder, crtc->dev, crtc->state->encoder_mask)
  3315. sde_encoder_virt_restore(encoder);
  3316. /* restore UIDLE */
  3317. sde_core_perf_crtc_update_uidle(crtc, true);
  3318. sde_cp_crtc_post_ipc(crtc);
  3319. }
  3320. static void sde_crtc_handle_power_event(u32 event_type, void *arg)
  3321. {
  3322. struct drm_crtc *crtc = arg;
  3323. struct sde_crtc *sde_crtc;
  3324. struct drm_encoder *encoder;
  3325. u32 power_on;
  3326. unsigned long flags;
  3327. struct sde_crtc_irq_info *node = NULL;
  3328. int ret = 0;
  3329. struct drm_event event;
  3330. if (!crtc) {
  3331. SDE_ERROR("invalid crtc\n");
  3332. return;
  3333. }
  3334. sde_crtc = to_sde_crtc(crtc);
  3335. mutex_lock(&sde_crtc->crtc_lock);
  3336. SDE_EVT32(DRMID(crtc), event_type);
  3337. switch (event_type) {
  3338. case SDE_POWER_EVENT_POST_ENABLE:
  3339. spin_lock_irqsave(&sde_crtc->spin_lock, flags);
  3340. list_for_each_entry(node, &sde_crtc->user_event_list, list) {
  3341. ret = 0;
  3342. if (node->func)
  3343. ret = node->func(crtc, true, &node->irq);
  3344. if (ret)
  3345. SDE_ERROR("%s failed to enable event %x\n",
  3346. sde_crtc->name, node->event);
  3347. }
  3348. spin_unlock_irqrestore(&sde_crtc->spin_lock, flags);
  3349. sde_crtc_post_ipc(crtc);
  3350. break;
  3351. case SDE_POWER_EVENT_PRE_DISABLE:
  3352. drm_for_each_encoder_mask(encoder, crtc->dev,
  3353. crtc->state->encoder_mask) {
  3354. /*
  3355. * disable the vsync source after updating the
  3356. * rsc state. rsc state update might have vsync wait
  3357. * and vsync source must be disabled after it.
  3358. * It will avoid generating any vsync from this point
  3359. * till mode-2 entry. It is SW workaround for HW
  3360. * limitation and should not be removed without
  3361. * checking the updated design.
  3362. */
  3363. sde_encoder_control_te(encoder, false);
  3364. }
  3365. spin_lock_irqsave(&sde_crtc->spin_lock, flags);
  3366. node = NULL;
  3367. list_for_each_entry(node, &sde_crtc->user_event_list, list) {
  3368. ret = 0;
  3369. if (node->func)
  3370. ret = node->func(crtc, false, &node->irq);
  3371. if (ret)
  3372. SDE_ERROR("%s failed to disable event %x\n",
  3373. sde_crtc->name, node->event);
  3374. }
  3375. spin_unlock_irqrestore(&sde_crtc->spin_lock, flags);
  3376. sde_cp_crtc_pre_ipc(crtc);
  3377. break;
  3378. case SDE_POWER_EVENT_POST_DISABLE:
  3379. sde_crtc_reset_sw_state_for_ipc(crtc);
  3380. sde_cp_crtc_suspend(crtc);
  3381. event.type = DRM_EVENT_SDE_POWER;
  3382. event.length = sizeof(power_on);
  3383. power_on = 0;
  3384. msm_mode_object_event_notify(&crtc->base, crtc->dev, &event,
  3385. (u8 *)&power_on);
  3386. break;
  3387. default:
  3388. SDE_DEBUG("event:%d not handled\n", event_type);
  3389. break;
  3390. }
  3391. mutex_unlock(&sde_crtc->crtc_lock);
  3392. }
  3393. static void _sde_crtc_reset(struct drm_crtc *crtc)
  3394. {
  3395. struct sde_crtc *sde_crtc = to_sde_crtc(crtc);
  3396. struct sde_crtc_state *cstate = to_sde_crtc_state(crtc->state);
  3397. /* mark mixer cfgs dirty before wiping them */
  3398. sde_crtc_clear_cached_mixer_cfg(crtc);
  3399. memset(sde_crtc->mixers, 0, sizeof(sde_crtc->mixers));
  3400. sde_crtc->num_mixers = 0;
  3401. sde_crtc->mixers_swapped = false;
  3402. /* disable clk & bw control until clk & bw properties are set */
  3403. cstate->bw_control = false;
  3404. cstate->bw_split_vote = false;
  3405. sde_crtc_static_img_control(crtc, CACHE_STATE_DISABLED, false);
  3406. }
  3407. static void sde_crtc_disable(struct drm_crtc *crtc)
  3408. {
  3409. struct sde_kms *sde_kms;
  3410. struct sde_crtc *sde_crtc;
  3411. struct sde_crtc_state *cstate;
  3412. struct drm_encoder *encoder;
  3413. struct msm_drm_private *priv;
  3414. unsigned long flags;
  3415. struct sde_crtc_irq_info *node = NULL;
  3416. struct drm_event event;
  3417. u32 power_on;
  3418. bool in_cont_splash = false;
  3419. int ret, i;
  3420. if (!crtc || !crtc->dev || !crtc->dev->dev_private || !crtc->state) {
  3421. SDE_ERROR("invalid crtc\n");
  3422. return;
  3423. }
  3424. sde_kms = _sde_crtc_get_kms(crtc);
  3425. if (!sde_kms) {
  3426. SDE_ERROR("invalid kms\n");
  3427. return;
  3428. }
  3429. if (!sde_kms_power_resource_is_enabled(crtc->dev)) {
  3430. SDE_ERROR("power resource is not enabled\n");
  3431. return;
  3432. }
  3433. sde_crtc = to_sde_crtc(crtc);
  3434. cstate = to_sde_crtc_state(crtc->state);
  3435. priv = crtc->dev->dev_private;
  3436. SDE_DEBUG("crtc%d\n", crtc->base.id);
  3437. drm_crtc_vblank_off(crtc);
  3438. mutex_lock(&sde_crtc->crtc_lock);
  3439. SDE_EVT32_VERBOSE(DRMID(crtc));
  3440. /* update color processing on suspend */
  3441. event.type = DRM_EVENT_CRTC_POWER;
  3442. event.length = sizeof(u32);
  3443. sde_cp_crtc_suspend(crtc);
  3444. power_on = 0;
  3445. msm_mode_object_event_notify(&crtc->base, crtc->dev, &event,
  3446. (u8 *)&power_on);
  3447. _sde_crtc_flush_event_thread(crtc);
  3448. kthread_cancel_delayed_work_sync(&sde_crtc->static_cache_read_work);
  3449. kthread_cancel_delayed_work_sync(&sde_crtc->idle_notify_work);
  3450. SDE_EVT32(DRMID(crtc), sde_crtc->enabled,
  3451. crtc->state->active, crtc->state->enable);
  3452. sde_crtc->enabled = false;
  3453. /* Try to disable uidle */
  3454. sde_core_perf_crtc_update_uidle(crtc, false);
  3455. if (atomic_read(&sde_crtc->frame_pending)) {
  3456. SDE_ERROR("crtc%d frame_pending%d\n", crtc->base.id,
  3457. atomic_read(&sde_crtc->frame_pending));
  3458. SDE_EVT32(DRMID(crtc), atomic_read(&sde_crtc->frame_pending),
  3459. SDE_EVTLOG_FUNC_CASE2);
  3460. sde_core_perf_crtc_release_bw(crtc);
  3461. atomic_set(&sde_crtc->frame_pending, 0);
  3462. }
  3463. spin_lock_irqsave(&sde_crtc->spin_lock, flags);
  3464. list_for_each_entry(node, &sde_crtc->user_event_list, list) {
  3465. ret = 0;
  3466. if (node->func)
  3467. ret = node->func(crtc, false, &node->irq);
  3468. if (ret)
  3469. SDE_ERROR("%s failed to disable event %x\n",
  3470. sde_crtc->name, node->event);
  3471. }
  3472. spin_unlock_irqrestore(&sde_crtc->spin_lock, flags);
  3473. drm_for_each_encoder_mask(encoder, crtc->dev,
  3474. crtc->state->encoder_mask) {
  3475. if (sde_encoder_in_cont_splash(encoder)) {
  3476. in_cont_splash = true;
  3477. break;
  3478. }
  3479. }
  3480. /* avoid clk/bw downvote if cont-splash is enabled */
  3481. if (!in_cont_splash)
  3482. sde_core_perf_crtc_update(crtc, 0, true);
  3483. drm_for_each_encoder_mask(encoder, crtc->dev,
  3484. crtc->state->encoder_mask) {
  3485. sde_encoder_register_frame_event_callback(encoder, NULL, NULL);
  3486. cstate->rsc_client = NULL;
  3487. cstate->rsc_update = false;
  3488. /*
  3489. * reset idle power-collapse to original state during suspend;
  3490. * user-mode will change the state on resume, if required
  3491. */
  3492. if (sde_kms->catalog->has_idle_pc)
  3493. sde_encoder_control_idle_pc(encoder, true);
  3494. }
  3495. if (sde_crtc->power_event) {
  3496. sde_power_handle_unregister_event(&priv->phandle,
  3497. sde_crtc->power_event);
  3498. sde_crtc->power_event = NULL;
  3499. }
  3500. /**
  3501. * All callbacks are unregistered and frame done waits are complete
  3502. * at this point. No buffers are accessed by hardware.
  3503. * reset the fence timeline if crtc will not be enabled for this commit
  3504. */
  3505. if (!crtc->state->active || !crtc->state->enable) {
  3506. sde_fence_signal(sde_crtc->output_fence,
  3507. ktime_get(), SDE_FENCE_RESET_TIMELINE);
  3508. for (i = 0; i < cstate->num_connectors; ++i)
  3509. sde_connector_commit_reset(cstate->connectors[i],
  3510. ktime_get());
  3511. }
  3512. _sde_crtc_reset(crtc);
  3513. sde_cp_crtc_disable(crtc);
  3514. mutex_unlock(&sde_crtc->crtc_lock);
  3515. }
  3516. static void sde_crtc_enable(struct drm_crtc *crtc,
  3517. struct drm_crtc_state *old_crtc_state)
  3518. {
  3519. struct sde_crtc *sde_crtc;
  3520. struct drm_encoder *encoder;
  3521. struct msm_drm_private *priv;
  3522. unsigned long flags;
  3523. struct sde_crtc_irq_info *node = NULL;
  3524. struct drm_event event;
  3525. u32 power_on;
  3526. int ret, i;
  3527. struct sde_crtc_state *cstate;
  3528. if (!crtc || !crtc->dev || !crtc->dev->dev_private) {
  3529. SDE_ERROR("invalid crtc\n");
  3530. return;
  3531. }
  3532. priv = crtc->dev->dev_private;
  3533. cstate = to_sde_crtc_state(crtc->state);
  3534. if (!sde_kms_power_resource_is_enabled(crtc->dev)) {
  3535. SDE_ERROR("power resource is not enabled\n");
  3536. return;
  3537. }
  3538. SDE_DEBUG("crtc%d\n", crtc->base.id);
  3539. SDE_EVT32_VERBOSE(DRMID(crtc));
  3540. sde_crtc = to_sde_crtc(crtc);
  3541. /*
  3542. * Avoid drm_crtc_vblank_on during seamless DMS case
  3543. * when CRTC is already in enabled state
  3544. */
  3545. if (!sde_crtc->enabled)
  3546. drm_crtc_vblank_on(crtc);
  3547. mutex_lock(&sde_crtc->crtc_lock);
  3548. SDE_EVT32(DRMID(crtc), sde_crtc->enabled);
  3549. /*
  3550. * Try to enable uidle (if possible), we do this before the call
  3551. * to return early during seamless dms mode, so any fps
  3552. * change is also consider to enable/disable UIDLE
  3553. */
  3554. sde_core_perf_crtc_update_uidle(crtc, true);
  3555. /* return early if crtc is already enabled, do this after UIDLE check */
  3556. if (sde_crtc->enabled) {
  3557. if (msm_is_mode_seamless_dms(&crtc->state->adjusted_mode) ||
  3558. msm_is_mode_seamless_dyn_clk(&crtc->state->adjusted_mode))
  3559. SDE_DEBUG("%s extra crtc enable expected during DMS\n",
  3560. sde_crtc->name);
  3561. else
  3562. WARN(1, "%s unexpected crtc enable\n", sde_crtc->name);
  3563. mutex_unlock(&sde_crtc->crtc_lock);
  3564. return;
  3565. }
  3566. drm_for_each_encoder_mask(encoder, crtc->dev,
  3567. crtc->state->encoder_mask) {
  3568. sde_encoder_register_frame_event_callback(encoder,
  3569. sde_crtc_frame_event_cb, crtc);
  3570. sde_crtc_static_img_control(crtc, CACHE_STATE_NORMAL,
  3571. sde_encoder_check_curr_mode(encoder,
  3572. MSM_DISPLAY_VIDEO_MODE));
  3573. }
  3574. sde_crtc->enabled = true;
  3575. sde_cp_crtc_enable(crtc);
  3576. /* update color processing on resume */
  3577. event.type = DRM_EVENT_CRTC_POWER;
  3578. event.length = sizeof(u32);
  3579. sde_cp_crtc_resume(crtc);
  3580. power_on = 1;
  3581. msm_mode_object_event_notify(&crtc->base, crtc->dev, &event,
  3582. (u8 *)&power_on);
  3583. mutex_unlock(&sde_crtc->crtc_lock);
  3584. spin_lock_irqsave(&sde_crtc->spin_lock, flags);
  3585. list_for_each_entry(node, &sde_crtc->user_event_list, list) {
  3586. ret = 0;
  3587. if (node->func)
  3588. ret = node->func(crtc, true, &node->irq);
  3589. if (ret)
  3590. SDE_ERROR("%s failed to enable event %x\n",
  3591. sde_crtc->name, node->event);
  3592. }
  3593. spin_unlock_irqrestore(&sde_crtc->spin_lock, flags);
  3594. sde_crtc->power_event = sde_power_handle_register_event(
  3595. &priv->phandle,
  3596. SDE_POWER_EVENT_POST_ENABLE | SDE_POWER_EVENT_POST_DISABLE |
  3597. SDE_POWER_EVENT_PRE_DISABLE,
  3598. sde_crtc_handle_power_event, crtc, sde_crtc->name);
  3599. /* Enable ESD thread */
  3600. for (i = 0; i < cstate->num_connectors; i++)
  3601. sde_connector_schedule_status_work(cstate->connectors[i], true);
  3602. }
  3603. /* no input validation - caller API has all the checks */
  3604. static int _sde_crtc_excl_dim_layer_check(struct drm_crtc_state *state,
  3605. struct plane_state pstates[], int cnt)
  3606. {
  3607. struct sde_crtc_state *cstate = to_sde_crtc_state(state);
  3608. struct drm_display_mode *mode = &state->adjusted_mode;
  3609. const struct drm_plane_state *pstate;
  3610. struct sde_plane_state *sde_pstate;
  3611. int rc = 0, i;
  3612. /* Check dim layer rect bounds and stage */
  3613. for (i = 0; i < cstate->num_dim_layers; i++) {
  3614. if ((CHECK_LAYER_BOUNDS(cstate->dim_layer[i].rect.y,
  3615. cstate->dim_layer[i].rect.h, mode->vdisplay)) ||
  3616. (CHECK_LAYER_BOUNDS(cstate->dim_layer[i].rect.x,
  3617. cstate->dim_layer[i].rect.w, mode->hdisplay)) ||
  3618. (cstate->dim_layer[i].stage >= SDE_STAGE_MAX) ||
  3619. (!cstate->dim_layer[i].rect.w) ||
  3620. (!cstate->dim_layer[i].rect.h)) {
  3621. SDE_ERROR("invalid dim_layer:{%d,%d,%d,%d}, stage:%d\n",
  3622. cstate->dim_layer[i].rect.x,
  3623. cstate->dim_layer[i].rect.y,
  3624. cstate->dim_layer[i].rect.w,
  3625. cstate->dim_layer[i].rect.h,
  3626. cstate->dim_layer[i].stage);
  3627. SDE_ERROR("display: %dx%d\n", mode->hdisplay,
  3628. mode->vdisplay);
  3629. rc = -E2BIG;
  3630. goto end;
  3631. }
  3632. }
  3633. /* log all src and excl_rect, useful for debugging */
  3634. for (i = 0; i < cnt; i++) {
  3635. pstate = pstates[i].drm_pstate;
  3636. sde_pstate = to_sde_plane_state(pstate);
  3637. SDE_DEBUG("p %d z %d src{%d,%d,%d,%d} excl_rect{%d,%d,%d,%d}\n",
  3638. pstate->plane->base.id, pstates[i].stage,
  3639. pstate->crtc_x, pstate->crtc_y,
  3640. pstate->crtc_w, pstate->crtc_h,
  3641. sde_pstate->excl_rect.x, sde_pstate->excl_rect.y,
  3642. sde_pstate->excl_rect.w, sde_pstate->excl_rect.h);
  3643. }
  3644. end:
  3645. return rc;
  3646. }
  3647. static int _sde_crtc_check_secure_blend_config(struct drm_crtc *crtc,
  3648. struct drm_crtc_state *state, struct plane_state pstates[],
  3649. struct sde_crtc_state *cstate, struct sde_kms *sde_kms,
  3650. int cnt, int secure, int fb_ns, int fb_sec, int fb_sec_dir)
  3651. {
  3652. struct drm_plane *plane;
  3653. int i;
  3654. if (secure == SDE_DRM_SEC_ONLY) {
  3655. /*
  3656. * validate planes - only fb_sec_dir is allowed during sec_crtc
  3657. * - fb_sec_dir is for secure camera preview and
  3658. * secure display use case
  3659. * - fb_sec is for secure video playback
  3660. * - fb_ns is for normal non secure use cases
  3661. */
  3662. if (fb_ns || fb_sec) {
  3663. SDE_ERROR(
  3664. "crtc%d: invalid fb_modes Sec:%d, NS:%d, Sec_Dir:%d\n",
  3665. DRMID(crtc), fb_sec, fb_ns, fb_sec_dir);
  3666. return -EINVAL;
  3667. }
  3668. /*
  3669. * - only one blending stage is allowed in sec_crtc
  3670. * - validate if pipe is allowed for sec-ui updates
  3671. */
  3672. for (i = 1; i < cnt; i++) {
  3673. if (!pstates[i].drm_pstate
  3674. || !pstates[i].drm_pstate->plane) {
  3675. SDE_ERROR("crtc%d: invalid pstate at i:%d\n",
  3676. DRMID(crtc), i);
  3677. return -EINVAL;
  3678. }
  3679. plane = pstates[i].drm_pstate->plane;
  3680. if (!sde_plane_is_sec_ui_allowed(plane)) {
  3681. SDE_ERROR("crtc%d: sec-ui not allowed in p%d\n",
  3682. DRMID(crtc), plane->base.id);
  3683. return -EINVAL;
  3684. } else if (pstates[i].stage != pstates[i-1].stage) {
  3685. SDE_ERROR(
  3686. "crtc%d: invalid blend stages %d:%d, %d:%d\n",
  3687. DRMID(crtc), i, pstates[i].stage,
  3688. i-1, pstates[i-1].stage);
  3689. return -EINVAL;
  3690. }
  3691. }
  3692. /* check if all the dim_layers are in the same stage */
  3693. for (i = 1; i < cstate->num_dim_layers; i++) {
  3694. if (cstate->dim_layer[i].stage !=
  3695. cstate->dim_layer[i-1].stage) {
  3696. SDE_ERROR(
  3697. "crtc%d: invalid dimlayer stage %d:%d, %d:%d\n",
  3698. DRMID(crtc),
  3699. i, cstate->dim_layer[i].stage,
  3700. i-1, cstate->dim_layer[i-1].stage);
  3701. return -EINVAL;
  3702. }
  3703. }
  3704. /*
  3705. * if secure-ui supported blendstage is specified,
  3706. * - fail empty commit
  3707. * - validate dim_layer or plane is staged in the supported
  3708. * blendstage
  3709. */
  3710. if (sde_kms->catalog->sui_supported_blendstage) {
  3711. int sec_stage = cnt ? pstates[0].sde_pstate->stage :
  3712. cstate->dim_layer[0].stage;
  3713. if (!sde_kms->catalog->has_base_layer)
  3714. sec_stage -= SDE_STAGE_0;
  3715. if ((!cnt && !cstate->num_dim_layers) ||
  3716. (sde_kms->catalog->sui_supported_blendstage
  3717. != sec_stage)) {
  3718. SDE_ERROR(
  3719. "crtc%d: empty cnt%d/dim%d or bad stage%d\n",
  3720. DRMID(crtc), cnt,
  3721. cstate->num_dim_layers, sec_stage);
  3722. return -EINVAL;
  3723. }
  3724. }
  3725. }
  3726. return 0;
  3727. }
  3728. static int _sde_crtc_check_secure_single_encoder(struct drm_crtc *crtc,
  3729. struct drm_crtc_state *state, int fb_sec_dir)
  3730. {
  3731. struct drm_encoder *encoder;
  3732. int encoder_cnt = 0;
  3733. if (fb_sec_dir) {
  3734. drm_for_each_encoder_mask(encoder, crtc->dev,
  3735. state->encoder_mask)
  3736. encoder_cnt++;
  3737. if (encoder_cnt > MAX_ALLOWED_ENCODER_CNT_PER_SECURE_CRTC) {
  3738. SDE_ERROR("crtc:%d invalid number of encoders:%d\n",
  3739. DRMID(crtc), encoder_cnt);
  3740. return -EINVAL;
  3741. }
  3742. }
  3743. return 0;
  3744. }
  3745. static int _sde_crtc_check_secure_state_smmu_translation(struct drm_crtc *crtc,
  3746. struct drm_crtc_state *state, struct sde_kms *sde_kms, int secure,
  3747. int fb_ns, int fb_sec, int fb_sec_dir)
  3748. {
  3749. struct sde_kms_smmu_state_data *smmu_state = &sde_kms->smmu_state;
  3750. struct drm_encoder *encoder;
  3751. int is_video_mode = false;
  3752. drm_for_each_encoder_mask(encoder, crtc->dev, state->encoder_mask) {
  3753. if (sde_encoder_is_dsi_display(encoder))
  3754. is_video_mode |= sde_encoder_check_curr_mode(encoder,
  3755. MSM_DISPLAY_VIDEO_MODE);
  3756. }
  3757. /*
  3758. * Secure display to secure camera needs without direct
  3759. * transition is currently not allowed
  3760. */
  3761. if (fb_sec_dir && secure == SDE_DRM_SEC_NON_SEC &&
  3762. smmu_state->state != ATTACHED &&
  3763. smmu_state->secure_level == SDE_DRM_SEC_ONLY) {
  3764. SDE_EVT32(DRMID(crtc), fb_ns, fb_sec_dir,
  3765. smmu_state->state, smmu_state->secure_level,
  3766. secure);
  3767. goto sec_err;
  3768. }
  3769. /*
  3770. * In video mode check for null commit before transition
  3771. * from secure to non secure and vice versa
  3772. */
  3773. if (is_video_mode && smmu_state &&
  3774. state->plane_mask && crtc->state->plane_mask &&
  3775. ((fb_sec_dir && ((smmu_state->state == ATTACHED) &&
  3776. (secure == SDE_DRM_SEC_ONLY))) ||
  3777. (fb_ns && ((smmu_state->state == DETACHED) ||
  3778. (smmu_state->state == DETACH_ALL_REQ))) ||
  3779. (fb_ns && ((smmu_state->state == DETACHED_SEC) ||
  3780. (smmu_state->state == DETACH_SEC_REQ)) &&
  3781. (smmu_state->secure_level == SDE_DRM_SEC_ONLY)))) {
  3782. SDE_EVT32(DRMID(crtc), fb_ns, fb_sec_dir,
  3783. smmu_state->state, smmu_state->secure_level,
  3784. secure, crtc->state->plane_mask, state->plane_mask);
  3785. goto sec_err;
  3786. }
  3787. return 0;
  3788. sec_err:
  3789. SDE_ERROR(
  3790. "crtc%d Invalid transition;sec%d state%d slvl%d ns%d sdir%d\n",
  3791. DRMID(crtc), secure, smmu_state->state,
  3792. smmu_state->secure_level, fb_ns, fb_sec_dir);
  3793. return -EINVAL;
  3794. }
  3795. static int _sde_crtc_check_secure_conn(struct drm_crtc *crtc,
  3796. struct drm_crtc_state *state, uint32_t fb_sec)
  3797. {
  3798. bool conn_secure = false, is_wb = false;
  3799. struct drm_connector *conn;
  3800. struct drm_connector_state *conn_state;
  3801. int i;
  3802. for_each_new_connector_in_state(state->state, conn, conn_state, i) {
  3803. if (conn_state && conn_state->crtc == crtc) {
  3804. if (conn->connector_type ==
  3805. DRM_MODE_CONNECTOR_VIRTUAL)
  3806. is_wb = true;
  3807. if (sde_connector_get_property(conn_state,
  3808. CONNECTOR_PROP_FB_TRANSLATION_MODE) ==
  3809. SDE_DRM_FB_SEC)
  3810. conn_secure = true;
  3811. }
  3812. }
  3813. /*
  3814. * If any input buffers are secure for wb,
  3815. * the output buffer must also be secure.
  3816. */
  3817. if (is_wb && fb_sec && !conn_secure) {
  3818. SDE_ERROR("crtc%d: input fb sec %d, output fb secure %d\n",
  3819. DRMID(crtc), fb_sec, conn_secure);
  3820. return -EINVAL;
  3821. }
  3822. return 0;
  3823. }
  3824. static int _sde_crtc_check_secure_state(struct drm_crtc *crtc,
  3825. struct drm_crtc_state *state, struct plane_state pstates[],
  3826. int cnt)
  3827. {
  3828. struct sde_crtc_state *cstate;
  3829. struct sde_kms *sde_kms;
  3830. uint32_t secure;
  3831. uint32_t fb_ns = 0, fb_sec = 0, fb_sec_dir = 0;
  3832. int rc;
  3833. if (!crtc || !state) {
  3834. SDE_ERROR("invalid arguments\n");
  3835. return -EINVAL;
  3836. }
  3837. sde_kms = _sde_crtc_get_kms(crtc);
  3838. if (!sde_kms || !sde_kms->catalog) {
  3839. SDE_ERROR("invalid kms\n");
  3840. return -EINVAL;
  3841. }
  3842. cstate = to_sde_crtc_state(state);
  3843. secure = sde_crtc_get_property(cstate, CRTC_PROP_SECURITY_LEVEL);
  3844. rc = sde_crtc_state_find_plane_fb_modes(state, &fb_ns,
  3845. &fb_sec, &fb_sec_dir);
  3846. if (rc)
  3847. return rc;
  3848. rc = _sde_crtc_check_secure_blend_config(crtc, state, pstates, cstate,
  3849. sde_kms, cnt, secure, fb_ns, fb_sec, fb_sec_dir);
  3850. if (rc)
  3851. return rc;
  3852. rc = _sde_crtc_check_secure_conn(crtc, state, fb_sec);
  3853. if (rc)
  3854. return rc;
  3855. /*
  3856. * secure_crtc is not allowed in a shared toppolgy
  3857. * across different encoders.
  3858. */
  3859. rc = _sde_crtc_check_secure_single_encoder(crtc, state, fb_sec_dir);
  3860. if (rc)
  3861. return rc;
  3862. rc = _sde_crtc_check_secure_state_smmu_translation(crtc, state, sde_kms,
  3863. secure, fb_ns, fb_sec, fb_sec_dir);
  3864. if (rc)
  3865. return rc;
  3866. SDE_DEBUG("crtc:%d Secure validation successful\n", DRMID(crtc));
  3867. return 0;
  3868. }
  3869. static int _sde_crtc_check_get_pstates(struct drm_crtc *crtc,
  3870. struct drm_crtc_state *state,
  3871. struct drm_display_mode *mode,
  3872. struct plane_state *pstates,
  3873. struct drm_plane *plane,
  3874. struct sde_multirect_plane_states *multirect_plane,
  3875. int *cnt)
  3876. {
  3877. struct sde_crtc *sde_crtc;
  3878. struct sde_crtc_state *cstate;
  3879. const struct drm_plane_state *pstate;
  3880. const struct drm_plane_state *pipe_staged[SSPP_MAX];
  3881. int rc = 0, multirect_count = 0, i, mixer_width, mixer_height;
  3882. int inc_sde_stage = 0;
  3883. struct sde_kms *kms;
  3884. sde_crtc = to_sde_crtc(crtc);
  3885. cstate = to_sde_crtc_state(state);
  3886. kms = _sde_crtc_get_kms(crtc);
  3887. if (!kms || !kms->catalog) {
  3888. SDE_ERROR("invalid kms\n");
  3889. return -EINVAL;
  3890. }
  3891. memset(pipe_staged, 0, sizeof(pipe_staged));
  3892. mixer_width = sde_crtc_get_mixer_width(sde_crtc, cstate, mode);
  3893. mixer_height = sde_crtc_get_mixer_height(sde_crtc, cstate, mode);
  3894. if (cstate->num_ds_enabled)
  3895. mixer_width = mixer_width * cstate->num_ds_enabled;
  3896. drm_atomic_crtc_state_for_each_plane_state(plane, pstate, state) {
  3897. if (IS_ERR_OR_NULL(pstate)) {
  3898. rc = PTR_ERR(pstate);
  3899. SDE_ERROR("%s: failed to get plane%d state, %d\n",
  3900. sde_crtc->name, plane->base.id, rc);
  3901. return rc;
  3902. }
  3903. if (*cnt >= SDE_PSTATES_MAX)
  3904. continue;
  3905. pstates[*cnt].sde_pstate = to_sde_plane_state(pstate);
  3906. pstates[*cnt].drm_pstate = pstate;
  3907. pstates[*cnt].stage = sde_plane_get_property(
  3908. pstates[*cnt].sde_pstate, PLANE_PROP_ZPOS);
  3909. pstates[*cnt].pipe_id = sde_plane_pipe(plane);
  3910. if (!kms->catalog->has_base_layer)
  3911. inc_sde_stage = SDE_STAGE_0;
  3912. /* check dim layer stage with every plane */
  3913. for (i = 0; i < cstate->num_dim_layers; i++) {
  3914. if (cstate->dim_layer[i].stage ==
  3915. (pstates[*cnt].stage + inc_sde_stage)) {
  3916. SDE_ERROR(
  3917. "plane:%d/dim_layer:%i-same stage:%d\n",
  3918. plane->base.id, i,
  3919. cstate->dim_layer[i].stage);
  3920. return -EINVAL;
  3921. }
  3922. }
  3923. if (pipe_staged[pstates[*cnt].pipe_id]) {
  3924. multirect_plane[multirect_count].r0 =
  3925. pipe_staged[pstates[*cnt].pipe_id];
  3926. multirect_plane[multirect_count].r1 = pstate;
  3927. multirect_count++;
  3928. pipe_staged[pstates[*cnt].pipe_id] = NULL;
  3929. } else {
  3930. pipe_staged[pstates[*cnt].pipe_id] = pstate;
  3931. }
  3932. (*cnt)++;
  3933. if (CHECK_LAYER_BOUNDS(pstate->crtc_y, pstate->crtc_h,
  3934. mode->vdisplay) ||
  3935. CHECK_LAYER_BOUNDS(pstate->crtc_x, pstate->crtc_w,
  3936. mode->hdisplay)) {
  3937. SDE_ERROR("invalid vertical/horizontal destination\n");
  3938. SDE_ERROR("y:%d h:%d vdisp:%d x:%d w:%d hdisp:%d\n",
  3939. pstate->crtc_y, pstate->crtc_h, mode->vdisplay,
  3940. pstate->crtc_x, pstate->crtc_w, mode->hdisplay);
  3941. return -E2BIG;
  3942. }
  3943. if (cstate->num_ds_enabled &&
  3944. ((pstate->crtc_h > mixer_height) ||
  3945. (pstate->crtc_w > mixer_width))) {
  3946. SDE_ERROR("plane w/h:%x*%x > mixer w/h:%x*%x\n",
  3947. pstate->crtc_w, pstate->crtc_h,
  3948. mixer_width, mixer_height);
  3949. return -E2BIG;
  3950. }
  3951. }
  3952. for (i = 1; i < SSPP_MAX; i++) {
  3953. if (pipe_staged[i]) {
  3954. sde_plane_clear_multirect(pipe_staged[i]);
  3955. if (is_sde_plane_virtual(pipe_staged[i]->plane)) {
  3956. struct sde_plane_state *psde_state;
  3957. SDE_DEBUG("r1 only virt plane:%d staged\n",
  3958. pipe_staged[i]->plane->base.id);
  3959. psde_state = to_sde_plane_state(
  3960. pipe_staged[i]);
  3961. psde_state->multirect_index = SDE_SSPP_RECT_1;
  3962. }
  3963. }
  3964. }
  3965. for (i = 0; i < multirect_count; i++) {
  3966. if (sde_plane_validate_multirect_v2(&multirect_plane[i])) {
  3967. SDE_ERROR(
  3968. "multirect validation failed for planes (%d - %d)\n",
  3969. multirect_plane[i].r0->plane->base.id,
  3970. multirect_plane[i].r1->plane->base.id);
  3971. return -EINVAL;
  3972. }
  3973. }
  3974. return rc;
  3975. }
  3976. static int _sde_crtc_check_zpos(struct drm_crtc_state *state,
  3977. struct sde_crtc *sde_crtc,
  3978. struct plane_state *pstates,
  3979. struct sde_crtc_state *cstate,
  3980. struct drm_display_mode *mode,
  3981. int cnt)
  3982. {
  3983. int rc = 0, i, z_pos;
  3984. u32 zpos_cnt = 0;
  3985. struct drm_crtc *crtc;
  3986. struct sde_kms *kms;
  3987. enum sde_layout layout;
  3988. crtc = &sde_crtc->base;
  3989. kms = _sde_crtc_get_kms(crtc);
  3990. if (!kms || !kms->catalog) {
  3991. SDE_ERROR("Invalid kms\n");
  3992. return -EINVAL;
  3993. }
  3994. sort(pstates, cnt, sizeof(pstates[0]), pstate_cmp, NULL);
  3995. rc = _sde_crtc_excl_dim_layer_check(state, pstates, cnt);
  3996. if (rc)
  3997. return rc;
  3998. if (!sde_is_custom_client()) {
  3999. int stage_old = pstates[0].stage;
  4000. z_pos = 0;
  4001. for (i = 0; i < cnt; i++) {
  4002. if (stage_old != pstates[i].stage)
  4003. ++z_pos;
  4004. stage_old = pstates[i].stage;
  4005. pstates[i].stage = z_pos;
  4006. }
  4007. }
  4008. z_pos = -1;
  4009. layout = SDE_LAYOUT_NONE;
  4010. for (i = 0; i < cnt; i++) {
  4011. /* reset counts at every new blend stage */
  4012. if (pstates[i].stage != z_pos ||
  4013. pstates[i].sde_pstate->layout != layout) {
  4014. zpos_cnt = 0;
  4015. z_pos = pstates[i].stage;
  4016. layout = pstates[i].sde_pstate->layout;
  4017. }
  4018. /* verify z_pos setting before using it */
  4019. if (z_pos >= SDE_STAGE_MAX - SDE_STAGE_0) {
  4020. SDE_ERROR("> %d plane stages assigned\n",
  4021. SDE_STAGE_MAX - SDE_STAGE_0);
  4022. return -EINVAL;
  4023. } else if (zpos_cnt == 2) {
  4024. SDE_ERROR("> 2 planes @ stage %d\n", z_pos);
  4025. return -EINVAL;
  4026. } else {
  4027. zpos_cnt++;
  4028. }
  4029. if (!kms->catalog->has_base_layer)
  4030. pstates[i].sde_pstate->stage = z_pos + SDE_STAGE_0;
  4031. else
  4032. pstates[i].sde_pstate->stage = z_pos;
  4033. SDE_DEBUG("%s: layout %d, zpos %d", sde_crtc->name, layout,
  4034. z_pos);
  4035. }
  4036. return rc;
  4037. }
  4038. static int _sde_crtc_atomic_check_pstates(struct drm_crtc *crtc,
  4039. struct drm_crtc_state *state,
  4040. struct plane_state *pstates,
  4041. struct sde_multirect_plane_states *multirect_plane)
  4042. {
  4043. struct sde_crtc *sde_crtc;
  4044. struct sde_crtc_state *cstate;
  4045. struct sde_kms *kms;
  4046. struct drm_plane *plane = NULL;
  4047. struct drm_display_mode *mode;
  4048. int rc = 0, cnt = 0;
  4049. kms = _sde_crtc_get_kms(crtc);
  4050. if (!kms || !kms->catalog) {
  4051. SDE_ERROR("invalid parameters\n");
  4052. return -EINVAL;
  4053. }
  4054. sde_crtc = to_sde_crtc(crtc);
  4055. cstate = to_sde_crtc_state(state);
  4056. mode = &state->adjusted_mode;
  4057. /* get plane state for all drm planes associated with crtc state */
  4058. rc = _sde_crtc_check_get_pstates(crtc, state, mode, pstates,
  4059. plane, multirect_plane, &cnt);
  4060. if (rc)
  4061. return rc;
  4062. /* assign mixer stages based on sorted zpos property */
  4063. rc = _sde_crtc_check_zpos(state, sde_crtc, pstates, cstate, mode, cnt);
  4064. if (rc)
  4065. return rc;
  4066. rc = _sde_crtc_check_secure_state(crtc, state, pstates, cnt);
  4067. if (rc)
  4068. return rc;
  4069. /*
  4070. * validate and set source split:
  4071. * use pstates sorted by stage to check planes on same stage
  4072. * we assume that all pipes are in source split so its valid to compare
  4073. * without taking into account left/right mixer placement
  4074. */
  4075. rc = _sde_crtc_validate_src_split_order(crtc, pstates, cnt);
  4076. if (rc)
  4077. return rc;
  4078. return 0;
  4079. }
  4080. static int _sde_crtc_check_plane_layout(struct drm_crtc *crtc,
  4081. struct drm_crtc_state *crtc_state)
  4082. {
  4083. struct sde_kms *kms;
  4084. struct drm_plane *plane;
  4085. struct drm_plane_state *plane_state;
  4086. struct sde_plane_state *pstate;
  4087. int layout_split;
  4088. kms = _sde_crtc_get_kms(crtc);
  4089. if (!kms || !kms->catalog) {
  4090. SDE_ERROR("invalid parameters\n");
  4091. return -EINVAL;
  4092. }
  4093. if (!sde_rm_topology_is_group(&kms->rm, crtc_state,
  4094. SDE_RM_TOPOLOGY_GROUP_QUADPIPE))
  4095. return 0;
  4096. drm_atomic_crtc_state_for_each_plane(plane, crtc_state) {
  4097. plane_state = drm_atomic_get_existing_plane_state(
  4098. crtc_state->state, plane);
  4099. if (!plane_state)
  4100. continue;
  4101. pstate = to_sde_plane_state(plane_state);
  4102. layout_split = crtc_state->mode.hdisplay >> 1;
  4103. if (plane_state->crtc_x >= layout_split) {
  4104. plane_state->crtc_x -= layout_split;
  4105. pstate->layout_offset = layout_split;
  4106. pstate->layout = SDE_LAYOUT_RIGHT;
  4107. } else {
  4108. pstate->layout_offset = -1;
  4109. pstate->layout = SDE_LAYOUT_LEFT;
  4110. }
  4111. SDE_DEBUG("plane%d updated: crtc_x=%d layout=%d\n",
  4112. DRMID(plane), plane_state->crtc_x,
  4113. pstate->layout);
  4114. /* check layout boundary */
  4115. if (CHECK_LAYER_BOUNDS(plane_state->crtc_x,
  4116. plane_state->crtc_w, layout_split)) {
  4117. SDE_ERROR("invalid horizontal destination\n");
  4118. SDE_ERROR("x:%d w:%d hdisp:%d layout:%d\n",
  4119. plane_state->crtc_x,
  4120. plane_state->crtc_w,
  4121. layout_split, pstate->layout);
  4122. return -E2BIG;
  4123. }
  4124. }
  4125. return 0;
  4126. }
  4127. static int sde_crtc_atomic_check(struct drm_crtc *crtc,
  4128. struct drm_crtc_state *state)
  4129. {
  4130. struct drm_device *dev;
  4131. struct sde_crtc *sde_crtc;
  4132. struct plane_state *pstates = NULL;
  4133. struct sde_crtc_state *cstate;
  4134. struct drm_display_mode *mode;
  4135. int rc = 0;
  4136. struct sde_multirect_plane_states *multirect_plane = NULL;
  4137. struct drm_connector *conn;
  4138. struct drm_connector_list_iter conn_iter;
  4139. if (!crtc) {
  4140. SDE_ERROR("invalid crtc\n");
  4141. return -EINVAL;
  4142. }
  4143. dev = crtc->dev;
  4144. sde_crtc = to_sde_crtc(crtc);
  4145. cstate = to_sde_crtc_state(state);
  4146. if (!state->enable || !state->active) {
  4147. SDE_DEBUG("crtc%d -> enable %d, active %d, skip atomic_check\n",
  4148. crtc->base.id, state->enable, state->active);
  4149. goto end;
  4150. }
  4151. pstates = kcalloc(SDE_PSTATES_MAX,
  4152. sizeof(struct plane_state), GFP_KERNEL);
  4153. multirect_plane = kcalloc(SDE_MULTIRECT_PLANE_MAX,
  4154. sizeof(struct sde_multirect_plane_states),
  4155. GFP_KERNEL);
  4156. if (!pstates || !multirect_plane) {
  4157. rc = -ENOMEM;
  4158. goto end;
  4159. }
  4160. mode = &state->adjusted_mode;
  4161. SDE_DEBUG("%s: check", sde_crtc->name);
  4162. /* force a full mode set if active state changed */
  4163. if (state->active_changed)
  4164. state->mode_changed = true;
  4165. /* identify connectors attached to this crtc */
  4166. cstate->num_connectors = 0;
  4167. drm_connector_list_iter_begin(dev, &conn_iter);
  4168. drm_for_each_connector_iter(conn, &conn_iter)
  4169. if ((state->connector_mask & (1 << drm_connector_index(conn)))
  4170. && cstate->num_connectors < MAX_CONNECTORS) {
  4171. cstate->connectors[cstate->num_connectors++] = conn;
  4172. }
  4173. drm_connector_list_iter_end(&conn_iter);
  4174. rc = _sde_crtc_check_dest_scaler_data(crtc, state);
  4175. if (rc) {
  4176. SDE_ERROR("crtc%d failed dest scaler check %d\n",
  4177. crtc->base.id, rc);
  4178. goto end;
  4179. }
  4180. rc = _sde_crtc_check_plane_layout(crtc, state);
  4181. if (rc) {
  4182. SDE_ERROR("crtc%d failed plane layout check %d\n",
  4183. crtc->base.id, rc);
  4184. goto end;
  4185. }
  4186. _sde_crtc_setup_is_ppsplit(state);
  4187. _sde_crtc_setup_lm_bounds(crtc, state);
  4188. rc = _sde_crtc_atomic_check_pstates(crtc, state, pstates,
  4189. multirect_plane);
  4190. if (rc) {
  4191. SDE_ERROR("crtc%d failed pstate check %d\n", crtc->base.id, rc);
  4192. goto end;
  4193. }
  4194. rc = sde_core_perf_crtc_check(crtc, state);
  4195. if (rc) {
  4196. SDE_ERROR("crtc%d failed performance check %d\n",
  4197. crtc->base.id, rc);
  4198. goto end;
  4199. }
  4200. rc = _sde_crtc_check_rois(crtc, state);
  4201. if (rc) {
  4202. SDE_ERROR("crtc%d failed roi check %d\n", crtc->base.id, rc);
  4203. goto end;
  4204. }
  4205. rc = sde_cp_crtc_check_properties(crtc, state);
  4206. if (rc) {
  4207. SDE_ERROR("crtc%d failed cp properties check %d\n",
  4208. crtc->base.id, rc);
  4209. goto end;
  4210. }
  4211. end:
  4212. kfree(pstates);
  4213. kfree(multirect_plane);
  4214. return rc;
  4215. }
  4216. /**
  4217. * sde_crtc_get_num_datapath - get the number of datapath active
  4218. * of primary connector
  4219. * @crtc: Pointer to DRM crtc object
  4220. * @connector: Pointer to DRM connector object of WB in CWB case
  4221. */
  4222. int sde_crtc_get_num_datapath(struct drm_crtc *crtc,
  4223. struct drm_connector *connector)
  4224. {
  4225. struct sde_crtc *sde_crtc = to_sde_crtc(crtc);
  4226. struct sde_connector_state *sde_conn_state = NULL;
  4227. struct drm_connector *conn;
  4228. struct drm_connector_list_iter conn_iter;
  4229. if (!sde_crtc || !connector) {
  4230. SDE_DEBUG("Invalid argument\n");
  4231. return 0;
  4232. }
  4233. if (sde_crtc->num_mixers)
  4234. return sde_crtc->num_mixers;
  4235. drm_connector_list_iter_begin(crtc->dev, &conn_iter);
  4236. drm_for_each_connector_iter(conn, &conn_iter) {
  4237. if (conn->state && conn->state->crtc == crtc &&
  4238. conn != connector)
  4239. sde_conn_state = to_sde_connector_state(conn->state);
  4240. }
  4241. drm_connector_list_iter_end(&conn_iter);
  4242. if (sde_conn_state)
  4243. return sde_conn_state->mode_info.topology.num_lm;
  4244. return 0;
  4245. }
  4246. int sde_crtc_vblank(struct drm_crtc *crtc, bool en)
  4247. {
  4248. struct sde_crtc *sde_crtc;
  4249. int ret;
  4250. if (!crtc) {
  4251. SDE_ERROR("invalid crtc\n");
  4252. return -EINVAL;
  4253. }
  4254. sde_crtc = to_sde_crtc(crtc);
  4255. mutex_lock(&sde_crtc->crtc_lock);
  4256. SDE_EVT32(DRMID(&sde_crtc->base), en, sde_crtc->enabled);
  4257. ret = _sde_crtc_vblank_enable_no_lock(sde_crtc, en);
  4258. if (ret)
  4259. SDE_ERROR("%s vblank enable failed: %d\n",
  4260. sde_crtc->name, ret);
  4261. mutex_unlock(&sde_crtc->crtc_lock);
  4262. return 0;
  4263. }
  4264. static void sde_crtc_install_dest_scale_properties(struct sde_crtc *sde_crtc,
  4265. struct sde_mdss_cfg *catalog, struct sde_kms_info *info)
  4266. {
  4267. sde_kms_info_add_keyint(info, "has_dest_scaler",
  4268. catalog->mdp[0].has_dest_scaler);
  4269. sde_kms_info_add_keyint(info, "dest_scaler_count",
  4270. catalog->ds_count);
  4271. if (catalog->ds[0].top) {
  4272. sde_kms_info_add_keyint(info,
  4273. "max_dest_scaler_input_width",
  4274. catalog->ds[0].top->maxinputwidth);
  4275. sde_kms_info_add_keyint(info,
  4276. "max_dest_scaler_output_width",
  4277. catalog->ds[0].top->maxoutputwidth);
  4278. sde_kms_info_add_keyint(info, "max_dest_scale_up",
  4279. catalog->ds[0].top->maxupscale);
  4280. }
  4281. if (catalog->ds[0].features & BIT(SDE_SSPP_SCALER_QSEED3)) {
  4282. msm_property_install_volatile_range(
  4283. &sde_crtc->property_info, "dest_scaler",
  4284. 0x0, 0, ~0, 0, CRTC_PROP_DEST_SCALER);
  4285. msm_property_install_blob(&sde_crtc->property_info,
  4286. "ds_lut_ed", 0,
  4287. CRTC_PROP_DEST_SCALER_LUT_ED);
  4288. msm_property_install_blob(&sde_crtc->property_info,
  4289. "ds_lut_cir", 0,
  4290. CRTC_PROP_DEST_SCALER_LUT_CIR);
  4291. msm_property_install_blob(&sde_crtc->property_info,
  4292. "ds_lut_sep", 0,
  4293. CRTC_PROP_DEST_SCALER_LUT_SEP);
  4294. } else if (catalog->ds[0].features
  4295. & BIT(SDE_SSPP_SCALER_QSEED3LITE)) {
  4296. msm_property_install_volatile_range(
  4297. &sde_crtc->property_info, "dest_scaler",
  4298. 0x0, 0, ~0, 0, CRTC_PROP_DEST_SCALER);
  4299. }
  4300. }
  4301. static void sde_crtc_install_perf_properties(struct sde_crtc *sde_crtc,
  4302. struct sde_kms *sde_kms, struct sde_mdss_cfg *catalog,
  4303. struct sde_kms_info *info)
  4304. {
  4305. msm_property_install_range(&sde_crtc->property_info,
  4306. "core_clk", 0x0, 0, U64_MAX,
  4307. sde_kms->perf.max_core_clk_rate,
  4308. CRTC_PROP_CORE_CLK);
  4309. msm_property_install_range(&sde_crtc->property_info,
  4310. "core_ab", 0x0, 0, U64_MAX,
  4311. catalog->perf.max_bw_high * 1000ULL,
  4312. CRTC_PROP_CORE_AB);
  4313. msm_property_install_range(&sde_crtc->property_info,
  4314. "core_ib", 0x0, 0, U64_MAX,
  4315. catalog->perf.max_bw_high * 1000ULL,
  4316. CRTC_PROP_CORE_IB);
  4317. msm_property_install_range(&sde_crtc->property_info,
  4318. "llcc_ab", 0x0, 0, U64_MAX,
  4319. catalog->perf.max_bw_high * 1000ULL,
  4320. CRTC_PROP_LLCC_AB);
  4321. msm_property_install_range(&sde_crtc->property_info,
  4322. "llcc_ib", 0x0, 0, U64_MAX,
  4323. catalog->perf.max_bw_high * 1000ULL,
  4324. CRTC_PROP_LLCC_IB);
  4325. msm_property_install_range(&sde_crtc->property_info,
  4326. "dram_ab", 0x0, 0, U64_MAX,
  4327. catalog->perf.max_bw_high * 1000ULL,
  4328. CRTC_PROP_DRAM_AB);
  4329. msm_property_install_range(&sde_crtc->property_info,
  4330. "dram_ib", 0x0, 0, U64_MAX,
  4331. catalog->perf.max_bw_high * 1000ULL,
  4332. CRTC_PROP_DRAM_IB);
  4333. msm_property_install_range(&sde_crtc->property_info,
  4334. "rot_prefill_bw", 0, 0, U64_MAX,
  4335. catalog->perf.max_bw_high * 1000ULL,
  4336. CRTC_PROP_ROT_PREFILL_BW);
  4337. msm_property_install_range(&sde_crtc->property_info,
  4338. "rot_clk", 0, 0, U64_MAX,
  4339. sde_kms->perf.max_core_clk_rate,
  4340. CRTC_PROP_ROT_CLK);
  4341. if (catalog->perf.max_bw_low)
  4342. sde_kms_info_add_keyint(info, "max_bandwidth_low",
  4343. catalog->perf.max_bw_low * 1000LL);
  4344. if (catalog->perf.max_bw_high)
  4345. sde_kms_info_add_keyint(info, "max_bandwidth_high",
  4346. catalog->perf.max_bw_high * 1000LL);
  4347. if (catalog->perf.min_core_ib)
  4348. sde_kms_info_add_keyint(info, "min_core_ib",
  4349. catalog->perf.min_core_ib * 1000LL);
  4350. if (catalog->perf.min_llcc_ib)
  4351. sde_kms_info_add_keyint(info, "min_llcc_ib",
  4352. catalog->perf.min_llcc_ib * 1000LL);
  4353. if (catalog->perf.min_dram_ib)
  4354. sde_kms_info_add_keyint(info, "min_dram_ib",
  4355. catalog->perf.min_dram_ib * 1000LL);
  4356. if (sde_kms->perf.max_core_clk_rate)
  4357. sde_kms_info_add_keyint(info, "max_mdp_clk",
  4358. sde_kms->perf.max_core_clk_rate);
  4359. }
  4360. static void sde_crtc_setup_capabilities_blob(struct sde_kms_info *info,
  4361. struct sde_mdss_cfg *catalog)
  4362. {
  4363. sde_kms_info_reset(info);
  4364. sde_kms_info_add_keyint(info, "hw_version", catalog->hwversion);
  4365. sde_kms_info_add_keyint(info, "max_linewidth",
  4366. catalog->max_mixer_width);
  4367. sde_kms_info_add_keyint(info, "max_blendstages",
  4368. catalog->max_mixer_blendstages);
  4369. if (catalog->qseed_sw_lib_rev == SDE_SSPP_SCALER_QSEED2)
  4370. sde_kms_info_add_keystr(info, "qseed_type", "qseed2");
  4371. if (catalog->qseed_sw_lib_rev == SDE_SSPP_SCALER_QSEED3)
  4372. sde_kms_info_add_keystr(info, "qseed_type", "qseed3");
  4373. if (catalog->qseed_sw_lib_rev == SDE_SSPP_SCALER_QSEED3LITE)
  4374. sde_kms_info_add_keystr(info, "qseed_type", "qseed3lite");
  4375. if (catalog->ubwc_version) {
  4376. sde_kms_info_add_keyint(info, "UBWC version",
  4377. catalog->ubwc_version);
  4378. sde_kms_info_add_keyint(info, "UBWC macrotile_mode",
  4379. catalog->macrotile_mode);
  4380. sde_kms_info_add_keyint(info, "UBWC highest banking bit",
  4381. catalog->mdp[0].highest_bank_bit);
  4382. sde_kms_info_add_keyint(info, "UBWC swizzle",
  4383. catalog->mdp[0].ubwc_swizzle);
  4384. }
  4385. if (of_fdt_get_ddrtype() == LP_DDR4_TYPE)
  4386. sde_kms_info_add_keystr(info, "DDR version", "DDR4");
  4387. else
  4388. sde_kms_info_add_keystr(info, "DDR version", "DDR5");
  4389. if (sde_is_custom_client()) {
  4390. /* No support for SMART_DMA_V1 yet */
  4391. if (catalog->smart_dma_rev == SDE_SSPP_SMART_DMA_V2)
  4392. sde_kms_info_add_keystr(info,
  4393. "smart_dma_rev", "smart_dma_v2");
  4394. else if (catalog->smart_dma_rev == SDE_SSPP_SMART_DMA_V2p5)
  4395. sde_kms_info_add_keystr(info,
  4396. "smart_dma_rev", "smart_dma_v2p5");
  4397. }
  4398. sde_kms_info_add_keyint(info, "has_src_split", catalog->has_src_split);
  4399. sde_kms_info_add_keyint(info, "has_hdr", catalog->has_hdr);
  4400. sde_kms_info_add_keyint(info, "has_hdr_plus", catalog->has_hdr_plus);
  4401. if (catalog->uidle_cfg.uidle_rev)
  4402. sde_kms_info_add_keyint(info, "has_uidle",
  4403. true);
  4404. sde_kms_info_add_keystr(info, "core_ib_ff",
  4405. catalog->perf.core_ib_ff);
  4406. sde_kms_info_add_keystr(info, "core_clk_ff",
  4407. catalog->perf.core_clk_ff);
  4408. sde_kms_info_add_keystr(info, "comp_ratio_rt",
  4409. catalog->perf.comp_ratio_rt);
  4410. sde_kms_info_add_keystr(info, "comp_ratio_nrt",
  4411. catalog->perf.comp_ratio_nrt);
  4412. sde_kms_info_add_keyint(info, "dest_scale_prefill_lines",
  4413. catalog->perf.dest_scale_prefill_lines);
  4414. sde_kms_info_add_keyint(info, "undersized_prefill_lines",
  4415. catalog->perf.undersized_prefill_lines);
  4416. sde_kms_info_add_keyint(info, "macrotile_prefill_lines",
  4417. catalog->perf.macrotile_prefill_lines);
  4418. sde_kms_info_add_keyint(info, "yuv_nv12_prefill_lines",
  4419. catalog->perf.yuv_nv12_prefill_lines);
  4420. sde_kms_info_add_keyint(info, "linear_prefill_lines",
  4421. catalog->perf.linear_prefill_lines);
  4422. sde_kms_info_add_keyint(info, "downscaling_prefill_lines",
  4423. catalog->perf.downscaling_prefill_lines);
  4424. sde_kms_info_add_keyint(info, "xtra_prefill_lines",
  4425. catalog->perf.xtra_prefill_lines);
  4426. sde_kms_info_add_keyint(info, "amortizable_threshold",
  4427. catalog->perf.amortizable_threshold);
  4428. sde_kms_info_add_keyint(info, "min_prefill_lines",
  4429. catalog->perf.min_prefill_lines);
  4430. sde_kms_info_add_keyint(info, "num_mnoc_ports",
  4431. catalog->perf.num_mnoc_ports);
  4432. sde_kms_info_add_keyint(info, "axi_bus_width",
  4433. catalog->perf.axi_bus_width);
  4434. sde_kms_info_add_keyint(info, "sec_ui_blendstage",
  4435. catalog->sui_supported_blendstage);
  4436. if (catalog->ubwc_bw_calc_version)
  4437. sde_kms_info_add_keyint(info, "ubwc_bw_calc_ver",
  4438. catalog->ubwc_bw_calc_version);
  4439. }
  4440. /**
  4441. * sde_crtc_install_properties - install all drm properties for crtc
  4442. * @crtc: Pointer to drm crtc structure
  4443. */
  4444. static void sde_crtc_install_properties(struct drm_crtc *crtc,
  4445. struct sde_mdss_cfg *catalog)
  4446. {
  4447. struct sde_crtc *sde_crtc;
  4448. struct sde_kms_info *info;
  4449. struct sde_kms *sde_kms;
  4450. static const struct drm_prop_enum_list e_secure_level[] = {
  4451. {SDE_DRM_SEC_NON_SEC, "sec_and_non_sec"},
  4452. {SDE_DRM_SEC_ONLY, "sec_only"},
  4453. };
  4454. static const struct drm_prop_enum_list e_cwb_data_points[] = {
  4455. {CAPTURE_MIXER_OUT, "capture_mixer_out"},
  4456. {CAPTURE_DSPP_OUT, "capture_pp_out"},
  4457. };
  4458. static const struct drm_prop_enum_list e_idle_pc_state[] = {
  4459. {IDLE_PC_NONE, "idle_pc_none"},
  4460. {IDLE_PC_ENABLE, "idle_pc_enable"},
  4461. {IDLE_PC_DISABLE, "idle_pc_disable"},
  4462. };
  4463. static const struct drm_prop_enum_list e_cache_state[] = {
  4464. {CACHE_STATE_DISABLED, "cache_state_disabled"},
  4465. {CACHE_STATE_ENABLED, "cache_state_enabled"},
  4466. };
  4467. static const struct drm_prop_enum_list e_vm_req_state[] = {
  4468. {VM_REQ_NONE, "vm_req_none"},
  4469. {VM_REQ_RELEASE, "vm_req_release"},
  4470. {VM_REQ_ACQUIRE, "vm_req_acquire"},
  4471. };
  4472. SDE_DEBUG("\n");
  4473. if (!crtc || !catalog) {
  4474. SDE_ERROR("invalid crtc or catalog\n");
  4475. return;
  4476. }
  4477. sde_crtc = to_sde_crtc(crtc);
  4478. sde_kms = _sde_crtc_get_kms(crtc);
  4479. if (!sde_kms) {
  4480. SDE_ERROR("invalid argument\n");
  4481. return;
  4482. }
  4483. info = kzalloc(sizeof(struct sde_kms_info), GFP_KERNEL);
  4484. if (!info) {
  4485. SDE_ERROR("failed to allocate info memory\n");
  4486. return;
  4487. }
  4488. sde_crtc_setup_capabilities_blob(info, catalog);
  4489. msm_property_install_range(&sde_crtc->property_info,
  4490. "input_fence_timeout", 0x0, 0,
  4491. SDE_CRTC_MAX_INPUT_FENCE_TIMEOUT, SDE_CRTC_INPUT_FENCE_TIMEOUT,
  4492. CRTC_PROP_INPUT_FENCE_TIMEOUT);
  4493. msm_property_install_volatile_range(&sde_crtc->property_info,
  4494. "output_fence", 0x0, 0, ~0, 0, CRTC_PROP_OUTPUT_FENCE);
  4495. msm_property_install_range(&sde_crtc->property_info,
  4496. "output_fence_offset", 0x0, 0, 1, 0,
  4497. CRTC_PROP_OUTPUT_FENCE_OFFSET);
  4498. sde_crtc_install_perf_properties(sde_crtc, sde_kms, catalog, info);
  4499. msm_property_install_range(&sde_crtc->property_info,
  4500. "idle_time", 0, 0, U64_MAX, 0,
  4501. CRTC_PROP_IDLE_TIMEOUT);
  4502. if (catalog->has_trusted_vm_support) {
  4503. int init_idx = sde_in_trusted_vm(sde_kms) ? 1 : 0;
  4504. msm_property_install_enum(&sde_crtc->property_info,
  4505. "vm_request_state", 0x0, 0, e_vm_req_state,
  4506. ARRAY_SIZE(e_vm_req_state), init_idx,
  4507. CRTC_PROP_VM_REQ_STATE);
  4508. }
  4509. if (catalog->has_idle_pc)
  4510. msm_property_install_enum(&sde_crtc->property_info,
  4511. "idle_pc_state", 0x0, 0, e_idle_pc_state,
  4512. ARRAY_SIZE(e_idle_pc_state), 0,
  4513. CRTC_PROP_IDLE_PC_STATE);
  4514. if (catalog->has_cwb_support)
  4515. msm_property_install_enum(&sde_crtc->property_info,
  4516. "capture_mode", 0, 0, e_cwb_data_points,
  4517. ARRAY_SIZE(e_cwb_data_points), 0,
  4518. CRTC_PROP_CAPTURE_OUTPUT);
  4519. msm_property_install_volatile_range(&sde_crtc->property_info,
  4520. "sde_drm_roi_v1", 0x0, 0, ~0, 0, CRTC_PROP_ROI_V1);
  4521. msm_property_install_enum(&sde_crtc->property_info, "security_level",
  4522. 0x0, 0, e_secure_level,
  4523. ARRAY_SIZE(e_secure_level), 0,
  4524. CRTC_PROP_SECURITY_LEVEL);
  4525. msm_property_install_enum(&sde_crtc->property_info, "cache_state",
  4526. 0x0, 0, e_cache_state,
  4527. ARRAY_SIZE(e_cache_state), 0,
  4528. CRTC_PROP_CACHE_STATE);
  4529. if (catalog->has_dim_layer) {
  4530. msm_property_install_volatile_range(&sde_crtc->property_info,
  4531. "dim_layer_v1", 0x0, 0, ~0, 0, CRTC_PROP_DIM_LAYER_V1);
  4532. sde_kms_info_add_keyint(info, "dim_layer_v1_max_layers",
  4533. SDE_MAX_DIM_LAYERS);
  4534. }
  4535. if (catalog->mdp[0].has_dest_scaler)
  4536. sde_crtc_install_dest_scale_properties(sde_crtc, catalog,
  4537. info);
  4538. if (catalog->dspp_count && catalog->rc_count)
  4539. sde_kms_info_add_keyint(info, "rc_mem_size",
  4540. catalog->dspp[0].sblk->rc.mem_total_size);
  4541. msm_property_install_blob(&sde_crtc->property_info, "capabilities",
  4542. DRM_MODE_PROP_IMMUTABLE, CRTC_PROP_INFO);
  4543. sde_kms_info_add_keyint(info, "use_baselayer_for_stage",
  4544. catalog->has_base_layer);
  4545. msm_property_set_blob(&sde_crtc->property_info, &sde_crtc->blob_info,
  4546. info->data, SDE_KMS_INFO_DATALEN(info),
  4547. CRTC_PROP_INFO);
  4548. kfree(info);
  4549. }
  4550. static int _sde_crtc_get_output_fence(struct drm_crtc *crtc,
  4551. const struct drm_crtc_state *state, uint64_t *val)
  4552. {
  4553. struct sde_crtc *sde_crtc;
  4554. struct sde_crtc_state *cstate;
  4555. uint32_t offset;
  4556. bool is_vid = false;
  4557. struct drm_encoder *encoder;
  4558. sde_crtc = to_sde_crtc(crtc);
  4559. cstate = to_sde_crtc_state(state);
  4560. drm_for_each_encoder_mask(encoder, crtc->dev, state->encoder_mask) {
  4561. if (sde_encoder_check_curr_mode(encoder,
  4562. MSM_DISPLAY_VIDEO_MODE))
  4563. is_vid = true;
  4564. if (is_vid)
  4565. break;
  4566. }
  4567. offset = sde_crtc_get_property(cstate, CRTC_PROP_OUTPUT_FENCE_OFFSET);
  4568. /*
  4569. * Increment trigger offset for vidoe mode alone as its release fence
  4570. * can be triggered only after the next frame-update. For cmd mode &
  4571. * virtual displays the release fence for the current frame can be
  4572. * triggered right after PP_DONE/WB_DONE interrupt
  4573. */
  4574. if (is_vid)
  4575. offset++;
  4576. /*
  4577. * Hwcomposer now queries the fences using the commit list in atomic
  4578. * commit ioctl. The offset should be set to next timeline
  4579. * which will be incremented during the prepare commit phase
  4580. */
  4581. offset++;
  4582. return sde_fence_create(sde_crtc->output_fence, val, offset);
  4583. }
  4584. /**
  4585. * sde_crtc_atomic_set_property - atomically set a crtc drm property
  4586. * @crtc: Pointer to drm crtc structure
  4587. * @state: Pointer to drm crtc state structure
  4588. * @property: Pointer to targeted drm property
  4589. * @val: Updated property value
  4590. * @Returns: Zero on success
  4591. */
  4592. static int sde_crtc_atomic_set_property(struct drm_crtc *crtc,
  4593. struct drm_crtc_state *state,
  4594. struct drm_property *property,
  4595. uint64_t val)
  4596. {
  4597. struct sde_crtc *sde_crtc;
  4598. struct sde_crtc_state *cstate;
  4599. int idx, ret;
  4600. uint64_t fence_user_fd;
  4601. uint64_t __user prev_user_fd;
  4602. if (!crtc || !state || !property) {
  4603. SDE_ERROR("invalid argument(s)\n");
  4604. return -EINVAL;
  4605. }
  4606. sde_crtc = to_sde_crtc(crtc);
  4607. cstate = to_sde_crtc_state(state);
  4608. SDE_ATRACE_BEGIN("sde_crtc_atomic_set_property");
  4609. /* check with cp property system first */
  4610. ret = sde_cp_crtc_set_property(crtc, property, val);
  4611. if (ret != -ENOENT)
  4612. goto exit;
  4613. /* if not handled by cp, check msm_property system */
  4614. ret = msm_property_atomic_set(&sde_crtc->property_info,
  4615. &cstate->property_state, property, val);
  4616. if (ret)
  4617. goto exit;
  4618. idx = msm_property_index(&sde_crtc->property_info, property);
  4619. switch (idx) {
  4620. case CRTC_PROP_INPUT_FENCE_TIMEOUT:
  4621. _sde_crtc_set_input_fence_timeout(cstate);
  4622. break;
  4623. case CRTC_PROP_DIM_LAYER_V1:
  4624. _sde_crtc_set_dim_layer_v1(crtc, cstate,
  4625. (void __user *)(uintptr_t)val);
  4626. break;
  4627. case CRTC_PROP_ROI_V1:
  4628. ret = _sde_crtc_set_roi_v1(state,
  4629. (void __user *)(uintptr_t)val);
  4630. break;
  4631. case CRTC_PROP_DEST_SCALER:
  4632. ret = _sde_crtc_set_dest_scaler(sde_crtc, cstate,
  4633. (void __user *)(uintptr_t)val);
  4634. break;
  4635. case CRTC_PROP_DEST_SCALER_LUT_ED:
  4636. case CRTC_PROP_DEST_SCALER_LUT_CIR:
  4637. case CRTC_PROP_DEST_SCALER_LUT_SEP:
  4638. ret = _sde_crtc_set_dest_scaler_lut(sde_crtc, cstate, idx);
  4639. break;
  4640. case CRTC_PROP_CORE_CLK:
  4641. case CRTC_PROP_CORE_AB:
  4642. case CRTC_PROP_CORE_IB:
  4643. cstate->bw_control = true;
  4644. break;
  4645. case CRTC_PROP_LLCC_AB:
  4646. case CRTC_PROP_LLCC_IB:
  4647. case CRTC_PROP_DRAM_AB:
  4648. case CRTC_PROP_DRAM_IB:
  4649. cstate->bw_control = true;
  4650. cstate->bw_split_vote = true;
  4651. break;
  4652. case CRTC_PROP_OUTPUT_FENCE:
  4653. if (!val)
  4654. goto exit;
  4655. ret = copy_from_user(&prev_user_fd, (void __user *)val,
  4656. sizeof(uint64_t));
  4657. if (ret) {
  4658. SDE_ERROR("copy from user failed rc:%d\n", ret);
  4659. ret = -EFAULT;
  4660. goto exit;
  4661. }
  4662. /*
  4663. * client is expected to reset the property to -1 before
  4664. * requesting for the release fence
  4665. */
  4666. if (prev_user_fd == -1) {
  4667. ret = _sde_crtc_get_output_fence(crtc, state,
  4668. &fence_user_fd);
  4669. if (ret) {
  4670. SDE_ERROR("fence create failed rc:%d\n", ret);
  4671. goto exit;
  4672. }
  4673. ret = copy_to_user((uint64_t __user *)(uintptr_t)val,
  4674. &fence_user_fd, sizeof(uint64_t));
  4675. if (ret) {
  4676. SDE_ERROR("copy to user failed rc:%d\n", ret);
  4677. put_unused_fd(fence_user_fd);
  4678. ret = -EFAULT;
  4679. goto exit;
  4680. }
  4681. }
  4682. break;
  4683. default:
  4684. /* nothing to do */
  4685. break;
  4686. }
  4687. exit:
  4688. if (ret) {
  4689. if (ret != -EPERM)
  4690. SDE_ERROR("%s: failed to set property%d %s: %d\n",
  4691. crtc->name, DRMID(property),
  4692. property->name, ret);
  4693. else
  4694. SDE_DEBUG("%s: failed to set property%d %s: %d\n",
  4695. crtc->name, DRMID(property),
  4696. property->name, ret);
  4697. } else {
  4698. SDE_DEBUG("%s: %s[%d] <= 0x%llx\n", crtc->name, property->name,
  4699. property->base.id, val);
  4700. }
  4701. SDE_ATRACE_END("sde_crtc_atomic_set_property");
  4702. return ret;
  4703. }
  4704. void sde_crtc_set_qos_dirty(struct drm_crtc *crtc)
  4705. {
  4706. struct drm_plane *plane;
  4707. struct drm_plane_state *state;
  4708. struct sde_plane_state *pstate;
  4709. drm_atomic_crtc_for_each_plane(plane, crtc) {
  4710. state = plane->state;
  4711. if (!state)
  4712. continue;
  4713. pstate = to_sde_plane_state(state);
  4714. pstate->dirty |= SDE_PLANE_DIRTY_QOS;
  4715. }
  4716. }
  4717. /**
  4718. * sde_crtc_atomic_get_property - retrieve a crtc drm property
  4719. * @crtc: Pointer to drm crtc structure
  4720. * @state: Pointer to drm crtc state structure
  4721. * @property: Pointer to targeted drm property
  4722. * @val: Pointer to variable for receiving property value
  4723. * @Returns: Zero on success
  4724. */
  4725. static int sde_crtc_atomic_get_property(struct drm_crtc *crtc,
  4726. const struct drm_crtc_state *state,
  4727. struct drm_property *property,
  4728. uint64_t *val)
  4729. {
  4730. struct sde_crtc *sde_crtc;
  4731. struct sde_crtc_state *cstate;
  4732. int ret = -EINVAL, i;
  4733. if (!crtc || !state) {
  4734. SDE_ERROR("invalid argument(s)\n");
  4735. goto end;
  4736. }
  4737. sde_crtc = to_sde_crtc(crtc);
  4738. cstate = to_sde_crtc_state(state);
  4739. i = msm_property_index(&sde_crtc->property_info, property);
  4740. if (i == CRTC_PROP_OUTPUT_FENCE) {
  4741. *val = ~0;
  4742. ret = 0;
  4743. } else {
  4744. ret = msm_property_atomic_get(&sde_crtc->property_info,
  4745. &cstate->property_state, property, val);
  4746. if (ret)
  4747. ret = sde_cp_crtc_get_property(crtc, property, val);
  4748. }
  4749. if (ret)
  4750. DRM_ERROR("get property failed\n");
  4751. end:
  4752. return ret;
  4753. }
  4754. int sde_crtc_helper_reset_custom_properties(struct drm_crtc *crtc,
  4755. struct drm_crtc_state *crtc_state)
  4756. {
  4757. struct sde_crtc *sde_crtc;
  4758. struct sde_crtc_state *cstate;
  4759. struct drm_property *drm_prop;
  4760. enum msm_mdp_crtc_property prop_idx;
  4761. if (!crtc || !crtc_state) {
  4762. SDE_ERROR("invalid params\n");
  4763. return -EINVAL;
  4764. }
  4765. sde_crtc = to_sde_crtc(crtc);
  4766. cstate = to_sde_crtc_state(crtc_state);
  4767. sde_cp_crtc_clear(crtc);
  4768. for (prop_idx = 0; prop_idx < CRTC_PROP_COUNT; prop_idx++) {
  4769. uint64_t val = cstate->property_values[prop_idx].value;
  4770. uint64_t def;
  4771. int ret;
  4772. drm_prop = msm_property_index_to_drm_property(
  4773. &sde_crtc->property_info, prop_idx);
  4774. if (!drm_prop) {
  4775. /* not all props will be installed, based on caps */
  4776. SDE_DEBUG("%s: invalid property index %d\n",
  4777. sde_crtc->name, prop_idx);
  4778. continue;
  4779. }
  4780. def = msm_property_get_default(&sde_crtc->property_info,
  4781. prop_idx);
  4782. if (val == def)
  4783. continue;
  4784. SDE_DEBUG("%s: set prop %s idx %d from %llu to %llu\n",
  4785. sde_crtc->name, drm_prop->name, prop_idx, val,
  4786. def);
  4787. ret = sde_crtc_atomic_set_property(crtc, crtc_state, drm_prop,
  4788. def);
  4789. if (ret) {
  4790. SDE_ERROR("%s: set property failed, idx %d ret %d\n",
  4791. sde_crtc->name, prop_idx, ret);
  4792. continue;
  4793. }
  4794. }
  4795. /* disable clk and bw control until clk & bw properties are set */
  4796. cstate->bw_control = false;
  4797. cstate->bw_split_vote = false;
  4798. return 0;
  4799. }
  4800. void sde_crtc_misr_setup(struct drm_crtc *crtc, bool enable, u32 frame_count)
  4801. {
  4802. struct sde_crtc *sde_crtc;
  4803. struct sde_crtc_mixer *m;
  4804. int i;
  4805. if (!crtc) {
  4806. SDE_ERROR("invalid argument\n");
  4807. return;
  4808. }
  4809. sde_crtc = to_sde_crtc(crtc);
  4810. sde_crtc->misr_enable_sui = enable;
  4811. sde_crtc->misr_frame_count = frame_count;
  4812. for (i = 0; i < sde_crtc->num_mixers; ++i) {
  4813. m = &sde_crtc->mixers[i];
  4814. if (!m->hw_lm || !m->hw_lm->ops.setup_misr)
  4815. continue;
  4816. m->hw_lm->ops.setup_misr(m->hw_lm, enable, frame_count);
  4817. }
  4818. }
  4819. void sde_crtc_get_misr_info(struct drm_crtc *crtc,
  4820. struct sde_crtc_misr_info *crtc_misr_info)
  4821. {
  4822. struct sde_crtc *sde_crtc;
  4823. struct sde_kms *sde_kms;
  4824. if (!crtc_misr_info) {
  4825. SDE_ERROR("invalid misr info\n");
  4826. return;
  4827. }
  4828. crtc_misr_info->misr_enable = false;
  4829. crtc_misr_info->misr_frame_count = 0;
  4830. if (!crtc) {
  4831. SDE_ERROR("invalid crtc\n");
  4832. return;
  4833. }
  4834. sde_kms = _sde_crtc_get_kms(crtc);
  4835. if (!sde_kms) {
  4836. SDE_ERROR("invalid sde_kms\n");
  4837. return;
  4838. }
  4839. if (sde_kms_is_secure_session_inprogress(sde_kms))
  4840. return;
  4841. sde_crtc = to_sde_crtc(crtc);
  4842. crtc_misr_info->misr_enable =
  4843. sde_crtc->misr_enable_debugfs ? true : false;
  4844. crtc_misr_info->misr_frame_count = sde_crtc->misr_frame_count;
  4845. }
  4846. #ifdef CONFIG_DEBUG_FS
  4847. static int _sde_debugfs_status_show(struct seq_file *s, void *data)
  4848. {
  4849. struct sde_crtc *sde_crtc;
  4850. struct sde_plane_state *pstate = NULL;
  4851. struct sde_crtc_mixer *m;
  4852. struct drm_crtc *crtc;
  4853. struct drm_plane *plane;
  4854. struct drm_display_mode *mode;
  4855. struct drm_framebuffer *fb;
  4856. struct drm_plane_state *state;
  4857. struct sde_crtc_state *cstate;
  4858. int i, out_width, out_height;
  4859. if (!s || !s->private)
  4860. return -EINVAL;
  4861. sde_crtc = s->private;
  4862. crtc = &sde_crtc->base;
  4863. cstate = to_sde_crtc_state(crtc->state);
  4864. mutex_lock(&sde_crtc->crtc_lock);
  4865. mode = &crtc->state->adjusted_mode;
  4866. out_width = sde_crtc_get_mixer_width(sde_crtc, cstate, mode);
  4867. out_height = sde_crtc_get_mixer_height(sde_crtc, cstate, mode);
  4868. seq_printf(s, "crtc:%d width:%d height:%d\n", crtc->base.id,
  4869. mode->hdisplay, mode->vdisplay);
  4870. seq_puts(s, "\n");
  4871. for (i = 0; i < sde_crtc->num_mixers; ++i) {
  4872. m = &sde_crtc->mixers[i];
  4873. if (!m->hw_lm)
  4874. seq_printf(s, "\tmixer[%d] has no lm\n", i);
  4875. else if (!m->hw_ctl)
  4876. seq_printf(s, "\tmixer[%d] has no ctl\n", i);
  4877. else
  4878. seq_printf(s, "\tmixer:%d ctl:%d width:%d height:%d\n",
  4879. m->hw_lm->idx - LM_0, m->hw_ctl->idx - CTL_0,
  4880. out_width, out_height);
  4881. }
  4882. seq_puts(s, "\n");
  4883. for (i = 0; i < cstate->num_dim_layers; i++) {
  4884. struct sde_hw_dim_layer *dim_layer = &cstate->dim_layer[i];
  4885. seq_printf(s, "\tdim_layer:%d] stage:%d flags:%d\n",
  4886. i, dim_layer->stage, dim_layer->flags);
  4887. seq_printf(s, "\tdst_x:%d dst_y:%d dst_w:%d dst_h:%d\n",
  4888. dim_layer->rect.x, dim_layer->rect.y,
  4889. dim_layer->rect.w, dim_layer->rect.h);
  4890. seq_printf(s,
  4891. "\tcolor_0:%d color_1:%d color_2:%d color_3:%d\n",
  4892. dim_layer->color_fill.color_0,
  4893. dim_layer->color_fill.color_1,
  4894. dim_layer->color_fill.color_2,
  4895. dim_layer->color_fill.color_3);
  4896. seq_puts(s, "\n");
  4897. }
  4898. drm_atomic_crtc_for_each_plane(plane, crtc) {
  4899. pstate = to_sde_plane_state(plane->state);
  4900. state = plane->state;
  4901. if (!pstate || !state)
  4902. continue;
  4903. seq_printf(s, "\tplane:%u stage:%d rotation:%d\n",
  4904. plane->base.id, pstate->stage, pstate->rotation);
  4905. if (plane->state->fb) {
  4906. fb = plane->state->fb;
  4907. seq_printf(s, "\tfb:%d image format:%4.4s wxh:%ux%u ",
  4908. fb->base.id, (char *) &fb->format->format,
  4909. fb->width, fb->height);
  4910. for (i = 0; i < ARRAY_SIZE(fb->format->cpp); ++i)
  4911. seq_printf(s, "cpp[%d]:%u ",
  4912. i, fb->format->cpp[i]);
  4913. seq_puts(s, "\n\t");
  4914. seq_printf(s, "modifier:%8llu ", fb->modifier);
  4915. seq_puts(s, "\n");
  4916. seq_puts(s, "\t");
  4917. for (i = 0; i < ARRAY_SIZE(fb->pitches); i++)
  4918. seq_printf(s, "pitches[%d]:%8u ", i,
  4919. fb->pitches[i]);
  4920. seq_puts(s, "\n");
  4921. seq_puts(s, "\t");
  4922. for (i = 0; i < ARRAY_SIZE(fb->offsets); i++)
  4923. seq_printf(s, "offsets[%d]:%8u ", i,
  4924. fb->offsets[i]);
  4925. seq_puts(s, "\n");
  4926. }
  4927. seq_printf(s, "\tsrc_x:%4d src_y:%4d src_w:%4d src_h:%4d\n",
  4928. state->src_x >> 16, state->src_y >> 16,
  4929. state->src_w >> 16, state->src_h >> 16);
  4930. seq_printf(s, "\tdst x:%4d dst_y:%4d dst_w:%4d dst_h:%4d\n",
  4931. state->crtc_x, state->crtc_y, state->crtc_w,
  4932. state->crtc_h);
  4933. seq_printf(s, "\tmultirect: mode: %d index: %d\n",
  4934. pstate->multirect_mode, pstate->multirect_index);
  4935. seq_printf(s, "\texcl_rect: x:%4d y:%4d w:%4d h:%4d\n",
  4936. pstate->excl_rect.x, pstate->excl_rect.y,
  4937. pstate->excl_rect.w, pstate->excl_rect.h);
  4938. seq_puts(s, "\n");
  4939. }
  4940. if (sde_crtc->vblank_cb_count) {
  4941. ktime_t diff = ktime_sub(ktime_get(), sde_crtc->vblank_cb_time);
  4942. u32 diff_ms = ktime_to_ms(diff);
  4943. u64 fps = diff_ms ? DIV_ROUND_CLOSEST(
  4944. sde_crtc->vblank_cb_count * 1000, diff_ms) : 0;
  4945. seq_printf(s,
  4946. "vblank fps:%lld count:%u total:%llums total_framecount:%llu\n",
  4947. fps, sde_crtc->vblank_cb_count,
  4948. ktime_to_ms(diff), sde_crtc->play_count);
  4949. /* reset time & count for next measurement */
  4950. sde_crtc->vblank_cb_count = 0;
  4951. sde_crtc->vblank_cb_time = ktime_set(0, 0);
  4952. }
  4953. mutex_unlock(&sde_crtc->crtc_lock);
  4954. return 0;
  4955. }
  4956. static int _sde_debugfs_status_open(struct inode *inode, struct file *file)
  4957. {
  4958. return single_open(file, _sde_debugfs_status_show, inode->i_private);
  4959. }
  4960. static ssize_t _sde_crtc_misr_setup(struct file *file,
  4961. const char __user *user_buf, size_t count, loff_t *ppos)
  4962. {
  4963. struct drm_crtc *crtc;
  4964. struct sde_crtc *sde_crtc;
  4965. char buf[MISR_BUFF_SIZE + 1];
  4966. u32 frame_count, enable;
  4967. size_t buff_copy;
  4968. struct sde_kms *sde_kms;
  4969. if (!file || !file->private_data)
  4970. return -EINVAL;
  4971. sde_crtc = file->private_data;
  4972. crtc = &sde_crtc->base;
  4973. sde_kms = _sde_crtc_get_kms(crtc);
  4974. if (!sde_kms) {
  4975. SDE_ERROR("invalid sde_kms\n");
  4976. return -EINVAL;
  4977. }
  4978. buff_copy = min_t(size_t, count, MISR_BUFF_SIZE);
  4979. if (copy_from_user(buf, user_buf, buff_copy)) {
  4980. SDE_ERROR("buffer copy failed\n");
  4981. return -EINVAL;
  4982. }
  4983. buf[buff_copy] = 0; /* end of string */
  4984. if (sscanf(buf, "%u %u", &enable, &frame_count) != 2)
  4985. return -EINVAL;
  4986. if (sde_kms_is_secure_session_inprogress(sde_kms)) {
  4987. SDE_DEBUG("crtc:%d misr enable/disable not allowed\n",
  4988. DRMID(crtc));
  4989. return -EINVAL;
  4990. }
  4991. sde_crtc->misr_enable_debugfs = enable;
  4992. sde_crtc->misr_frame_count = frame_count;
  4993. sde_crtc->misr_reconfigure = true;
  4994. return count;
  4995. }
  4996. static ssize_t _sde_crtc_misr_read(struct file *file,
  4997. char __user *user_buff, size_t count, loff_t *ppos)
  4998. {
  4999. struct drm_crtc *crtc;
  5000. struct sde_crtc *sde_crtc;
  5001. struct sde_kms *sde_kms;
  5002. struct sde_crtc_mixer *m;
  5003. int i = 0, rc;
  5004. ssize_t len = 0;
  5005. char buf[MISR_BUFF_SIZE + 1] = {'\0'};
  5006. if (*ppos)
  5007. return 0;
  5008. if (!file || !file->private_data)
  5009. return -EINVAL;
  5010. sde_crtc = file->private_data;
  5011. crtc = &sde_crtc->base;
  5012. sde_kms = _sde_crtc_get_kms(crtc);
  5013. if (!sde_kms)
  5014. return -EINVAL;
  5015. rc = pm_runtime_get_sync(crtc->dev->dev);
  5016. if (rc < 0)
  5017. return rc;
  5018. if (sde_kms_is_secure_session_inprogress(sde_kms)) {
  5019. SDE_DEBUG("crtc:%d misr read not allowed\n", DRMID(crtc));
  5020. goto end;
  5021. }
  5022. if (!sde_crtc->misr_enable_debugfs) {
  5023. len += scnprintf(buf + len, MISR_BUFF_SIZE - len,
  5024. "disabled\n");
  5025. goto buff_check;
  5026. }
  5027. for (i = 0; i < sde_crtc->num_mixers; ++i) {
  5028. u32 misr_value = 0;
  5029. m = &sde_crtc->mixers[i];
  5030. if (!m->hw_lm || !m->hw_lm->ops.collect_misr) {
  5031. len += scnprintf(buf + len, MISR_BUFF_SIZE - len,
  5032. "invalid\n");
  5033. SDE_ERROR("crtc:%d invalid misr ops\n", DRMID(crtc));
  5034. continue;
  5035. }
  5036. rc = m->hw_lm->ops.collect_misr(m->hw_lm, false, &misr_value);
  5037. if (rc) {
  5038. len += scnprintf(buf + len, MISR_BUFF_SIZE - len,
  5039. "invalid\n");
  5040. SDE_ERROR("crtc:%d failed to collect misr %d\n",
  5041. DRMID(crtc), rc);
  5042. continue;
  5043. } else {
  5044. len += scnprintf(buf + len, MISR_BUFF_SIZE - len,
  5045. "lm idx:%d\n", m->hw_lm->idx - LM_0);
  5046. len += scnprintf(buf + len, MISR_BUFF_SIZE - len,
  5047. "0x%x\n", misr_value);
  5048. }
  5049. }
  5050. buff_check:
  5051. if (count <= len) {
  5052. len = 0;
  5053. goto end;
  5054. }
  5055. if (copy_to_user(user_buff, buf, len)) {
  5056. len = -EFAULT;
  5057. goto end;
  5058. }
  5059. *ppos += len; /* increase offset */
  5060. end:
  5061. pm_runtime_put_sync(crtc->dev->dev);
  5062. return len;
  5063. }
  5064. #define DEFINE_SDE_DEBUGFS_SEQ_FOPS(__prefix) \
  5065. static int __prefix ## _open(struct inode *inode, struct file *file) \
  5066. { \
  5067. return single_open(file, __prefix ## _show, inode->i_private); \
  5068. } \
  5069. static const struct file_operations __prefix ## _fops = { \
  5070. .owner = THIS_MODULE, \
  5071. .open = __prefix ## _open, \
  5072. .release = single_release, \
  5073. .read = seq_read, \
  5074. .llseek = seq_lseek, \
  5075. }
  5076. static int sde_crtc_debugfs_state_show(struct seq_file *s, void *v)
  5077. {
  5078. struct drm_crtc *crtc = (struct drm_crtc *) s->private;
  5079. struct sde_crtc *sde_crtc = to_sde_crtc(crtc);
  5080. struct sde_crtc_state *cstate = to_sde_crtc_state(crtc->state);
  5081. int i;
  5082. seq_printf(s, "num_connectors: %d\n", cstate->num_connectors);
  5083. seq_printf(s, "client type: %d\n", sde_crtc_get_client_type(crtc));
  5084. seq_printf(s, "intf_mode: %d\n", sde_crtc_get_intf_mode(crtc,
  5085. crtc->state));
  5086. seq_printf(s, "core_clk_rate: %llu\n",
  5087. sde_crtc->cur_perf.core_clk_rate);
  5088. for (i = SDE_POWER_HANDLE_DBUS_ID_MNOC;
  5089. i < SDE_POWER_HANDLE_DBUS_ID_MAX; i++) {
  5090. seq_printf(s, "bw_ctl[%s]: %llu\n",
  5091. sde_power_handle_get_dbus_name(i),
  5092. sde_crtc->cur_perf.bw_ctl[i]);
  5093. seq_printf(s, "max_per_pipe_ib[%s]: %llu\n",
  5094. sde_power_handle_get_dbus_name(i),
  5095. sde_crtc->cur_perf.max_per_pipe_ib[i]);
  5096. }
  5097. return 0;
  5098. }
  5099. DEFINE_SDE_DEBUGFS_SEQ_FOPS(sde_crtc_debugfs_state);
  5100. static int _sde_debugfs_fence_status_show(struct seq_file *s, void *data)
  5101. {
  5102. struct drm_crtc *crtc;
  5103. struct drm_plane *plane;
  5104. struct drm_connector *conn;
  5105. struct drm_mode_object *drm_obj;
  5106. struct sde_crtc *sde_crtc;
  5107. struct sde_crtc_state *cstate;
  5108. struct sde_fence_context *ctx;
  5109. struct drm_connector_list_iter conn_iter;
  5110. struct drm_device *dev;
  5111. if (!s || !s->private)
  5112. return -EINVAL;
  5113. sde_crtc = s->private;
  5114. crtc = &sde_crtc->base;
  5115. dev = crtc->dev;
  5116. cstate = to_sde_crtc_state(crtc->state);
  5117. /* Dump input fence info */
  5118. seq_puts(s, "===Input fence===\n");
  5119. drm_atomic_crtc_for_each_plane(plane, crtc) {
  5120. struct sde_plane_state *pstate;
  5121. struct dma_fence *fence;
  5122. pstate = to_sde_plane_state(plane->state);
  5123. if (!pstate)
  5124. continue;
  5125. seq_printf(s, "plane:%u stage:%d\n", plane->base.id,
  5126. pstate->stage);
  5127. fence = pstate->input_fence;
  5128. if (fence)
  5129. sde_fence_list_dump(fence, &s);
  5130. }
  5131. /* Dump release fence info */
  5132. seq_puts(s, "\n");
  5133. seq_puts(s, "===Release fence===\n");
  5134. ctx = sde_crtc->output_fence;
  5135. drm_obj = &crtc->base;
  5136. sde_debugfs_timeline_dump(ctx, drm_obj, &s);
  5137. seq_puts(s, "\n");
  5138. /* Dump retire fence info */
  5139. seq_puts(s, "===Retire fence===\n");
  5140. drm_connector_list_iter_begin(dev, &conn_iter);
  5141. drm_for_each_connector_iter(conn, &conn_iter)
  5142. if (conn->state && conn->state->crtc == crtc &&
  5143. cstate->num_connectors < MAX_CONNECTORS) {
  5144. struct sde_connector *c_conn;
  5145. c_conn = to_sde_connector(conn);
  5146. ctx = c_conn->retire_fence;
  5147. drm_obj = &conn->base;
  5148. sde_debugfs_timeline_dump(ctx, drm_obj, &s);
  5149. }
  5150. drm_connector_list_iter_end(&conn_iter);
  5151. seq_puts(s, "\n");
  5152. return 0;
  5153. }
  5154. static int _sde_debugfs_fence_status(struct inode *inode, struct file *file)
  5155. {
  5156. return single_open(file, _sde_debugfs_fence_status_show,
  5157. inode->i_private);
  5158. }
  5159. static int _sde_crtc_init_debugfs(struct drm_crtc *crtc)
  5160. {
  5161. struct sde_crtc *sde_crtc;
  5162. struct sde_kms *sde_kms;
  5163. static const struct file_operations debugfs_status_fops = {
  5164. .open = _sde_debugfs_status_open,
  5165. .read = seq_read,
  5166. .llseek = seq_lseek,
  5167. .release = single_release,
  5168. };
  5169. static const struct file_operations debugfs_misr_fops = {
  5170. .open = simple_open,
  5171. .read = _sde_crtc_misr_read,
  5172. .write = _sde_crtc_misr_setup,
  5173. };
  5174. static const struct file_operations debugfs_fps_fops = {
  5175. .open = _sde_debugfs_fps_status,
  5176. .read = seq_read,
  5177. };
  5178. static const struct file_operations debugfs_fence_fops = {
  5179. .open = _sde_debugfs_fence_status,
  5180. .read = seq_read,
  5181. };
  5182. if (!crtc)
  5183. return -EINVAL;
  5184. sde_crtc = to_sde_crtc(crtc);
  5185. sde_kms = _sde_crtc_get_kms(crtc);
  5186. if (!sde_kms)
  5187. return -EINVAL;
  5188. sde_crtc->debugfs_root = debugfs_create_dir(sde_crtc->name,
  5189. crtc->dev->primary->debugfs_root);
  5190. if (!sde_crtc->debugfs_root)
  5191. return -ENOMEM;
  5192. /* don't error check these */
  5193. debugfs_create_file("status", 0400,
  5194. sde_crtc->debugfs_root,
  5195. sde_crtc, &debugfs_status_fops);
  5196. debugfs_create_file("state", 0400,
  5197. sde_crtc->debugfs_root,
  5198. &sde_crtc->base,
  5199. &sde_crtc_debugfs_state_fops);
  5200. debugfs_create_file("misr_data", 0600, sde_crtc->debugfs_root,
  5201. sde_crtc, &debugfs_misr_fops);
  5202. debugfs_create_file("fps", 0400, sde_crtc->debugfs_root,
  5203. sde_crtc, &debugfs_fps_fops);
  5204. debugfs_create_file("fence_status", 0400, sde_crtc->debugfs_root,
  5205. sde_crtc, &debugfs_fence_fops);
  5206. return 0;
  5207. }
  5208. static void _sde_crtc_destroy_debugfs(struct drm_crtc *crtc)
  5209. {
  5210. struct sde_crtc *sde_crtc;
  5211. if (!crtc)
  5212. return;
  5213. sde_crtc = to_sde_crtc(crtc);
  5214. debugfs_remove_recursive(sde_crtc->debugfs_root);
  5215. }
  5216. #else
  5217. static int _sde_crtc_init_debugfs(struct drm_crtc *crtc)
  5218. {
  5219. return 0;
  5220. }
  5221. static void _sde_crtc_destroy_debugfs(struct drm_crtc *crtc)
  5222. {
  5223. }
  5224. #endif /* CONFIG_DEBUG_FS */
  5225. static int sde_crtc_late_register(struct drm_crtc *crtc)
  5226. {
  5227. return _sde_crtc_init_debugfs(crtc);
  5228. }
  5229. static void sde_crtc_early_unregister(struct drm_crtc *crtc)
  5230. {
  5231. _sde_crtc_destroy_debugfs(crtc);
  5232. }
  5233. static const struct drm_crtc_funcs sde_crtc_funcs = {
  5234. .set_config = drm_atomic_helper_set_config,
  5235. .destroy = sde_crtc_destroy,
  5236. .page_flip = drm_atomic_helper_page_flip,
  5237. .atomic_set_property = sde_crtc_atomic_set_property,
  5238. .atomic_get_property = sde_crtc_atomic_get_property,
  5239. .reset = sde_crtc_reset,
  5240. .atomic_duplicate_state = sde_crtc_duplicate_state,
  5241. .atomic_destroy_state = sde_crtc_destroy_state,
  5242. .late_register = sde_crtc_late_register,
  5243. .early_unregister = sde_crtc_early_unregister,
  5244. };
  5245. static const struct drm_crtc_helper_funcs sde_crtc_helper_funcs = {
  5246. .mode_fixup = sde_crtc_mode_fixup,
  5247. .disable = sde_crtc_disable,
  5248. .atomic_enable = sde_crtc_enable,
  5249. .atomic_check = sde_crtc_atomic_check,
  5250. .atomic_begin = sde_crtc_atomic_begin,
  5251. .atomic_flush = sde_crtc_atomic_flush,
  5252. };
  5253. static void _sde_crtc_event_cb(struct kthread_work *work)
  5254. {
  5255. struct sde_crtc_event *event;
  5256. struct sde_crtc *sde_crtc;
  5257. unsigned long irq_flags;
  5258. if (!work) {
  5259. SDE_ERROR("invalid work item\n");
  5260. return;
  5261. }
  5262. event = container_of(work, struct sde_crtc_event, kt_work);
  5263. /* set sde_crtc to NULL for static work structures */
  5264. sde_crtc = event->sde_crtc;
  5265. if (!sde_crtc)
  5266. return;
  5267. if (event->cb_func)
  5268. event->cb_func(&sde_crtc->base, event->usr);
  5269. spin_lock_irqsave(&sde_crtc->event_lock, irq_flags);
  5270. list_add_tail(&event->list, &sde_crtc->event_free_list);
  5271. spin_unlock_irqrestore(&sde_crtc->event_lock, irq_flags);
  5272. }
  5273. int sde_crtc_event_queue(struct drm_crtc *crtc,
  5274. void (*func)(struct drm_crtc *crtc, void *usr),
  5275. void *usr, bool color_processing_event)
  5276. {
  5277. unsigned long irq_flags;
  5278. struct sde_crtc *sde_crtc;
  5279. struct msm_drm_private *priv;
  5280. struct sde_crtc_event *event = NULL;
  5281. u32 crtc_id;
  5282. if (!crtc || !crtc->dev || !crtc->dev->dev_private || !func) {
  5283. SDE_ERROR("invalid parameters\n");
  5284. return -EINVAL;
  5285. }
  5286. sde_crtc = to_sde_crtc(crtc);
  5287. priv = crtc->dev->dev_private;
  5288. crtc_id = drm_crtc_index(crtc);
  5289. /*
  5290. * Obtain an event struct from the private cache. This event
  5291. * queue may be called from ISR contexts, so use a private
  5292. * cache to avoid calling any memory allocation functions.
  5293. */
  5294. spin_lock_irqsave(&sde_crtc->event_lock, irq_flags);
  5295. if (!list_empty(&sde_crtc->event_free_list)) {
  5296. event = list_first_entry(&sde_crtc->event_free_list,
  5297. struct sde_crtc_event, list);
  5298. list_del_init(&event->list);
  5299. }
  5300. spin_unlock_irqrestore(&sde_crtc->event_lock, irq_flags);
  5301. if (!event)
  5302. return -ENOMEM;
  5303. /* populate event node */
  5304. event->sde_crtc = sde_crtc;
  5305. event->cb_func = func;
  5306. event->usr = usr;
  5307. /* queue new event request */
  5308. kthread_init_work(&event->kt_work, _sde_crtc_event_cb);
  5309. if (color_processing_event)
  5310. kthread_queue_work(&priv->pp_event_worker,
  5311. &event->kt_work);
  5312. else
  5313. kthread_queue_work(&priv->event_thread[crtc_id].worker,
  5314. &event->kt_work);
  5315. return 0;
  5316. }
  5317. static int _sde_crtc_init_events(struct sde_crtc *sde_crtc)
  5318. {
  5319. int i, rc = 0;
  5320. if (!sde_crtc) {
  5321. SDE_ERROR("invalid crtc\n");
  5322. return -EINVAL;
  5323. }
  5324. spin_lock_init(&sde_crtc->event_lock);
  5325. INIT_LIST_HEAD(&sde_crtc->event_free_list);
  5326. for (i = 0; i < SDE_CRTC_MAX_EVENT_COUNT; ++i)
  5327. list_add_tail(&sde_crtc->event_cache[i].list,
  5328. &sde_crtc->event_free_list);
  5329. return rc;
  5330. }
  5331. void sde_crtc_static_img_control(struct drm_crtc *crtc,
  5332. enum sde_crtc_cache_state state,
  5333. bool is_vidmode)
  5334. {
  5335. struct drm_plane *plane;
  5336. struct sde_crtc *sde_crtc;
  5337. if (!crtc || !crtc->dev)
  5338. return;
  5339. sde_crtc = to_sde_crtc(crtc);
  5340. if (sde_crtc->cache_state == state)
  5341. return;
  5342. switch (state) {
  5343. case CACHE_STATE_NORMAL:
  5344. if (sde_crtc->cache_state == CACHE_STATE_DISABLED
  5345. && !is_vidmode)
  5346. return;
  5347. kthread_cancel_delayed_work_sync(
  5348. &sde_crtc->static_cache_read_work);
  5349. break;
  5350. case CACHE_STATE_PRE_CACHE:
  5351. if (sde_crtc->cache_state != CACHE_STATE_NORMAL)
  5352. return;
  5353. break;
  5354. case CACHE_STATE_FRAME_WRITE:
  5355. if (sde_crtc->cache_state != CACHE_STATE_PRE_CACHE)
  5356. return;
  5357. break;
  5358. case CACHE_STATE_FRAME_READ:
  5359. if (sde_crtc->cache_state != CACHE_STATE_FRAME_WRITE)
  5360. return;
  5361. break;
  5362. case CACHE_STATE_DISABLED:
  5363. break;
  5364. default:
  5365. return;
  5366. }
  5367. sde_crtc->cache_state = state;
  5368. drm_atomic_crtc_for_each_plane(plane, crtc)
  5369. sde_plane_static_img_control(plane, state);
  5370. }
  5371. /*
  5372. * __sde_crtc_static_cache_read_work - transition to cache read
  5373. */
  5374. void __sde_crtc_static_cache_read_work(struct kthread_work *work)
  5375. {
  5376. struct sde_crtc *sde_crtc = container_of(work, struct sde_crtc,
  5377. static_cache_read_work.work);
  5378. struct drm_crtc *crtc;
  5379. struct msm_kms *kms;
  5380. struct msm_drm_private *priv = NULL;
  5381. struct sde_crtc_mixer *mixer;
  5382. struct sde_hw_ctl *ctl;
  5383. if (!sde_crtc)
  5384. return;
  5385. crtc = &sde_crtc->base;
  5386. priv = crtc->dev->dev_private;
  5387. kms = priv->kms;
  5388. mixer = sde_crtc->mixers;
  5389. if (!mixer)
  5390. return;
  5391. ctl = mixer->hw_ctl;
  5392. SDE_EVT32(DRMID(crtc), SDE_EVTLOG_FUNC_ENTRY);
  5393. if (sde_crtc->cache_state != CACHE_STATE_FRAME_WRITE ||
  5394. !ctl->ops.trigger_flush)
  5395. return;
  5396. sde_crtc_static_img_control(crtc, CACHE_STATE_FRAME_READ, false);
  5397. /* flush with previous commit flush bits & wait till frame done */
  5398. ctl->ops.trigger_flush(ctl);
  5399. if (kms->funcs->wait_for_crtc_commit_done)
  5400. kms->funcs->wait_for_crtc_commit_done(kms, crtc);
  5401. SDE_EVT32(DRMID(crtc), SDE_EVTLOG_FUNC_EXIT);
  5402. }
  5403. void sde_crtc_static_cache_read_kickoff(struct drm_crtc *crtc)
  5404. {
  5405. struct drm_device *dev;
  5406. struct msm_drm_private *priv;
  5407. struct msm_drm_thread *disp_thread;
  5408. struct sde_crtc *sde_crtc;
  5409. struct sde_crtc_state *cstate;
  5410. u32 msecs_fps = 0;
  5411. if (!crtc)
  5412. return;
  5413. dev = crtc->dev;
  5414. sde_crtc = to_sde_crtc(crtc);
  5415. cstate = to_sde_crtc_state(crtc->state);
  5416. if (!dev || !dev->dev_private || !sde_crtc)
  5417. return;
  5418. priv = dev->dev_private;
  5419. disp_thread = &priv->disp_thread[crtc->index];
  5420. if (sde_crtc->cache_state != CACHE_STATE_FRAME_WRITE)
  5421. return;
  5422. msecs_fps = DIV_ROUND_UP((1 * 1000), sde_crtc_get_fps_mode(crtc));
  5423. /* Kickoff transition to read state after next vblank */
  5424. kthread_queue_delayed_work(&disp_thread->worker,
  5425. &sde_crtc->static_cache_read_work,
  5426. msecs_to_jiffies(msecs_fps));
  5427. }
  5428. /*
  5429. * __sde_crtc_idle_notify_work - signal idle timeout to user space
  5430. */
  5431. static void __sde_crtc_idle_notify_work(struct kthread_work *work)
  5432. {
  5433. struct sde_crtc *sde_crtc = container_of(work, struct sde_crtc,
  5434. idle_notify_work.work);
  5435. struct drm_crtc *crtc;
  5436. struct drm_event event;
  5437. int ret = 0;
  5438. if (!sde_crtc) {
  5439. SDE_ERROR("invalid sde crtc\n");
  5440. } else {
  5441. crtc = &sde_crtc->base;
  5442. event.type = DRM_EVENT_IDLE_NOTIFY;
  5443. event.length = sizeof(u32);
  5444. msm_mode_object_event_notify(&crtc->base, crtc->dev,
  5445. &event, (u8 *)&ret);
  5446. SDE_EVT32(DRMID(crtc));
  5447. SDE_DEBUG("crtc[%d]: idle timeout notified\n", crtc->base.id);
  5448. sde_crtc_static_img_control(crtc, CACHE_STATE_PRE_CACHE, false);
  5449. }
  5450. }
  5451. /* initialize crtc */
  5452. struct drm_crtc *sde_crtc_init(struct drm_device *dev, struct drm_plane *plane)
  5453. {
  5454. struct drm_crtc *crtc = NULL;
  5455. struct sde_crtc *sde_crtc = NULL;
  5456. struct msm_drm_private *priv = NULL;
  5457. struct sde_kms *kms = NULL;
  5458. int i, rc;
  5459. priv = dev->dev_private;
  5460. kms = to_sde_kms(priv->kms);
  5461. sde_crtc = kzalloc(sizeof(*sde_crtc), GFP_KERNEL);
  5462. if (!sde_crtc)
  5463. return ERR_PTR(-ENOMEM);
  5464. crtc = &sde_crtc->base;
  5465. crtc->dev = dev;
  5466. mutex_init(&sde_crtc->crtc_lock);
  5467. spin_lock_init(&sde_crtc->spin_lock);
  5468. atomic_set(&sde_crtc->frame_pending, 0);
  5469. sde_crtc->enabled = false;
  5470. /* Below parameters are for fps calculation for sysfs node */
  5471. sde_crtc->fps_info.fps_periodic_duration = DEFAULT_FPS_PERIOD_1_SEC;
  5472. sde_crtc->fps_info.time_buf = kmalloc_array(MAX_FRAME_COUNT,
  5473. sizeof(ktime_t), GFP_KERNEL);
  5474. if (!sde_crtc->fps_info.time_buf)
  5475. SDE_ERROR("invalid buffer\n");
  5476. else
  5477. memset(sde_crtc->fps_info.time_buf, 0,
  5478. sizeof(*(sde_crtc->fps_info.time_buf)));
  5479. INIT_LIST_HEAD(&sde_crtc->frame_event_list);
  5480. INIT_LIST_HEAD(&sde_crtc->user_event_list);
  5481. for (i = 0; i < ARRAY_SIZE(sde_crtc->frame_events); i++) {
  5482. INIT_LIST_HEAD(&sde_crtc->frame_events[i].list);
  5483. list_add(&sde_crtc->frame_events[i].list,
  5484. &sde_crtc->frame_event_list);
  5485. kthread_init_work(&sde_crtc->frame_events[i].work,
  5486. sde_crtc_frame_event_work);
  5487. }
  5488. drm_crtc_init_with_planes(dev, crtc, plane, NULL, &sde_crtc_funcs,
  5489. NULL);
  5490. drm_crtc_helper_add(crtc, &sde_crtc_helper_funcs);
  5491. /* save user friendly CRTC name for later */
  5492. snprintf(sde_crtc->name, SDE_CRTC_NAME_SIZE, "crtc%u", crtc->base.id);
  5493. /* initialize event handling */
  5494. rc = _sde_crtc_init_events(sde_crtc);
  5495. if (rc) {
  5496. drm_crtc_cleanup(crtc);
  5497. kfree(sde_crtc);
  5498. return ERR_PTR(rc);
  5499. }
  5500. /* initialize output fence support */
  5501. sde_crtc->output_fence = sde_fence_init(sde_crtc->name, crtc->base.id);
  5502. if (IS_ERR(sde_crtc->output_fence)) {
  5503. rc = PTR_ERR(sde_crtc->output_fence);
  5504. SDE_ERROR("failed to init fence, %d\n", rc);
  5505. drm_crtc_cleanup(crtc);
  5506. kfree(sde_crtc);
  5507. return ERR_PTR(rc);
  5508. }
  5509. /* create CRTC properties */
  5510. msm_property_init(&sde_crtc->property_info, &crtc->base, dev,
  5511. priv->crtc_property, sde_crtc->property_data,
  5512. CRTC_PROP_COUNT, CRTC_PROP_BLOBCOUNT,
  5513. sizeof(struct sde_crtc_state));
  5514. sde_crtc_install_properties(crtc, kms->catalog);
  5515. /* Install color processing properties */
  5516. sde_cp_crtc_init(crtc);
  5517. sde_cp_crtc_install_properties(crtc);
  5518. for (i = 0; i < SDE_SYS_CACHE_MAX; i++) {
  5519. sde_crtc->cur_perf.llcc_active[i] = false;
  5520. sde_crtc->new_perf.llcc_active[i] = false;
  5521. }
  5522. kthread_init_delayed_work(&sde_crtc->idle_notify_work,
  5523. __sde_crtc_idle_notify_work);
  5524. kthread_init_delayed_work(&sde_crtc->static_cache_read_work,
  5525. __sde_crtc_static_cache_read_work);
  5526. SDE_DEBUG("crtc=%d new_llcc=%d, old_llcc=%d\n",
  5527. crtc->base.id,
  5528. sde_crtc->new_perf.llcc_active,
  5529. sde_crtc->cur_perf.llcc_active);
  5530. SDE_DEBUG("%s: successfully initialized crtc\n", sde_crtc->name);
  5531. return crtc;
  5532. }
  5533. int sde_crtc_post_init(struct drm_device *dev, struct drm_crtc *crtc)
  5534. {
  5535. struct sde_crtc *sde_crtc;
  5536. int rc = 0;
  5537. if (!dev || !dev->primary || !dev->primary->kdev || !crtc) {
  5538. SDE_ERROR("invalid input param(s)\n");
  5539. rc = -EINVAL;
  5540. goto end;
  5541. }
  5542. sde_crtc = to_sde_crtc(crtc);
  5543. sde_crtc->sysfs_dev = device_create_with_groups(
  5544. dev->primary->kdev->class, dev->primary->kdev, 0, crtc,
  5545. sde_crtc_attr_groups, "sde-crtc-%d", crtc->index);
  5546. if (IS_ERR_OR_NULL(sde_crtc->sysfs_dev)) {
  5547. SDE_ERROR("crtc:%d sysfs create failed rc:%ld\n", crtc->index,
  5548. PTR_ERR(sde_crtc->sysfs_dev));
  5549. if (!sde_crtc->sysfs_dev)
  5550. rc = -EINVAL;
  5551. else
  5552. rc = PTR_ERR(sde_crtc->sysfs_dev);
  5553. goto end;
  5554. }
  5555. sde_crtc->vsync_event_sf = sysfs_get_dirent(
  5556. sde_crtc->sysfs_dev->kobj.sd, "vsync_event");
  5557. if (!sde_crtc->vsync_event_sf)
  5558. SDE_ERROR("crtc:%d vsync_event sysfs create failed\n",
  5559. crtc->base.id);
  5560. end:
  5561. return rc;
  5562. }
  5563. static int _sde_crtc_event_enable(struct sde_kms *kms,
  5564. struct drm_crtc *crtc_drm, u32 event)
  5565. {
  5566. struct sde_crtc *crtc = NULL;
  5567. struct sde_crtc_irq_info *node;
  5568. unsigned long flags;
  5569. bool found = false;
  5570. int ret, i = 0;
  5571. bool add_event = false;
  5572. crtc = to_sde_crtc(crtc_drm);
  5573. spin_lock_irqsave(&crtc->spin_lock, flags);
  5574. list_for_each_entry(node, &crtc->user_event_list, list) {
  5575. if (node->event == event) {
  5576. found = true;
  5577. break;
  5578. }
  5579. }
  5580. spin_unlock_irqrestore(&crtc->spin_lock, flags);
  5581. /* event already enabled */
  5582. if (found)
  5583. return 0;
  5584. node = NULL;
  5585. for (i = 0; i < ARRAY_SIZE(custom_events); i++) {
  5586. if (custom_events[i].event == event &&
  5587. custom_events[i].func) {
  5588. node = kzalloc(sizeof(*node), GFP_KERNEL);
  5589. if (!node)
  5590. return -ENOMEM;
  5591. INIT_LIST_HEAD(&node->list);
  5592. INIT_LIST_HEAD(&node->irq.list);
  5593. node->func = custom_events[i].func;
  5594. node->event = event;
  5595. node->state = IRQ_NOINIT;
  5596. spin_lock_init(&node->state_lock);
  5597. break;
  5598. }
  5599. }
  5600. if (!node) {
  5601. SDE_ERROR("unsupported event %x\n", event);
  5602. return -EINVAL;
  5603. }
  5604. ret = 0;
  5605. if (crtc_drm->enabled) {
  5606. ret = pm_runtime_get_sync(crtc_drm->dev->dev);
  5607. if (ret < 0) {
  5608. SDE_EVT32(ret, SDE_EVTLOG_ERROR);
  5609. kfree(node);
  5610. return ret;
  5611. }
  5612. INIT_LIST_HEAD(&node->irq.list);
  5613. mutex_lock(&crtc->crtc_lock);
  5614. ret = node->func(crtc_drm, true, &node->irq);
  5615. if (!ret) {
  5616. spin_lock_irqsave(&crtc->spin_lock, flags);
  5617. list_add_tail(&node->list, &crtc->user_event_list);
  5618. add_event = true;
  5619. spin_unlock_irqrestore(&crtc->spin_lock, flags);
  5620. }
  5621. mutex_unlock(&crtc->crtc_lock);
  5622. pm_runtime_put_sync(crtc_drm->dev->dev);
  5623. }
  5624. if (add_event)
  5625. return 0;
  5626. if (!ret) {
  5627. spin_lock_irqsave(&crtc->spin_lock, flags);
  5628. list_add_tail(&node->list, &crtc->user_event_list);
  5629. spin_unlock_irqrestore(&crtc->spin_lock, flags);
  5630. } else {
  5631. kfree(node);
  5632. }
  5633. return ret;
  5634. }
  5635. static int _sde_crtc_event_disable(struct sde_kms *kms,
  5636. struct drm_crtc *crtc_drm, u32 event)
  5637. {
  5638. struct sde_crtc *crtc = NULL;
  5639. struct sde_crtc_irq_info *node = NULL;
  5640. unsigned long flags;
  5641. bool found = false;
  5642. int ret;
  5643. crtc = to_sde_crtc(crtc_drm);
  5644. spin_lock_irqsave(&crtc->spin_lock, flags);
  5645. list_for_each_entry(node, &crtc->user_event_list, list) {
  5646. if (node->event == event) {
  5647. list_del_init(&node->list);
  5648. found = true;
  5649. break;
  5650. }
  5651. }
  5652. spin_unlock_irqrestore(&crtc->spin_lock, flags);
  5653. /* event already disabled */
  5654. if (!found)
  5655. return 0;
  5656. /**
  5657. * crtc is disabled interrupts are cleared remove from the list,
  5658. * no need to disable/de-register.
  5659. */
  5660. if (!crtc_drm->enabled) {
  5661. kfree(node);
  5662. return 0;
  5663. }
  5664. ret = pm_runtime_get_sync(crtc_drm->dev->dev);
  5665. if (ret < 0) {
  5666. SDE_ERROR("failed to enable power resource %d\n", ret);
  5667. SDE_EVT32(ret, SDE_EVTLOG_ERROR);
  5668. kfree(node);
  5669. return ret;
  5670. }
  5671. ret = node->func(crtc_drm, false, &node->irq);
  5672. if (ret) {
  5673. spin_lock_irqsave(&crtc->spin_lock, flags);
  5674. list_add_tail(&node->list, &crtc->user_event_list);
  5675. spin_unlock_irqrestore(&crtc->spin_lock, flags);
  5676. } else {
  5677. kfree(node);
  5678. }
  5679. pm_runtime_put_sync(crtc_drm->dev->dev);
  5680. return ret;
  5681. }
  5682. int sde_crtc_register_custom_event(struct sde_kms *kms,
  5683. struct drm_crtc *crtc_drm, u32 event, bool en)
  5684. {
  5685. struct sde_crtc *crtc = NULL;
  5686. int ret;
  5687. crtc = to_sde_crtc(crtc_drm);
  5688. if (!crtc || !kms || !kms->dev) {
  5689. DRM_ERROR("invalid sde_crtc %pK kms %pK dev %pK\n", crtc,
  5690. kms, ((kms) ? (kms->dev) : NULL));
  5691. return -EINVAL;
  5692. }
  5693. if (en)
  5694. ret = _sde_crtc_event_enable(kms, crtc_drm, event);
  5695. else
  5696. ret = _sde_crtc_event_disable(kms, crtc_drm, event);
  5697. return ret;
  5698. }
  5699. static int sde_crtc_power_interrupt_handler(struct drm_crtc *crtc_drm,
  5700. bool en, struct sde_irq_callback *irq)
  5701. {
  5702. return 0;
  5703. }
  5704. static int sde_crtc_pm_event_handler(struct drm_crtc *crtc, bool en,
  5705. struct sde_irq_callback *noirq)
  5706. {
  5707. /*
  5708. * IRQ object noirq is not being used here since there is
  5709. * no crtc irq from pm event.
  5710. */
  5711. return 0;
  5712. }
  5713. static int sde_crtc_idle_interrupt_handler(struct drm_crtc *crtc_drm,
  5714. bool en, struct sde_irq_callback *irq)
  5715. {
  5716. return 0;
  5717. }
  5718. /**
  5719. * sde_crtc_update_cont_splash_settings - update mixer settings
  5720. * and initial clk during device bootup for cont_splash use case
  5721. * @crtc: Pointer to drm crtc structure
  5722. */
  5723. void sde_crtc_update_cont_splash_settings(struct drm_crtc *crtc)
  5724. {
  5725. struct sde_kms *kms = NULL;
  5726. struct msm_drm_private *priv;
  5727. struct sde_crtc *sde_crtc;
  5728. u64 rate;
  5729. if (!crtc || !crtc->state || !crtc->dev || !crtc->dev->dev_private) {
  5730. SDE_ERROR("invalid crtc\n");
  5731. return;
  5732. }
  5733. priv = crtc->dev->dev_private;
  5734. kms = to_sde_kms(priv->kms);
  5735. if (!kms || !kms->catalog) {
  5736. SDE_ERROR("invalid parameters\n");
  5737. return;
  5738. }
  5739. _sde_crtc_setup_mixers(crtc);
  5740. crtc->enabled = true;
  5741. /* update core clk value for initial state with cont-splash */
  5742. sde_crtc = to_sde_crtc(crtc);
  5743. rate = sde_power_clk_get_rate(&priv->phandle, kms->perf.clk_name);
  5744. sde_crtc->cur_perf.core_clk_rate = (rate > 0) ?
  5745. rate : kms->perf.max_core_clk_rate;
  5746. sde_crtc->cur_perf.core_clk_rate = kms->perf.max_core_clk_rate;
  5747. }