wcd938x.c 133 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2018-2020, The Linux Foundation. All rights reserved.
  4. */
  5. #include <linux/module.h>
  6. #include <linux/slab.h>
  7. #include <linux/platform_device.h>
  8. #include <linux/device.h>
  9. #include <linux/delay.h>
  10. #include <linux/kernel.h>
  11. #include <linux/component.h>
  12. #include <sound/soc.h>
  13. #include <sound/tlv.h>
  14. #include <soc/soundwire.h>
  15. #include <linux/regmap.h>
  16. #include <sound/soc.h>
  17. #include <sound/soc-dapm.h>
  18. #include <asoc/wcdcal-hwdep.h>
  19. #include <asoc/msm-cdc-pinctrl.h>
  20. #include <asoc/msm-cdc-supply.h>
  21. #include <dt-bindings/sound/audio-codec-port-types.h>
  22. #include "wcd938x-registers.h"
  23. #include "wcd938x.h"
  24. #include "internal.h"
  25. #include "asoc/bolero-slave-internal.h"
  26. #define NUM_SWRS_DT_PARAMS 5
  27. #define WCD938X_VARIANT_ENTRY_SIZE 32
  28. #define WCD938X_VERSION_1_0 1
  29. #define WCD938X_VERSION_ENTRY_SIZE 32
  30. #define EAR_RX_PATH_AUX 1
  31. #define ADC_MODE_VAL_HIFI 0x01
  32. #define ADC_MODE_VAL_LO_HIF 0x02
  33. #define ADC_MODE_VAL_NORMAL 0x03
  34. #define ADC_MODE_VAL_LP 0x05
  35. #define ADC_MODE_VAL_ULP1 0x09
  36. #define ADC_MODE_VAL_ULP2 0x0B
  37. #define NUM_ATTEMPTS 5
  38. #define DAPM_MICBIAS1_STANDALONE "MIC BIAS1 Standalone"
  39. #define DAPM_MICBIAS2_STANDALONE "MIC BIAS2 Standalone"
  40. #define DAPM_MICBIAS3_STANDALONE "MIC BIAS3 Standalone"
  41. #define DAPM_MICBIAS4_STANDALONE "MIC BIAS4 Standalone"
  42. #define WCD938X_RATES (SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_16000 |\
  43. SNDRV_PCM_RATE_32000 | SNDRV_PCM_RATE_48000 |\
  44. SNDRV_PCM_RATE_96000 | SNDRV_PCM_RATE_192000 |\
  45. SNDRV_PCM_RATE_384000)
  46. /* Fractional Rates */
  47. #define WCD938X_FRAC_RATES (SNDRV_PCM_RATE_44100 | SNDRV_PCM_RATE_88200 |\
  48. SNDRV_PCM_RATE_176400 | SNDRV_PCM_RATE_352800)
  49. #define WCD938X_FORMATS (SNDRV_PCM_FMTBIT_S16_LE |\
  50. SNDRV_PCM_FMTBIT_S24_LE |\
  51. SNDRV_PCM_FMTBIT_S24_3LE | SNDRV_PCM_FMTBIT_S32_LE)
  52. enum {
  53. CODEC_TX = 0,
  54. CODEC_RX,
  55. };
  56. enum {
  57. WCD_ADC1 = 0,
  58. WCD_ADC2,
  59. WCD_ADC3,
  60. WCD_ADC4,
  61. ALLOW_BUCK_DISABLE,
  62. HPH_COMP_DELAY,
  63. HPH_PA_DELAY,
  64. AMIC2_BCS_ENABLE,
  65. WCD_SUPPLIES_LPM_MODE,
  66. WCD_ADC1_MODE,
  67. WCD_ADC2_MODE,
  68. WCD_ADC3_MODE,
  69. WCD_ADC4_MODE,
  70. };
  71. enum {
  72. ADC_MODE_INVALID = 0,
  73. ADC_MODE_HIFI,
  74. ADC_MODE_LO_HIF,
  75. ADC_MODE_NORMAL,
  76. ADC_MODE_LP,
  77. ADC_MODE_ULP1,
  78. ADC_MODE_ULP2,
  79. };
  80. static u8 tx_mode_bit[] = {
  81. [ADC_MODE_INVALID] = 0x00,
  82. [ADC_MODE_HIFI] = 0x01,
  83. [ADC_MODE_LO_HIF] = 0x02,
  84. [ADC_MODE_NORMAL] = 0x04,
  85. [ADC_MODE_LP] = 0x08,
  86. [ADC_MODE_ULP1] = 0x10,
  87. [ADC_MODE_ULP2] = 0x20,
  88. };
  89. static const DECLARE_TLV_DB_SCALE(line_gain, 0, 7, 1);
  90. static const DECLARE_TLV_DB_SCALE(analog_gain, 0, 25, 1);
  91. static int wcd938x_handle_post_irq(void *data);
  92. static int wcd938x_reset(struct device *dev);
  93. static int wcd938x_reset_low(struct device *dev);
  94. static int wcd938x_get_adc_mode(int val);
  95. static const struct regmap_irq wcd938x_irqs[WCD938X_NUM_IRQS] = {
  96. REGMAP_IRQ_REG(WCD938X_IRQ_MBHC_BUTTON_PRESS_DET, 0, 0x01),
  97. REGMAP_IRQ_REG(WCD938X_IRQ_MBHC_BUTTON_RELEASE_DET, 0, 0x02),
  98. REGMAP_IRQ_REG(WCD938X_IRQ_MBHC_ELECT_INS_REM_DET, 0, 0x04),
  99. REGMAP_IRQ_REG(WCD938X_IRQ_MBHC_ELECT_INS_REM_LEG_DET, 0, 0x08),
  100. REGMAP_IRQ_REG(WCD938X_IRQ_MBHC_SW_DET, 0, 0x10),
  101. REGMAP_IRQ_REG(WCD938X_IRQ_HPHR_OCP_INT, 0, 0x20),
  102. REGMAP_IRQ_REG(WCD938X_IRQ_HPHR_CNP_INT, 0, 0x40),
  103. REGMAP_IRQ_REG(WCD938X_IRQ_HPHL_OCP_INT, 0, 0x80),
  104. REGMAP_IRQ_REG(WCD938X_IRQ_HPHL_CNP_INT, 1, 0x01),
  105. REGMAP_IRQ_REG(WCD938X_IRQ_EAR_CNP_INT, 1, 0x02),
  106. REGMAP_IRQ_REG(WCD938X_IRQ_EAR_SCD_INT, 1, 0x04),
  107. REGMAP_IRQ_REG(WCD938X_IRQ_AUX_CNP_INT, 1, 0x08),
  108. REGMAP_IRQ_REG(WCD938X_IRQ_AUX_SCD_INT, 1, 0x10),
  109. REGMAP_IRQ_REG(WCD938X_IRQ_HPHL_PDM_WD_INT, 1, 0x20),
  110. REGMAP_IRQ_REG(WCD938X_IRQ_HPHR_PDM_WD_INT, 1, 0x40),
  111. REGMAP_IRQ_REG(WCD938X_IRQ_AUX_PDM_WD_INT, 1, 0x80),
  112. REGMAP_IRQ_REG(WCD938X_IRQ_LDORT_SCD_INT, 2, 0x01),
  113. REGMAP_IRQ_REG(WCD938X_IRQ_MBHC_MOISTURE_INT, 2, 0x02),
  114. REGMAP_IRQ_REG(WCD938X_IRQ_HPHL_SURGE_DET_INT, 2, 0x04),
  115. REGMAP_IRQ_REG(WCD938X_IRQ_HPHR_SURGE_DET_INT, 2, 0x08),
  116. };
  117. static struct regmap_irq_chip wcd938x_regmap_irq_chip = {
  118. .name = "wcd938x",
  119. .irqs = wcd938x_irqs,
  120. .num_irqs = ARRAY_SIZE(wcd938x_irqs),
  121. .num_regs = 3,
  122. .status_base = WCD938X_DIGITAL_INTR_STATUS_0,
  123. .mask_base = WCD938X_DIGITAL_INTR_MASK_0,
  124. .type_base = WCD938X_DIGITAL_INTR_LEVEL_0,
  125. .ack_base = WCD938X_DIGITAL_INTR_CLEAR_0,
  126. .use_ack = 1,
  127. .runtime_pm = false,
  128. .handle_post_irq = wcd938x_handle_post_irq,
  129. .irq_drv_data = NULL,
  130. };
  131. static int wcd938x_handle_post_irq(void *data)
  132. {
  133. struct wcd938x_priv *wcd938x = data;
  134. u32 sts1 = 0, sts2 = 0, sts3 = 0;
  135. regmap_read(wcd938x->regmap, WCD938X_DIGITAL_INTR_STATUS_0, &sts1);
  136. regmap_read(wcd938x->regmap, WCD938X_DIGITAL_INTR_STATUS_1, &sts2);
  137. regmap_read(wcd938x->regmap, WCD938X_DIGITAL_INTR_STATUS_2, &sts3);
  138. wcd938x->tx_swr_dev->slave_irq_pending =
  139. ((sts1 || sts2 || sts3) ? true : false);
  140. return IRQ_HANDLED;
  141. }
  142. static int wcd938x_swr_slv_get_current_bank(struct swr_device *dev, u8 devnum)
  143. {
  144. int ret = 0;
  145. int bank = 0;
  146. ret = swr_read(dev, devnum, SWR_SCP_CONTROL, &bank, 1);
  147. if (ret)
  148. return -EINVAL;
  149. return ((bank & 0x40) ? 1: 0);
  150. }
  151. static int wcd938x_get_clk_rate(int mode)
  152. {
  153. int rate;
  154. switch (mode) {
  155. case ADC_MODE_ULP2:
  156. rate = SWR_CLK_RATE_0P6MHZ;
  157. break;
  158. case ADC_MODE_ULP1:
  159. rate = SWR_CLK_RATE_1P2MHZ;
  160. break;
  161. case ADC_MODE_LP:
  162. rate = SWR_CLK_RATE_4P8MHZ;
  163. break;
  164. case ADC_MODE_NORMAL:
  165. case ADC_MODE_LO_HIF:
  166. case ADC_MODE_HIFI:
  167. case ADC_MODE_INVALID:
  168. default:
  169. rate = SWR_CLK_RATE_9P6MHZ;
  170. break;
  171. }
  172. return rate;
  173. }
  174. static int wcd938x_set_swr_clk_rate(struct snd_soc_component *component,
  175. int rate, int bank)
  176. {
  177. u8 mask = (bank ? 0xF0 : 0x0F);
  178. u8 val = 0;
  179. switch (rate) {
  180. case SWR_CLK_RATE_0P6MHZ:
  181. val = (bank ? 0x60 : 0x06);
  182. break;
  183. case SWR_CLK_RATE_1P2MHZ:
  184. val = (bank ? 0x50 : 0x05);
  185. break;
  186. case SWR_CLK_RATE_2P4MHZ:
  187. val = (bank ? 0x30 : 0x03);
  188. break;
  189. case SWR_CLK_RATE_4P8MHZ:
  190. val = (bank ? 0x10 : 0x01);
  191. break;
  192. case SWR_CLK_RATE_9P6MHZ:
  193. default:
  194. val = 0x00;
  195. break;
  196. }
  197. snd_soc_component_update_bits(component,
  198. WCD938X_DIGITAL_SWR_TX_CLK_RATE,
  199. mask, val);
  200. return 0;
  201. }
  202. static int wcd938x_init_reg(struct snd_soc_component *component)
  203. {
  204. snd_soc_component_update_bits(component, WCD938X_SLEEP_CTL, 0x0E, 0x0E);
  205. snd_soc_component_update_bits(component, WCD938X_SLEEP_CTL, 0x80, 0x80);
  206. /* 1 msec delay as per HW requirement */
  207. usleep_range(1000, 1010);
  208. snd_soc_component_update_bits(component, WCD938X_SLEEP_CTL, 0x40, 0x40);
  209. /* 1 msec delay as per HW requirement */
  210. usleep_range(1000, 1010);
  211. snd_soc_component_update_bits(component, WCD938X_LDORXTX_CONFIG,
  212. 0x10, 0x00);
  213. snd_soc_component_update_bits(component, WCD938X_BIAS_VBG_FINE_ADJ,
  214. 0xF0, 0x80);
  215. snd_soc_component_update_bits(component, WCD938X_ANA_BIAS, 0x80, 0x80);
  216. snd_soc_component_update_bits(component, WCD938X_ANA_BIAS, 0x40, 0x40);
  217. /* 10 msec delay as per HW requirement */
  218. usleep_range(10000, 10010);
  219. snd_soc_component_update_bits(component, WCD938X_ANA_BIAS, 0x40, 0x00);
  220. snd_soc_component_update_bits(component,
  221. WCD938X_HPH_NEW_INT_RDAC_GAIN_CTL,
  222. 0xF0, 0x00);
  223. snd_soc_component_update_bits(component,
  224. WCD938X_HPH_NEW_INT_RDAC_HD2_CTL_L_NEW,
  225. 0x1F, 0x15);
  226. snd_soc_component_update_bits(component,
  227. WCD938X_HPH_NEW_INT_RDAC_HD2_CTL_R_NEW,
  228. 0x1F, 0x15);
  229. snd_soc_component_update_bits(component, WCD938X_HPH_REFBUFF_UHQA_CTL,
  230. 0xC0, 0x80);
  231. snd_soc_component_update_bits(component, WCD938X_DIGITAL_CDC_DMIC_CTL,
  232. 0x02, 0x02);
  233. snd_soc_component_update_bits(component,
  234. WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG2CASC_ULP,
  235. 0xFF, 0x14);
  236. snd_soc_component_update_bits(component,
  237. WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG2MAIN_ULP,
  238. 0x1F, 0x08);
  239. snd_soc_component_update_bits(component,
  240. WCD938X_DIGITAL_TX_REQ_FB_CTL_0, 0xFF, 0x55);
  241. snd_soc_component_update_bits(component,
  242. WCD938X_DIGITAL_TX_REQ_FB_CTL_1, 0xFF, 0x44);
  243. snd_soc_component_update_bits(component,
  244. WCD938X_DIGITAL_TX_REQ_FB_CTL_2, 0xFF, 0x11);
  245. snd_soc_component_update_bits(component,
  246. WCD938X_DIGITAL_TX_REQ_FB_CTL_3, 0xFF, 0x00);
  247. snd_soc_component_update_bits(component,
  248. WCD938X_DIGITAL_TX_REQ_FB_CTL_4, 0xFF, 0x00);
  249. snd_soc_component_update_bits(component,
  250. WCD938X_MICB1_TEST_CTL_1, 0xE0, 0xE0);
  251. snd_soc_component_update_bits(component,
  252. WCD938X_MICB2_TEST_CTL_1, 0xE0, 0xE0);
  253. snd_soc_component_update_bits(component,
  254. WCD938X_MICB3_TEST_CTL_1, 0xE0, 0xE0);
  255. snd_soc_component_update_bits(component,
  256. WCD938X_MICB4_TEST_CTL_1, 0xE0, 0xE0);
  257. snd_soc_component_update_bits(component,
  258. WCD938X_TX_3_4_TEST_BLK_EN2, 0x01, 0x00);
  259. snd_soc_component_update_bits(component, WCD938X_SLEEP_CTL, 0x0E,
  260. ((snd_soc_component_read(component,
  261. WCD938X_DIGITAL_EFUSE_REG_30) & 0x07) << 1));
  262. snd_soc_component_update_bits(component,
  263. WCD938X_HPH_SURGE_HPHLR_SURGE_EN, 0xC0, 0xC0);
  264. return 0;
  265. }
  266. static int wcd938x_set_port_params(struct snd_soc_component *component,
  267. u8 slv_prt_type, u8 *port_id, u8 *num_ch,
  268. u8 *ch_mask, u32 *ch_rate,
  269. u8 *port_type, u8 path)
  270. {
  271. int i, j;
  272. u8 num_ports = 0;
  273. struct codec_port_info (*map)[MAX_PORT][MAX_CH_PER_PORT];
  274. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  275. switch (path) {
  276. case CODEC_RX:
  277. map = &wcd938x->rx_port_mapping;
  278. num_ports = wcd938x->num_rx_ports;
  279. break;
  280. case CODEC_TX:
  281. map = &wcd938x->tx_port_mapping;
  282. num_ports = wcd938x->num_tx_ports;
  283. break;
  284. default:
  285. dev_err(component->dev, "%s Invalid path selected %u\n",
  286. __func__, path);
  287. return -EINVAL;
  288. }
  289. for (i = 0; i <= num_ports; i++) {
  290. for (j = 0; j < MAX_CH_PER_PORT; j++) {
  291. if ((*map)[i][j].slave_port_type == slv_prt_type)
  292. goto found;
  293. }
  294. }
  295. found:
  296. if (i > num_ports || j == MAX_CH_PER_PORT) {
  297. dev_err(component->dev, "%s Failed to find slave port for type %u\n",
  298. __func__, slv_prt_type);
  299. return -EINVAL;
  300. }
  301. *port_id = i;
  302. *num_ch = (*map)[i][j].num_ch;
  303. *ch_mask = (*map)[i][j].ch_mask;
  304. *ch_rate = (*map)[i][j].ch_rate;
  305. *port_type = (*map)[i][j].master_port_type;
  306. return 0;
  307. }
  308. static int wcd938x_parse_port_mapping(struct device *dev,
  309. char *prop, u8 path)
  310. {
  311. u32 *dt_array, map_size, map_length;
  312. u32 port_num = 0, ch_mask, ch_rate, old_port_num = 0;
  313. u32 slave_port_type, master_port_type;
  314. u32 i, ch_iter = 0;
  315. int ret = 0;
  316. u8 *num_ports = NULL;
  317. struct codec_port_info (*map)[MAX_PORT][MAX_CH_PER_PORT];
  318. struct wcd938x_priv *wcd938x = dev_get_drvdata(dev);
  319. switch (path) {
  320. case CODEC_RX:
  321. map = &wcd938x->rx_port_mapping;
  322. num_ports = &wcd938x->num_rx_ports;
  323. break;
  324. case CODEC_TX:
  325. map = &wcd938x->tx_port_mapping;
  326. num_ports = &wcd938x->num_tx_ports;
  327. break;
  328. default:
  329. dev_err(dev, "%s Invalid path selected %u\n",
  330. __func__, path);
  331. return -EINVAL;
  332. }
  333. if (!of_find_property(dev->of_node, prop,
  334. &map_size)) {
  335. dev_err(dev, "missing port mapping prop %s\n", prop);
  336. ret = -EINVAL;
  337. goto err_port_map;
  338. }
  339. map_length = map_size / (NUM_SWRS_DT_PARAMS * sizeof(u32));
  340. dt_array = kzalloc(map_size, GFP_KERNEL);
  341. if (!dt_array) {
  342. ret = -ENOMEM;
  343. goto err_alloc;
  344. }
  345. ret = of_property_read_u32_array(dev->of_node, prop, dt_array,
  346. NUM_SWRS_DT_PARAMS * map_length);
  347. if (ret) {
  348. dev_err(dev, "%s: Failed to read port mapping from prop %s\n",
  349. __func__, prop);
  350. goto err_pdata_fail;
  351. }
  352. for (i = 0; i < map_length; i++) {
  353. port_num = dt_array[NUM_SWRS_DT_PARAMS * i];
  354. slave_port_type = dt_array[NUM_SWRS_DT_PARAMS * i + 1];
  355. ch_mask = dt_array[NUM_SWRS_DT_PARAMS * i + 2];
  356. ch_rate = dt_array[NUM_SWRS_DT_PARAMS * i + 3];
  357. master_port_type = dt_array[NUM_SWRS_DT_PARAMS * i + 4];
  358. if (port_num != old_port_num)
  359. ch_iter = 0;
  360. (*map)[port_num][ch_iter].slave_port_type = slave_port_type;
  361. (*map)[port_num][ch_iter].ch_mask = ch_mask;
  362. (*map)[port_num][ch_iter].master_port_type = master_port_type;
  363. (*map)[port_num][ch_iter].num_ch = __sw_hweight8(ch_mask);
  364. (*map)[port_num][ch_iter++].ch_rate = ch_rate;
  365. old_port_num = port_num;
  366. }
  367. *num_ports = port_num;
  368. kfree(dt_array);
  369. return 0;
  370. err_pdata_fail:
  371. kfree(dt_array);
  372. err_alloc:
  373. err_port_map:
  374. return ret;
  375. }
  376. static int wcd938x_tx_connect_port(struct snd_soc_component *component,
  377. u8 slv_port_type, int clk_rate,
  378. u8 enable)
  379. {
  380. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  381. u8 port_id, num_ch, ch_mask;
  382. u8 ch_type = 0;
  383. u32 ch_rate;
  384. int slave_ch_idx;
  385. u8 num_port = 1;
  386. int ret = 0;
  387. ret = wcd938x_set_port_params(component, slv_port_type, &port_id,
  388. &num_ch, &ch_mask, &ch_rate,
  389. &ch_type, CODEC_TX);
  390. if (ret)
  391. return ret;
  392. if (clk_rate)
  393. ch_rate = clk_rate;
  394. slave_ch_idx = wcd938x_slave_get_slave_ch_val(slv_port_type);
  395. if (slave_ch_idx != -EINVAL)
  396. ch_type = wcd938x->tx_master_ch_map[slave_ch_idx];
  397. dev_dbg(component->dev, "%s slv_ch_idx: %d, mstr_ch_type: %d\n",
  398. __func__, slave_ch_idx, ch_type);
  399. if (enable)
  400. ret = swr_connect_port(wcd938x->tx_swr_dev, &port_id,
  401. num_port, &ch_mask, &ch_rate,
  402. &num_ch, &ch_type);
  403. else
  404. ret = swr_disconnect_port(wcd938x->tx_swr_dev, &port_id,
  405. num_port, &ch_mask, &ch_type);
  406. return ret;
  407. }
  408. static int wcd938x_rx_connect_port(struct snd_soc_component *component,
  409. u8 slv_port_type, u8 enable)
  410. {
  411. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  412. u8 port_id, num_ch, ch_mask, port_type;
  413. u32 ch_rate;
  414. u8 num_port = 1;
  415. int ret = 0;
  416. ret = wcd938x_set_port_params(component, slv_port_type, &port_id,
  417. &num_ch, &ch_mask, &ch_rate,
  418. &port_type, CODEC_RX);
  419. if (ret)
  420. return ret;
  421. if (enable)
  422. ret = swr_connect_port(wcd938x->rx_swr_dev, &port_id,
  423. num_port, &ch_mask, &ch_rate,
  424. &num_ch, &port_type);
  425. else
  426. ret = swr_disconnect_port(wcd938x->rx_swr_dev, &port_id,
  427. num_port, &ch_mask, &port_type);
  428. return ret;
  429. }
  430. static int wcd938x_rx_clk_enable(struct snd_soc_component *component)
  431. {
  432. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  433. if (wcd938x->rx_clk_cnt == 0) {
  434. snd_soc_component_update_bits(component,
  435. WCD938X_DIGITAL_CDC_ANA_CLK_CTL, 0x01, 0x01);
  436. snd_soc_component_update_bits(component,
  437. WCD938X_ANA_RX_SUPPLIES, 0x01, 0x01);
  438. snd_soc_component_update_bits(component,
  439. WCD938X_DIGITAL_CDC_RX0_CTL, 0x40, 0x00);
  440. snd_soc_component_update_bits(component,
  441. WCD938X_DIGITAL_CDC_RX1_CTL, 0x40, 0x00);
  442. snd_soc_component_update_bits(component,
  443. WCD938X_DIGITAL_CDC_RX2_CTL, 0x40, 0x00);
  444. snd_soc_component_update_bits(component,
  445. WCD938X_DIGITAL_CDC_ANA_CLK_CTL, 0x02, 0x02);
  446. snd_soc_component_update_bits(component,
  447. WCD938X_AUX_AUXPA, 0x10, 0x10);
  448. }
  449. wcd938x->rx_clk_cnt++;
  450. return 0;
  451. }
  452. static int wcd938x_rx_clk_disable(struct snd_soc_component *component)
  453. {
  454. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  455. wcd938x->rx_clk_cnt--;
  456. if (wcd938x->rx_clk_cnt == 0) {
  457. snd_soc_component_update_bits(component,
  458. WCD938X_ANA_RX_SUPPLIES, 0x40, 0x00);
  459. snd_soc_component_update_bits(component,
  460. WCD938X_ANA_RX_SUPPLIES, 0x80, 0x00);
  461. snd_soc_component_update_bits(component,
  462. WCD938X_ANA_RX_SUPPLIES, 0x01, 0x00);
  463. snd_soc_component_update_bits(component,
  464. WCD938X_DIGITAL_CDC_ANA_CLK_CTL, 0x02, 0x00);
  465. snd_soc_component_update_bits(component,
  466. WCD938X_DIGITAL_CDC_ANA_CLK_CTL, 0x01, 0x00);
  467. }
  468. return 0;
  469. }
  470. /*
  471. * wcd938x_soc_get_mbhc: get wcd938x_mbhc handle of corresponding component
  472. * @component: handle to snd_soc_component *
  473. *
  474. * return wcd938x_mbhc handle or error code in case of failure
  475. */
  476. struct wcd938x_mbhc *wcd938x_soc_get_mbhc(struct snd_soc_component *component)
  477. {
  478. struct wcd938x_priv *wcd938x;
  479. if (!component) {
  480. pr_err("%s: Invalid params, NULL component\n", __func__);
  481. return NULL;
  482. }
  483. wcd938x = snd_soc_component_get_drvdata(component);
  484. if (!wcd938x) {
  485. pr_err("%s: wcd938x is NULL\n", __func__);
  486. return NULL;
  487. }
  488. return wcd938x->mbhc;
  489. }
  490. EXPORT_SYMBOL(wcd938x_soc_get_mbhc);
  491. static int wcd938x_codec_hphl_dac_event(struct snd_soc_dapm_widget *w,
  492. struct snd_kcontrol *kcontrol,
  493. int event)
  494. {
  495. struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
  496. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  497. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  498. w->name, event);
  499. switch (event) {
  500. case SND_SOC_DAPM_PRE_PMU:
  501. wcd938x_rx_clk_enable(component);
  502. snd_soc_component_update_bits(component,
  503. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x01, 0x01);
  504. snd_soc_component_update_bits(component,
  505. WCD938X_DIGITAL_CDC_HPH_GAIN_CTL, 0x04, 0x04);
  506. snd_soc_component_update_bits(component,
  507. WCD938X_HPH_RDAC_CLK_CTL1, 0x80, 0x00);
  508. break;
  509. case SND_SOC_DAPM_POST_PMU:
  510. snd_soc_component_update_bits(component,
  511. WCD938X_HPH_NEW_INT_RDAC_HD2_CTL_L, 0x0F, 0x02);
  512. if (wcd938x->comp1_enable) {
  513. snd_soc_component_update_bits(component,
  514. WCD938X_DIGITAL_CDC_COMP_CTL_0, 0x02, 0x02);
  515. /* 5msec compander delay as per HW requirement */
  516. if (!wcd938x->comp2_enable ||
  517. (snd_soc_component_read(component,
  518. WCD938X_DIGITAL_CDC_COMP_CTL_0) & 0x01))
  519. usleep_range(5000, 5010);
  520. snd_soc_component_update_bits(component,
  521. WCD938X_HPH_NEW_INT_HPH_TIMER1, 0x02, 0x00);
  522. } else {
  523. snd_soc_component_update_bits(component,
  524. WCD938X_DIGITAL_CDC_COMP_CTL_0,
  525. 0x02, 0x00);
  526. snd_soc_component_update_bits(component,
  527. WCD938X_HPH_L_EN, 0x20, 0x20);
  528. }
  529. break;
  530. case SND_SOC_DAPM_POST_PMD:
  531. snd_soc_component_update_bits(component,
  532. WCD938X_HPH_NEW_INT_RDAC_HD2_CTL_R,
  533. 0x0F, 0x01);
  534. break;
  535. }
  536. return 0;
  537. }
  538. static int wcd938x_codec_hphr_dac_event(struct snd_soc_dapm_widget *w,
  539. struct snd_kcontrol *kcontrol,
  540. int event)
  541. {
  542. struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
  543. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  544. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  545. w->name, event);
  546. switch (event) {
  547. case SND_SOC_DAPM_PRE_PMU:
  548. wcd938x_rx_clk_enable(component);
  549. snd_soc_component_update_bits(component,
  550. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x02, 0x02);
  551. snd_soc_component_update_bits(component,
  552. WCD938X_DIGITAL_CDC_HPH_GAIN_CTL, 0x08, 0x08);
  553. snd_soc_component_update_bits(component,
  554. WCD938X_HPH_RDAC_CLK_CTL1, 0x80, 0x00);
  555. break;
  556. case SND_SOC_DAPM_POST_PMU:
  557. snd_soc_component_update_bits(component,
  558. WCD938X_HPH_NEW_INT_RDAC_HD2_CTL_R, 0x0F, 0x02);
  559. if (wcd938x->comp2_enable) {
  560. snd_soc_component_update_bits(component,
  561. WCD938X_DIGITAL_CDC_COMP_CTL_0, 0x01, 0x01);
  562. /* 5msec compander delay as per HW requirement */
  563. if (!wcd938x->comp1_enable ||
  564. (snd_soc_component_read(component,
  565. WCD938X_DIGITAL_CDC_COMP_CTL_0) & 0x02))
  566. usleep_range(5000, 5010);
  567. snd_soc_component_update_bits(component,
  568. WCD938X_HPH_NEW_INT_HPH_TIMER1, 0x02, 0x00);
  569. } else {
  570. snd_soc_component_update_bits(component,
  571. WCD938X_DIGITAL_CDC_COMP_CTL_0,
  572. 0x01, 0x00);
  573. snd_soc_component_update_bits(component,
  574. WCD938X_HPH_R_EN, 0x20, 0x20);
  575. }
  576. break;
  577. case SND_SOC_DAPM_POST_PMD:
  578. snd_soc_component_update_bits(component,
  579. WCD938X_HPH_NEW_INT_RDAC_HD2_CTL_R,
  580. 0x0F, 0x01);
  581. break;
  582. }
  583. return 0;
  584. }
  585. static int wcd938x_codec_ear_dac_event(struct snd_soc_dapm_widget *w,
  586. struct snd_kcontrol *kcontrol,
  587. int event)
  588. {
  589. struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
  590. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  591. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  592. w->name, event);
  593. switch (event) {
  594. case SND_SOC_DAPM_PRE_PMU:
  595. wcd938x_rx_clk_enable(component);
  596. wcd938x->ear_rx_path =
  597. snd_soc_component_read(
  598. component, WCD938X_DIGITAL_CDC_EAR_PATH_CTL);
  599. if (wcd938x->ear_rx_path & EAR_RX_PATH_AUX) {
  600. snd_soc_component_update_bits(component,
  601. WCD938X_EAR_EAR_DAC_CON, 0x80, 0x00);
  602. snd_soc_component_update_bits(component,
  603. WCD938X_DIGITAL_CDC_AUX_GAIN_CTL, 0x01, 0x01);
  604. snd_soc_component_update_bits(component,
  605. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x04, 0x04);
  606. snd_soc_component_update_bits(component,
  607. WCD938X_ANA_EAR_COMPANDER_CTL, 0x80, 0x80);
  608. } else {
  609. snd_soc_component_update_bits(component,
  610. WCD938X_DIGITAL_CDC_HPH_GAIN_CTL, 0x04, 0x04);
  611. snd_soc_component_update_bits(component,
  612. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x01, 0x01);
  613. if (wcd938x->comp1_enable)
  614. snd_soc_component_update_bits(component,
  615. WCD938X_DIGITAL_CDC_COMP_CTL_0,
  616. 0x02, 0x02);
  617. }
  618. /* 5 msec delay as per HW requirement */
  619. usleep_range(5000, 5010);
  620. if (wcd938x->flyback_cur_det_disable == 0)
  621. snd_soc_component_update_bits(component,
  622. WCD938X_FLYBACK_EN,
  623. 0x04, 0x00);
  624. wcd938x->flyback_cur_det_disable++;
  625. wcd_cls_h_fsm(component, &wcd938x->clsh_info,
  626. WCD_CLSH_EVENT_PRE_DAC,
  627. WCD_CLSH_STATE_EAR,
  628. wcd938x->hph_mode);
  629. break;
  630. case SND_SOC_DAPM_POST_PMD:
  631. if (wcd938x->ear_rx_path & EAR_RX_PATH_AUX) {
  632. snd_soc_component_update_bits(component,
  633. WCD938X_DIGITAL_CDC_AUX_GAIN_CTL, 0x01, 0x00);
  634. snd_soc_component_update_bits(component,
  635. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x04, 0x00);
  636. } else {
  637. snd_soc_component_update_bits(component,
  638. WCD938X_DIGITAL_CDC_HPH_GAIN_CTL, 0x04, 0x00);
  639. snd_soc_component_update_bits(component,
  640. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x01, 0x00);
  641. if (wcd938x->comp1_enable)
  642. snd_soc_component_update_bits(component,
  643. WCD938X_DIGITAL_CDC_COMP_CTL_0,
  644. 0x02, 0x00);
  645. }
  646. snd_soc_component_update_bits(component,
  647. WCD938X_ANA_EAR_COMPANDER_CTL, 0x80, 0x00);
  648. snd_soc_component_update_bits(component,
  649. WCD938X_EAR_EAR_DAC_CON, 0x80, 0x80);
  650. break;
  651. };
  652. return 0;
  653. }
  654. static int wcd938x_codec_aux_dac_event(struct snd_soc_dapm_widget *w,
  655. struct snd_kcontrol *kcontrol,
  656. int event)
  657. {
  658. struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
  659. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  660. int ret = 0;
  661. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  662. w->name, event);
  663. switch (event) {
  664. case SND_SOC_DAPM_PRE_PMU:
  665. wcd938x_rx_clk_enable(component);
  666. snd_soc_component_update_bits(component,
  667. WCD938X_DIGITAL_CDC_ANA_CLK_CTL, 0x04, 0x04);
  668. snd_soc_component_update_bits(component,
  669. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x04, 0x04);
  670. snd_soc_component_update_bits(component,
  671. WCD938X_DIGITAL_CDC_AUX_GAIN_CTL, 0x01, 0x01);
  672. if (wcd938x->flyback_cur_det_disable == 0)
  673. snd_soc_component_update_bits(component,
  674. WCD938X_FLYBACK_EN,
  675. 0x04, 0x00);
  676. wcd938x->flyback_cur_det_disable++;
  677. wcd_cls_h_fsm(component, &wcd938x->clsh_info,
  678. WCD_CLSH_EVENT_PRE_DAC,
  679. WCD_CLSH_STATE_AUX,
  680. wcd938x->hph_mode);
  681. break;
  682. case SND_SOC_DAPM_POST_PMD:
  683. snd_soc_component_update_bits(component,
  684. WCD938X_DIGITAL_CDC_ANA_CLK_CTL, 0x04, 0x00);
  685. break;
  686. };
  687. return ret;
  688. }
  689. static int wcd938x_codec_enable_hphr_pa(struct snd_soc_dapm_widget *w,
  690. struct snd_kcontrol *kcontrol,
  691. int event)
  692. {
  693. struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
  694. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  695. int ret = 0;
  696. int hph_mode = wcd938x->hph_mode;
  697. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  698. w->name, event);
  699. switch (event) {
  700. case SND_SOC_DAPM_PRE_PMU:
  701. if (wcd938x->ldoh)
  702. snd_soc_component_update_bits(component,
  703. WCD938X_LDOH_MODE,
  704. 0x80, 0x80);
  705. if (wcd938x->update_wcd_event)
  706. wcd938x->update_wcd_event(wcd938x->handle,
  707. SLV_BOLERO_EVT_RX_MUTE,
  708. (WCD_RX2 << 0x10 | 0x1));
  709. ret = swr_slvdev_datapath_control(wcd938x->rx_swr_dev,
  710. wcd938x->rx_swr_dev->dev_num,
  711. true);
  712. wcd_cls_h_fsm(component, &wcd938x->clsh_info,
  713. WCD_CLSH_EVENT_PRE_DAC,
  714. WCD_CLSH_STATE_HPHR,
  715. hph_mode);
  716. wcd_clsh_set_hph_mode(component, CLS_H_HIFI);
  717. if (hph_mode == CLS_H_LP || hph_mode == CLS_H_LOHIFI ||
  718. hph_mode == CLS_H_ULP) {
  719. snd_soc_component_update_bits(component,
  720. WCD938X_HPH_REFBUFF_LP_CTL, 0x01, 0x01);
  721. }
  722. snd_soc_component_update_bits(component, WCD938X_ANA_HPH,
  723. 0x10, 0x10);
  724. wcd_clsh_set_hph_mode(component, hph_mode);
  725. /* 100 usec delay as per HW requirement */
  726. usleep_range(100, 110);
  727. set_bit(HPH_PA_DELAY, &wcd938x->status_mask);
  728. snd_soc_component_update_bits(component,
  729. WCD938X_DIGITAL_PDM_WD_CTL1, 0x07, 0x03);
  730. break;
  731. case SND_SOC_DAPM_POST_PMU:
  732. /*
  733. * 7ms sleep is required if compander is enabled as per
  734. * HW requirement. If compander is disabled, then
  735. * 20ms delay is required.
  736. */
  737. if (test_bit(HPH_PA_DELAY, &wcd938x->status_mask)) {
  738. if (!wcd938x->comp2_enable)
  739. usleep_range(20000, 20100);
  740. else
  741. usleep_range(7000, 7100);
  742. if (hph_mode == CLS_H_LP ||
  743. hph_mode == CLS_H_LOHIFI ||
  744. hph_mode == CLS_H_ULP)
  745. snd_soc_component_update_bits(component,
  746. WCD938X_HPH_REFBUFF_LP_CTL, 0x01,
  747. 0x00);
  748. clear_bit(HPH_PA_DELAY, &wcd938x->status_mask);
  749. }
  750. snd_soc_component_update_bits(component,
  751. WCD938X_HPH_NEW_INT_HPH_TIMER1, 0x02, 0x02);
  752. if (hph_mode == CLS_AB || hph_mode == CLS_AB_HIFI ||
  753. hph_mode == CLS_AB_LP || hph_mode == CLS_AB_LOHIFI)
  754. snd_soc_component_update_bits(component,
  755. WCD938X_ANA_RX_SUPPLIES, 0x02, 0x02);
  756. if (wcd938x->update_wcd_event)
  757. wcd938x->update_wcd_event(wcd938x->handle,
  758. SLV_BOLERO_EVT_RX_MUTE,
  759. (WCD_RX2 << 0x10));
  760. wcd_enable_irq(&wcd938x->irq_info,
  761. WCD938X_IRQ_HPHR_PDM_WD_INT);
  762. break;
  763. case SND_SOC_DAPM_PRE_PMD:
  764. if (wcd938x->update_wcd_event)
  765. wcd938x->update_wcd_event(wcd938x->handle,
  766. SLV_BOLERO_EVT_RX_MUTE,
  767. (WCD_RX2 << 0x10 | 0x1));
  768. wcd_disable_irq(&wcd938x->irq_info,
  769. WCD938X_IRQ_HPHR_PDM_WD_INT);
  770. if (wcd938x->update_wcd_event && wcd938x->comp2_enable)
  771. wcd938x->update_wcd_event(wcd938x->handle,
  772. SLV_BOLERO_EVT_RX_COMPANDER_SOFT_RST,
  773. (WCD_RX2 << 0x10));
  774. /*
  775. * 7ms sleep is required if compander is enabled as per
  776. * HW requirement. If compander is disabled, then
  777. * 20ms delay is required.
  778. */
  779. if (!wcd938x->comp2_enable)
  780. usleep_range(20000, 20100);
  781. else
  782. usleep_range(7000, 7100);
  783. snd_soc_component_update_bits(component, WCD938X_ANA_HPH,
  784. 0x40, 0x00);
  785. blocking_notifier_call_chain(&wcd938x->mbhc->notifier,
  786. WCD_EVENT_PRE_HPHR_PA_OFF,
  787. &wcd938x->mbhc->wcd_mbhc);
  788. set_bit(HPH_PA_DELAY, &wcd938x->status_mask);
  789. break;
  790. case SND_SOC_DAPM_POST_PMD:
  791. /*
  792. * 7ms sleep is required if compander is enabled as per
  793. * HW requirement. If compander is disabled, then
  794. * 20ms delay is required.
  795. */
  796. if (test_bit(HPH_PA_DELAY, &wcd938x->status_mask)) {
  797. if (!wcd938x->comp2_enable)
  798. usleep_range(20000, 20100);
  799. else
  800. usleep_range(7000, 7100);
  801. clear_bit(HPH_PA_DELAY, &wcd938x->status_mask);
  802. }
  803. blocking_notifier_call_chain(&wcd938x->mbhc->notifier,
  804. WCD_EVENT_POST_HPHR_PA_OFF,
  805. &wcd938x->mbhc->wcd_mbhc);
  806. snd_soc_component_update_bits(component, WCD938X_ANA_HPH,
  807. 0x10, 0x00);
  808. snd_soc_component_update_bits(component,
  809. WCD938X_DIGITAL_PDM_WD_CTL1, 0x07, 0x00);
  810. wcd_cls_h_fsm(component, &wcd938x->clsh_info,
  811. WCD_CLSH_EVENT_POST_PA,
  812. WCD_CLSH_STATE_HPHR,
  813. hph_mode);
  814. if (wcd938x->ldoh)
  815. snd_soc_component_update_bits(component,
  816. WCD938X_LDOH_MODE,
  817. 0x80, 0x00);
  818. break;
  819. };
  820. return ret;
  821. }
  822. static int wcd938x_codec_enable_hphl_pa(struct snd_soc_dapm_widget *w,
  823. struct snd_kcontrol *kcontrol,
  824. int event)
  825. {
  826. struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
  827. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  828. int ret = 0;
  829. int hph_mode = wcd938x->hph_mode;
  830. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  831. w->name, event);
  832. switch (event) {
  833. case SND_SOC_DAPM_PRE_PMU:
  834. if (wcd938x->ldoh)
  835. snd_soc_component_update_bits(component,
  836. WCD938X_LDOH_MODE,
  837. 0x80, 0x80);
  838. if (wcd938x->update_wcd_event)
  839. wcd938x->update_wcd_event(wcd938x->handle,
  840. SLV_BOLERO_EVT_RX_MUTE,
  841. (WCD_RX1 << 0x10 | 0x01));
  842. ret = swr_slvdev_datapath_control(wcd938x->rx_swr_dev,
  843. wcd938x->rx_swr_dev->dev_num,
  844. true);
  845. wcd_cls_h_fsm(component, &wcd938x->clsh_info,
  846. WCD_CLSH_EVENT_PRE_DAC,
  847. WCD_CLSH_STATE_HPHL,
  848. hph_mode);
  849. wcd_clsh_set_hph_mode(component, CLS_H_HIFI);
  850. if (hph_mode == CLS_H_LP || hph_mode == CLS_H_LOHIFI ||
  851. hph_mode == CLS_H_ULP) {
  852. snd_soc_component_update_bits(component,
  853. WCD938X_HPH_REFBUFF_LP_CTL, 0x01, 0x01);
  854. }
  855. snd_soc_component_update_bits(component, WCD938X_ANA_HPH,
  856. 0x20, 0x20);
  857. wcd_clsh_set_hph_mode(component, hph_mode);
  858. /* 100 usec delay as per HW requirement */
  859. usleep_range(100, 110);
  860. set_bit(HPH_PA_DELAY, &wcd938x->status_mask);
  861. snd_soc_component_update_bits(component,
  862. WCD938X_DIGITAL_PDM_WD_CTL0, 0x07, 0x03);
  863. break;
  864. case SND_SOC_DAPM_POST_PMU:
  865. /*
  866. * 7ms sleep is required if compander is enabled as per
  867. * HW requirement. If compander is disabled, then
  868. * 20ms delay is required.
  869. */
  870. if (test_bit(HPH_PA_DELAY, &wcd938x->status_mask)) {
  871. if (!wcd938x->comp1_enable)
  872. usleep_range(20000, 20100);
  873. else
  874. usleep_range(7000, 7100);
  875. if (hph_mode == CLS_H_LP ||
  876. hph_mode == CLS_H_LOHIFI ||
  877. hph_mode == CLS_H_ULP)
  878. snd_soc_component_update_bits(component,
  879. WCD938X_HPH_REFBUFF_LP_CTL,
  880. 0x01, 0x00);
  881. clear_bit(HPH_PA_DELAY, &wcd938x->status_mask);
  882. }
  883. snd_soc_component_update_bits(component,
  884. WCD938X_HPH_NEW_INT_HPH_TIMER1, 0x02, 0x02);
  885. if (hph_mode == CLS_AB || hph_mode == CLS_AB_HIFI ||
  886. hph_mode == CLS_AB_LP || hph_mode == CLS_AB_LOHIFI)
  887. snd_soc_component_update_bits(component,
  888. WCD938X_ANA_RX_SUPPLIES, 0x02, 0x02);
  889. if (wcd938x->update_wcd_event)
  890. wcd938x->update_wcd_event(wcd938x->handle,
  891. SLV_BOLERO_EVT_RX_MUTE,
  892. (WCD_RX1 << 0x10));
  893. wcd_enable_irq(&wcd938x->irq_info,
  894. WCD938X_IRQ_HPHL_PDM_WD_INT);
  895. break;
  896. case SND_SOC_DAPM_PRE_PMD:
  897. if (wcd938x->update_wcd_event)
  898. wcd938x->update_wcd_event(wcd938x->handle,
  899. SLV_BOLERO_EVT_RX_MUTE,
  900. (WCD_RX1 << 0x10 | 0x1));
  901. wcd_disable_irq(&wcd938x->irq_info,
  902. WCD938X_IRQ_HPHL_PDM_WD_INT);
  903. if (wcd938x->update_wcd_event && wcd938x->comp1_enable)
  904. wcd938x->update_wcd_event(wcd938x->handle,
  905. SLV_BOLERO_EVT_RX_COMPANDER_SOFT_RST,
  906. (WCD_RX1 << 0x10));
  907. /*
  908. * 7ms sleep is required if compander is enabled as per
  909. * HW requirement. If compander is disabled, then
  910. * 20ms delay is required.
  911. */
  912. if (!wcd938x->comp1_enable)
  913. usleep_range(20000, 20100);
  914. else
  915. usleep_range(7000, 7100);
  916. snd_soc_component_update_bits(component, WCD938X_ANA_HPH,
  917. 0x80, 0x00);
  918. blocking_notifier_call_chain(&wcd938x->mbhc->notifier,
  919. WCD_EVENT_PRE_HPHL_PA_OFF,
  920. &wcd938x->mbhc->wcd_mbhc);
  921. set_bit(HPH_PA_DELAY, &wcd938x->status_mask);
  922. break;
  923. case SND_SOC_DAPM_POST_PMD:
  924. /*
  925. * 7ms sleep is required if compander is enabled as per
  926. * HW requirement. If compander is disabled, then
  927. * 20ms delay is required.
  928. */
  929. if (test_bit(HPH_PA_DELAY, &wcd938x->status_mask)) {
  930. if (!wcd938x->comp1_enable)
  931. usleep_range(21000, 21100);
  932. else
  933. usleep_range(7000, 7100);
  934. clear_bit(HPH_PA_DELAY, &wcd938x->status_mask);
  935. }
  936. blocking_notifier_call_chain(&wcd938x->mbhc->notifier,
  937. WCD_EVENT_POST_HPHL_PA_OFF,
  938. &wcd938x->mbhc->wcd_mbhc);
  939. snd_soc_component_update_bits(component, WCD938X_ANA_HPH,
  940. 0x20, 0x00);
  941. snd_soc_component_update_bits(component,
  942. WCD938X_DIGITAL_PDM_WD_CTL0, 0x07, 0x00);
  943. wcd_cls_h_fsm(component, &wcd938x->clsh_info,
  944. WCD_CLSH_EVENT_POST_PA,
  945. WCD_CLSH_STATE_HPHL,
  946. hph_mode);
  947. if (wcd938x->ldoh)
  948. snd_soc_component_update_bits(component,
  949. WCD938X_LDOH_MODE,
  950. 0x80, 0x00);
  951. break;
  952. };
  953. return ret;
  954. }
  955. static int wcd938x_codec_enable_aux_pa(struct snd_soc_dapm_widget *w,
  956. struct snd_kcontrol *kcontrol,
  957. int event)
  958. {
  959. struct snd_soc_component *component =
  960. snd_soc_dapm_to_component(w->dapm);
  961. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  962. int hph_mode = wcd938x->hph_mode;
  963. int ret = 0;
  964. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  965. w->name, event);
  966. switch (event) {
  967. case SND_SOC_DAPM_PRE_PMU:
  968. ret = swr_slvdev_datapath_control(wcd938x->rx_swr_dev,
  969. wcd938x->rx_swr_dev->dev_num,
  970. true);
  971. snd_soc_component_update_bits(component,
  972. WCD938X_DIGITAL_PDM_WD_CTL2, 0x01, 0x01);
  973. break;
  974. case SND_SOC_DAPM_POST_PMU:
  975. /* 1 msec delay as per HW requirement */
  976. usleep_range(1000, 1010);
  977. if (hph_mode == CLS_AB || hph_mode == CLS_AB_HIFI ||
  978. hph_mode == CLS_AB_LP || hph_mode == CLS_AB_LOHIFI)
  979. snd_soc_component_update_bits(component,
  980. WCD938X_ANA_RX_SUPPLIES,
  981. 0x02, 0x02);
  982. if (wcd938x->update_wcd_event)
  983. wcd938x->update_wcd_event(wcd938x->handle,
  984. SLV_BOLERO_EVT_RX_MUTE,
  985. (WCD_RX3 << 0x10));
  986. wcd_enable_irq(&wcd938x->irq_info, WCD938X_IRQ_AUX_PDM_WD_INT);
  987. break;
  988. case SND_SOC_DAPM_PRE_PMD:
  989. wcd_disable_irq(&wcd938x->irq_info,
  990. WCD938X_IRQ_AUX_PDM_WD_INT);
  991. if (wcd938x->update_wcd_event)
  992. wcd938x->update_wcd_event(wcd938x->handle,
  993. SLV_BOLERO_EVT_RX_MUTE,
  994. (WCD_RX3 << 0x10 | 0x1));
  995. break;
  996. case SND_SOC_DAPM_POST_PMD:
  997. /* 1 msec delay as per HW requirement */
  998. usleep_range(1000, 1010);
  999. snd_soc_component_update_bits(component,
  1000. WCD938X_DIGITAL_PDM_WD_CTL2, 0x01, 0x00);
  1001. wcd_cls_h_fsm(component, &wcd938x->clsh_info,
  1002. WCD_CLSH_EVENT_POST_PA,
  1003. WCD_CLSH_STATE_AUX,
  1004. hph_mode);
  1005. wcd938x->flyback_cur_det_disable--;
  1006. if (wcd938x->flyback_cur_det_disable == 0)
  1007. snd_soc_component_update_bits(component,
  1008. WCD938X_FLYBACK_EN,
  1009. 0x04, 0x04);
  1010. break;
  1011. };
  1012. return ret;
  1013. }
  1014. static int wcd938x_codec_enable_ear_pa(struct snd_soc_dapm_widget *w,
  1015. struct snd_kcontrol *kcontrol,
  1016. int event)
  1017. {
  1018. struct snd_soc_component *component =
  1019. snd_soc_dapm_to_component(w->dapm);
  1020. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  1021. int hph_mode = wcd938x->hph_mode;
  1022. int ret = 0;
  1023. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1024. w->name, event);
  1025. switch (event) {
  1026. case SND_SOC_DAPM_PRE_PMU:
  1027. ret = swr_slvdev_datapath_control(wcd938x->rx_swr_dev,
  1028. wcd938x->rx_swr_dev->dev_num,
  1029. true);
  1030. /*
  1031. * Enable watchdog interrupt for HPHL or AUX
  1032. * depending on mux value
  1033. */
  1034. wcd938x->ear_rx_path =
  1035. snd_soc_component_read(
  1036. component, WCD938X_DIGITAL_CDC_EAR_PATH_CTL);
  1037. if (wcd938x->ear_rx_path & EAR_RX_PATH_AUX)
  1038. snd_soc_component_update_bits(component,
  1039. WCD938X_DIGITAL_PDM_WD_CTL2,
  1040. 0x01, 0x01);
  1041. else
  1042. snd_soc_component_update_bits(component,
  1043. WCD938X_DIGITAL_PDM_WD_CTL0,
  1044. 0x07, 0x03);
  1045. if (!wcd938x->comp1_enable)
  1046. snd_soc_component_update_bits(component,
  1047. WCD938X_ANA_EAR_COMPANDER_CTL, 0x80, 0x80);
  1048. break;
  1049. case SND_SOC_DAPM_POST_PMU:
  1050. /* 6 msec delay as per HW requirement */
  1051. usleep_range(6000, 6010);
  1052. if (hph_mode == CLS_AB || hph_mode == CLS_AB_HIFI ||
  1053. hph_mode == CLS_AB_LP || hph_mode == CLS_AB_LOHIFI)
  1054. snd_soc_component_update_bits(component,
  1055. WCD938X_ANA_RX_SUPPLIES,
  1056. 0x02, 0x02);
  1057. if (wcd938x->ear_rx_path & EAR_RX_PATH_AUX) {
  1058. if (wcd938x->update_wcd_event)
  1059. wcd938x->update_wcd_event(wcd938x->handle,
  1060. SLV_BOLERO_EVT_RX_MUTE,
  1061. (WCD_RX3 << 0x10));
  1062. wcd_enable_irq(&wcd938x->irq_info,
  1063. WCD938X_IRQ_AUX_PDM_WD_INT);
  1064. } else {
  1065. if (wcd938x->update_wcd_event)
  1066. wcd938x->update_wcd_event(wcd938x->handle,
  1067. SLV_BOLERO_EVT_RX_MUTE,
  1068. (WCD_RX1 << 0x10));
  1069. wcd_enable_irq(&wcd938x->irq_info,
  1070. WCD938X_IRQ_HPHL_PDM_WD_INT);
  1071. }
  1072. break;
  1073. case SND_SOC_DAPM_PRE_PMD:
  1074. if (wcd938x->ear_rx_path & EAR_RX_PATH_AUX) {
  1075. wcd_disable_irq(&wcd938x->irq_info,
  1076. WCD938X_IRQ_AUX_PDM_WD_INT);
  1077. if (wcd938x->update_wcd_event)
  1078. wcd938x->update_wcd_event(wcd938x->handle,
  1079. SLV_BOLERO_EVT_RX_MUTE,
  1080. (WCD_RX3 << 0x10 | 0x1));
  1081. } else {
  1082. wcd_disable_irq(&wcd938x->irq_info,
  1083. WCD938X_IRQ_HPHL_PDM_WD_INT);
  1084. if (wcd938x->update_wcd_event)
  1085. wcd938x->update_wcd_event(wcd938x->handle,
  1086. SLV_BOLERO_EVT_RX_MUTE,
  1087. (WCD_RX1 << 0x10 | 0x1));
  1088. }
  1089. break;
  1090. case SND_SOC_DAPM_POST_PMD:
  1091. if (!wcd938x->comp1_enable)
  1092. snd_soc_component_update_bits(component,
  1093. WCD938X_ANA_EAR_COMPANDER_CTL, 0x80, 0x00);
  1094. /* 7 msec delay as per HW requirement */
  1095. usleep_range(7000, 7010);
  1096. if (wcd938x->ear_rx_path & EAR_RX_PATH_AUX)
  1097. snd_soc_component_update_bits(component,
  1098. WCD938X_DIGITAL_PDM_WD_CTL2,
  1099. 0x01, 0x00);
  1100. else
  1101. snd_soc_component_update_bits(component,
  1102. WCD938X_DIGITAL_PDM_WD_CTL0,
  1103. 0x07, 0x00);
  1104. wcd_cls_h_fsm(component, &wcd938x->clsh_info,
  1105. WCD_CLSH_EVENT_POST_PA,
  1106. WCD_CLSH_STATE_EAR,
  1107. hph_mode);
  1108. wcd938x->flyback_cur_det_disable--;
  1109. if (wcd938x->flyback_cur_det_disable == 0)
  1110. snd_soc_component_update_bits(component,
  1111. WCD938X_FLYBACK_EN,
  1112. 0x04, 0x04);
  1113. break;
  1114. };
  1115. return ret;
  1116. }
  1117. static int wcd938x_enable_clsh(struct snd_soc_dapm_widget *w,
  1118. struct snd_kcontrol *kcontrol,
  1119. int event)
  1120. {
  1121. struct snd_soc_component *component =
  1122. snd_soc_dapm_to_component(w->dapm);
  1123. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  1124. int mode = wcd938x->hph_mode;
  1125. int ret = 0;
  1126. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1127. w->name, event);
  1128. if (mode == CLS_H_LOHIFI || mode == CLS_H_ULP ||
  1129. mode == CLS_H_HIFI || mode == CLS_H_LP) {
  1130. wcd938x_rx_connect_port(component, CLSH,
  1131. SND_SOC_DAPM_EVENT_ON(event));
  1132. }
  1133. if (SND_SOC_DAPM_EVENT_OFF(event))
  1134. ret = swr_slvdev_datapath_control(
  1135. wcd938x->rx_swr_dev,
  1136. wcd938x->rx_swr_dev->dev_num,
  1137. false);
  1138. return ret;
  1139. }
  1140. static int wcd938x_enable_rx1(struct snd_soc_dapm_widget *w,
  1141. struct snd_kcontrol *kcontrol,
  1142. int event)
  1143. {
  1144. struct snd_soc_component *component =
  1145. snd_soc_dapm_to_component(w->dapm);
  1146. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  1147. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1148. w->name, event);
  1149. switch (event) {
  1150. case SND_SOC_DAPM_PRE_PMU:
  1151. wcd938x_rx_connect_port(component, HPH_L, true);
  1152. if (wcd938x->comp1_enable)
  1153. wcd938x_rx_connect_port(component, COMP_L, true);
  1154. break;
  1155. case SND_SOC_DAPM_POST_PMD:
  1156. wcd938x_rx_connect_port(component, HPH_L, false);
  1157. if (wcd938x->comp1_enable)
  1158. wcd938x_rx_connect_port(component, COMP_L, false);
  1159. wcd938x_rx_clk_disable(component);
  1160. snd_soc_component_update_bits(component,
  1161. WCD938X_DIGITAL_CDC_DIG_CLK_CTL,
  1162. 0x01, 0x00);
  1163. break;
  1164. };
  1165. return 0;
  1166. }
  1167. static int wcd938x_enable_rx2(struct snd_soc_dapm_widget *w,
  1168. struct snd_kcontrol *kcontrol, int event)
  1169. {
  1170. struct snd_soc_component *component =
  1171. snd_soc_dapm_to_component(w->dapm);
  1172. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  1173. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1174. w->name, event);
  1175. switch (event) {
  1176. case SND_SOC_DAPM_PRE_PMU:
  1177. wcd938x_rx_connect_port(component, HPH_R, true);
  1178. if (wcd938x->comp2_enable)
  1179. wcd938x_rx_connect_port(component, COMP_R, true);
  1180. break;
  1181. case SND_SOC_DAPM_POST_PMD:
  1182. wcd938x_rx_connect_port(component, HPH_R, false);
  1183. if (wcd938x->comp2_enable)
  1184. wcd938x_rx_connect_port(component, COMP_R, false);
  1185. wcd938x_rx_clk_disable(component);
  1186. snd_soc_component_update_bits(component,
  1187. WCD938X_DIGITAL_CDC_DIG_CLK_CTL,
  1188. 0x02, 0x00);
  1189. break;
  1190. };
  1191. return 0;
  1192. }
  1193. static int wcd938x_enable_rx3(struct snd_soc_dapm_widget *w,
  1194. struct snd_kcontrol *kcontrol,
  1195. int event)
  1196. {
  1197. struct snd_soc_component *component =
  1198. snd_soc_dapm_to_component(w->dapm);
  1199. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1200. w->name, event);
  1201. switch (event) {
  1202. case SND_SOC_DAPM_PRE_PMU:
  1203. wcd938x_rx_connect_port(component, LO, true);
  1204. break;
  1205. case SND_SOC_DAPM_POST_PMD:
  1206. wcd938x_rx_connect_port(component, LO, false);
  1207. /* 6 msec delay as per HW requirement */
  1208. usleep_range(6000, 6010);
  1209. wcd938x_rx_clk_disable(component);
  1210. snd_soc_component_update_bits(component,
  1211. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x04, 0x00);
  1212. break;
  1213. }
  1214. return 0;
  1215. }
  1216. static int wcd938x_codec_enable_dmic(struct snd_soc_dapm_widget *w,
  1217. struct snd_kcontrol *kcontrol,
  1218. int event)
  1219. {
  1220. struct snd_soc_component *component =
  1221. snd_soc_dapm_to_component(w->dapm);
  1222. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  1223. u16 dmic_clk_reg, dmic_clk_en_reg;
  1224. s32 *dmic_clk_cnt;
  1225. u8 dmic_ctl_shift = 0;
  1226. u8 dmic_clk_shift = 0;
  1227. u8 dmic_clk_mask = 0;
  1228. u16 dmic2_left_en = 0;
  1229. int ret = 0;
  1230. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1231. w->name, event);
  1232. switch (w->shift) {
  1233. case 0:
  1234. case 1:
  1235. dmic_clk_cnt = &(wcd938x->dmic_0_1_clk_cnt);
  1236. dmic_clk_reg = WCD938X_DIGITAL_CDC_DMIC_RATE_1_2;
  1237. dmic_clk_en_reg = WCD938X_DIGITAL_CDC_DMIC1_CTL;
  1238. dmic_clk_mask = 0x0F;
  1239. dmic_clk_shift = 0x00;
  1240. dmic_ctl_shift = 0x00;
  1241. break;
  1242. case 2:
  1243. dmic2_left_en = WCD938X_DIGITAL_CDC_DMIC2_CTL;
  1244. case 3:
  1245. dmic_clk_cnt = &(wcd938x->dmic_2_3_clk_cnt);
  1246. dmic_clk_reg = WCD938X_DIGITAL_CDC_DMIC_RATE_1_2;
  1247. dmic_clk_en_reg = WCD938X_DIGITAL_CDC_DMIC2_CTL;
  1248. dmic_clk_mask = 0xF0;
  1249. dmic_clk_shift = 0x04;
  1250. dmic_ctl_shift = 0x01;
  1251. break;
  1252. case 4:
  1253. case 5:
  1254. dmic_clk_cnt = &(wcd938x->dmic_4_5_clk_cnt);
  1255. dmic_clk_reg = WCD938X_DIGITAL_CDC_DMIC_RATE_3_4;
  1256. dmic_clk_en_reg = WCD938X_DIGITAL_CDC_DMIC3_CTL;
  1257. dmic_clk_mask = 0x0F;
  1258. dmic_clk_shift = 0x00;
  1259. dmic_ctl_shift = 0x02;
  1260. break;
  1261. case 6:
  1262. case 7:
  1263. dmic_clk_cnt = &(wcd938x->dmic_6_7_clk_cnt);
  1264. dmic_clk_reg = WCD938X_DIGITAL_CDC_DMIC_RATE_3_4;
  1265. dmic_clk_en_reg = WCD938X_DIGITAL_CDC_DMIC4_CTL;
  1266. dmic_clk_mask = 0xF0;
  1267. dmic_clk_shift = 0x04;
  1268. dmic_ctl_shift = 0x03;
  1269. break;
  1270. default:
  1271. dev_err(component->dev, "%s: Invalid DMIC Selection\n",
  1272. __func__);
  1273. return -EINVAL;
  1274. };
  1275. dev_dbg(component->dev, "%s: event %d DMIC%d dmic_clk_cnt %d\n",
  1276. __func__, event, (w->shift +1), *dmic_clk_cnt);
  1277. switch (event) {
  1278. case SND_SOC_DAPM_PRE_PMU:
  1279. snd_soc_component_update_bits(component,
  1280. WCD938X_DIGITAL_CDC_AMIC_CTL,
  1281. (0x01 << dmic_ctl_shift), 0x00);
  1282. /* 250us sleep as per HW requirement */
  1283. usleep_range(250, 260);
  1284. if (dmic2_left_en)
  1285. snd_soc_component_update_bits(component,
  1286. dmic2_left_en, 0x80, 0x80);
  1287. /* Setting DMIC clock rate to 2.4MHz */
  1288. snd_soc_component_update_bits(component,
  1289. dmic_clk_reg, dmic_clk_mask,
  1290. (0x03 << dmic_clk_shift));
  1291. snd_soc_component_update_bits(component,
  1292. dmic_clk_en_reg, 0x08, 0x08);
  1293. /* enable clock scaling */
  1294. snd_soc_component_update_bits(component,
  1295. WCD938X_DIGITAL_CDC_DMIC_CTL, 0x06, 0x06);
  1296. ret = swr_slvdev_datapath_control(wcd938x->tx_swr_dev,
  1297. wcd938x->tx_swr_dev->dev_num,
  1298. true);
  1299. break;
  1300. case SND_SOC_DAPM_POST_PMD:
  1301. wcd938x_tx_connect_port(component, DMIC0 + (w->shift), 0,
  1302. false);
  1303. snd_soc_component_update_bits(component,
  1304. WCD938X_DIGITAL_CDC_AMIC_CTL,
  1305. (0x01 << dmic_ctl_shift),
  1306. (0x01 << dmic_ctl_shift));
  1307. if (dmic2_left_en)
  1308. snd_soc_component_update_bits(component,
  1309. dmic2_left_en, 0x80, 0x00);
  1310. snd_soc_component_update_bits(component,
  1311. dmic_clk_en_reg, 0x08, 0x00);
  1312. break;
  1313. };
  1314. return ret;
  1315. }
  1316. /*
  1317. * wcd938x_get_micb_vout_ctl_val: converts micbias from volts to register value
  1318. * @micb_mv: micbias in mv
  1319. *
  1320. * return register value converted
  1321. */
  1322. int wcd938x_get_micb_vout_ctl_val(u32 micb_mv)
  1323. {
  1324. /* min micbias voltage is 1V and maximum is 2.85V */
  1325. if (micb_mv < 1000 || micb_mv > 2850) {
  1326. pr_err("%s: unsupported micbias voltage\n", __func__);
  1327. return -EINVAL;
  1328. }
  1329. return (micb_mv - 1000) / 50;
  1330. }
  1331. EXPORT_SYMBOL(wcd938x_get_micb_vout_ctl_val);
  1332. /*
  1333. * wcd938x_mbhc_micb_adjust_voltage: adjust specific micbias voltage
  1334. * @component: handle to snd_soc_component *
  1335. * @req_volt: micbias voltage to be set
  1336. * @micb_num: micbias to be set, e.g. micbias1 or micbias2
  1337. *
  1338. * return 0 if adjustment is success or error code in case of failure
  1339. */
  1340. int wcd938x_mbhc_micb_adjust_voltage(struct snd_soc_component *component,
  1341. int req_volt, int micb_num)
  1342. {
  1343. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  1344. int cur_vout_ctl, req_vout_ctl;
  1345. int micb_reg, micb_val, micb_en;
  1346. int ret = 0;
  1347. switch (micb_num) {
  1348. case MIC_BIAS_1:
  1349. micb_reg = WCD938X_ANA_MICB1;
  1350. break;
  1351. case MIC_BIAS_2:
  1352. micb_reg = WCD938X_ANA_MICB2;
  1353. break;
  1354. case MIC_BIAS_3:
  1355. micb_reg = WCD938X_ANA_MICB3;
  1356. break;
  1357. case MIC_BIAS_4:
  1358. micb_reg = WCD938X_ANA_MICB4;
  1359. break;
  1360. default:
  1361. return -EINVAL;
  1362. }
  1363. mutex_lock(&wcd938x->micb_lock);
  1364. /*
  1365. * If requested micbias voltage is same as current micbias
  1366. * voltage, then just return. Otherwise, adjust voltage as
  1367. * per requested value. If micbias is already enabled, then
  1368. * to avoid slow micbias ramp-up or down enable pull-up
  1369. * momentarily, change the micbias value and then re-enable
  1370. * micbias.
  1371. */
  1372. micb_val = snd_soc_component_read(component, micb_reg);
  1373. micb_en = (micb_val & 0xC0) >> 6;
  1374. cur_vout_ctl = micb_val & 0x3F;
  1375. req_vout_ctl = wcd938x_get_micb_vout_ctl_val(req_volt);
  1376. if (req_vout_ctl < 0) {
  1377. ret = -EINVAL;
  1378. goto exit;
  1379. }
  1380. if (cur_vout_ctl == req_vout_ctl) {
  1381. ret = 0;
  1382. goto exit;
  1383. }
  1384. dev_dbg(component->dev, "%s: micb_num: %d, cur_mv: %d, req_mv: %d, micb_en: %d\n",
  1385. __func__, micb_num, WCD_VOUT_CTL_TO_MICB(cur_vout_ctl),
  1386. req_volt, micb_en);
  1387. if (micb_en == 0x1)
  1388. snd_soc_component_update_bits(component, micb_reg, 0xC0, 0x80);
  1389. snd_soc_component_update_bits(component, micb_reg, 0x3F, req_vout_ctl);
  1390. if (micb_en == 0x1) {
  1391. snd_soc_component_update_bits(component, micb_reg, 0xC0, 0x40);
  1392. /*
  1393. * Add 2ms delay as per HW requirement after enabling
  1394. * micbias
  1395. */
  1396. usleep_range(2000, 2100);
  1397. }
  1398. exit:
  1399. mutex_unlock(&wcd938x->micb_lock);
  1400. return ret;
  1401. }
  1402. EXPORT_SYMBOL(wcd938x_mbhc_micb_adjust_voltage);
  1403. static int wcd938x_tx_swr_ctrl(struct snd_soc_dapm_widget *w,
  1404. struct snd_kcontrol *kcontrol,
  1405. int event)
  1406. {
  1407. struct snd_soc_component *component =
  1408. snd_soc_dapm_to_component(w->dapm);
  1409. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  1410. int ret = 0;
  1411. int bank = 0;
  1412. u8 mode = 0;
  1413. int i = 0;
  1414. int rate = 0;
  1415. bank = (wcd938x_swr_slv_get_current_bank(wcd938x->tx_swr_dev,
  1416. wcd938x->tx_swr_dev->dev_num) ? 0 : 1);
  1417. /* power mode is applicable only to analog mics */
  1418. if (strnstr(w->name, "ADC", sizeof("ADC"))) {
  1419. /* Get channel rate */
  1420. rate = wcd938x_get_clk_rate(wcd938x->tx_mode[w->shift - ADC1]);
  1421. }
  1422. switch (event) {
  1423. case SND_SOC_DAPM_PRE_PMU:
  1424. /* Check AMIC2 is connected to ADC2 to take an action on BCS */
  1425. if (w->shift == ADC2 && !(snd_soc_component_read(component,
  1426. WCD938X_TX_NEW_AMIC_MUX_CFG) & 0x80)) {
  1427. if (!wcd938x->bcs_dis)
  1428. wcd938x_tx_connect_port(component, MBHC,
  1429. SWR_CLK_RATE_4P8MHZ, true);
  1430. set_bit(AMIC2_BCS_ENABLE, &wcd938x->status_mask);
  1431. }
  1432. if (strnstr(w->name, "ADC", sizeof("ADC"))) {
  1433. set_bit(w->shift - ADC1, &wcd938x->status_mask);
  1434. wcd938x_tx_connect_port(component, w->shift, rate,
  1435. true);
  1436. } else {
  1437. wcd938x_tx_connect_port(component, w->shift,
  1438. SWR_CLK_RATE_2P4MHZ, true);
  1439. }
  1440. break;
  1441. case SND_SOC_DAPM_POST_PMD:
  1442. if (strnstr(w->name, "ADC", sizeof("ADC"))) {
  1443. if (strnstr(w->name, "ADC1", sizeof("ADC1"))) {
  1444. clear_bit(WCD_ADC1, &wcd938x->status_mask);
  1445. clear_bit(WCD_ADC1_MODE, &wcd938x->status_mask);
  1446. } else if (strnstr(w->name, "ADC2", sizeof("ADC2"))) {
  1447. clear_bit(WCD_ADC2, &wcd938x->status_mask);
  1448. clear_bit(WCD_ADC2_MODE, &wcd938x->status_mask);
  1449. } else if (strnstr(w->name, "ADC3", sizeof("ADC3"))) {
  1450. clear_bit(WCD_ADC3, &wcd938x->status_mask);
  1451. clear_bit(WCD_ADC3_MODE, &wcd938x->status_mask);
  1452. } else if (strnstr(w->name, "ADC4", sizeof("ADC4"))) {
  1453. clear_bit(WCD_ADC4, &wcd938x->status_mask);
  1454. clear_bit(WCD_ADC4_MODE, &wcd938x->status_mask);
  1455. }
  1456. }
  1457. if (strnstr(w->name, "ADC", sizeof("ADC"))) {
  1458. if (test_bit(WCD_ADC1, &wcd938x->status_mask) ||
  1459. test_bit(WCD_ADC1_MODE, &wcd938x->status_mask))
  1460. mode |= tx_mode_bit[wcd938x->tx_mode[WCD_ADC1]];
  1461. if (test_bit(WCD_ADC2, &wcd938x->status_mask) ||
  1462. test_bit(WCD_ADC2_MODE, &wcd938x->status_mask))
  1463. mode |= tx_mode_bit[wcd938x->tx_mode[WCD_ADC2]];
  1464. if (test_bit(WCD_ADC3, &wcd938x->status_mask) ||
  1465. test_bit(WCD_ADC3_MODE, &wcd938x->status_mask))
  1466. mode |= tx_mode_bit[wcd938x->tx_mode[WCD_ADC3]];
  1467. if (test_bit(WCD_ADC4, &wcd938x->status_mask) ||
  1468. test_bit(WCD_ADC4_MODE, &wcd938x->status_mask))
  1469. mode |= tx_mode_bit[wcd938x->tx_mode[WCD_ADC4]];
  1470. if (mode != 0) {
  1471. for (i = 0; i < ADC_MODE_ULP2; i++) {
  1472. if (mode & (1 << i)) {
  1473. i++;
  1474. break;
  1475. }
  1476. }
  1477. }
  1478. rate = wcd938x_get_clk_rate(i);
  1479. if (wcd938x->adc_count) {
  1480. rate = (wcd938x->adc_count * rate);
  1481. if (rate > SWR_CLK_RATE_9P6MHZ)
  1482. rate = SWR_CLK_RATE_9P6MHZ;
  1483. }
  1484. wcd938x_set_swr_clk_rate(component, rate, bank);
  1485. }
  1486. ret = swr_slvdev_datapath_control(wcd938x->tx_swr_dev,
  1487. wcd938x->tx_swr_dev->dev_num,
  1488. false);
  1489. if (strnstr(w->name, "ADC", sizeof("ADC")))
  1490. wcd938x_set_swr_clk_rate(component, rate, !bank);
  1491. break;
  1492. };
  1493. return ret;
  1494. }
  1495. static int wcd938x_get_adc_mode(int val)
  1496. {
  1497. int ret = 0;
  1498. switch (val) {
  1499. case ADC_MODE_INVALID:
  1500. ret = ADC_MODE_VAL_NORMAL;
  1501. break;
  1502. case ADC_MODE_HIFI:
  1503. ret = ADC_MODE_VAL_HIFI;
  1504. break;
  1505. case ADC_MODE_LO_HIF:
  1506. ret = ADC_MODE_VAL_LO_HIF;
  1507. break;
  1508. case ADC_MODE_NORMAL:
  1509. ret = ADC_MODE_VAL_NORMAL;
  1510. break;
  1511. case ADC_MODE_LP:
  1512. ret = ADC_MODE_VAL_LP;
  1513. break;
  1514. case ADC_MODE_ULP1:
  1515. ret = ADC_MODE_VAL_ULP1;
  1516. break;
  1517. case ADC_MODE_ULP2:
  1518. ret = ADC_MODE_VAL_ULP2;
  1519. break;
  1520. default:
  1521. ret = -EINVAL;
  1522. pr_err("%s: invalid ADC mode value %d\n", __func__, val);
  1523. break;
  1524. }
  1525. return ret;
  1526. }
  1527. int wcd938x_tx_channel_config(struct snd_soc_component *component,
  1528. int channel, int mode)
  1529. {
  1530. int reg = WCD938X_ANA_TX_CH2, mask = 0, val = 0;
  1531. int ret = 0;
  1532. switch (channel) {
  1533. case 0:
  1534. reg = WCD938X_ANA_TX_CH2;
  1535. mask = 0x40;
  1536. break;
  1537. case 1:
  1538. reg = WCD938X_ANA_TX_CH2;
  1539. mask = 0x20;
  1540. break;
  1541. case 2:
  1542. reg = WCD938X_ANA_TX_CH4;
  1543. mask = 0x40;
  1544. break;
  1545. case 3:
  1546. reg = WCD938X_ANA_TX_CH4;
  1547. mask = 0x20;
  1548. break;
  1549. default:
  1550. pr_err("%s: Invalid channel num %d\n", __func__, channel);
  1551. ret = -EINVAL;
  1552. break;
  1553. }
  1554. if (!mode)
  1555. val = 0x00;
  1556. else
  1557. val = mask;
  1558. if (!ret)
  1559. snd_soc_component_update_bits(component, reg, mask, val);
  1560. return ret;
  1561. }
  1562. static int wcd938x_codec_enable_adc(struct snd_soc_dapm_widget *w,
  1563. struct snd_kcontrol *kcontrol,
  1564. int event){
  1565. struct snd_soc_component *component =
  1566. snd_soc_dapm_to_component(w->dapm);
  1567. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  1568. int clk_rate = 0, ret = 0;
  1569. int mode = 0, i = 0, bank = 0;
  1570. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1571. w->name, event);
  1572. bank = (wcd938x_swr_slv_get_current_bank(wcd938x->tx_swr_dev,
  1573. wcd938x->tx_swr_dev->dev_num) ? 0 : 1);
  1574. switch (event) {
  1575. case SND_SOC_DAPM_PRE_PMU:
  1576. wcd938x->adc_count++;
  1577. if (test_bit(WCD_ADC1, &wcd938x->status_mask) ||
  1578. test_bit(WCD_ADC1_MODE, &wcd938x->status_mask))
  1579. mode |= tx_mode_bit[wcd938x->tx_mode[WCD_ADC1]];
  1580. if (test_bit(WCD_ADC2, &wcd938x->status_mask) ||
  1581. test_bit(WCD_ADC2_MODE, &wcd938x->status_mask))
  1582. mode |= tx_mode_bit[wcd938x->tx_mode[WCD_ADC2]];
  1583. if (test_bit(WCD_ADC3, &wcd938x->status_mask) ||
  1584. test_bit(WCD_ADC3_MODE, &wcd938x->status_mask))
  1585. mode |= tx_mode_bit[wcd938x->tx_mode[WCD_ADC3]];
  1586. if (test_bit(WCD_ADC4, &wcd938x->status_mask) ||
  1587. test_bit(WCD_ADC4_MODE, &wcd938x->status_mask))
  1588. mode |= tx_mode_bit[wcd938x->tx_mode[WCD_ADC4]];
  1589. if (mode != 0) {
  1590. for (i = 0; i < ADC_MODE_ULP2; i++) {
  1591. if (mode & (1 << i)) {
  1592. i++;
  1593. break;
  1594. }
  1595. }
  1596. }
  1597. clk_rate = wcd938x_get_clk_rate(i);
  1598. /* clk_rate depends on number of paths getting enabled */
  1599. clk_rate = (wcd938x->adc_count * clk_rate);
  1600. if (clk_rate > SWR_CLK_RATE_9P6MHZ)
  1601. clk_rate = SWR_CLK_RATE_9P6MHZ;
  1602. wcd938x_set_swr_clk_rate(component, clk_rate, bank);
  1603. ret = swr_slvdev_datapath_control(wcd938x->tx_swr_dev,
  1604. wcd938x->tx_swr_dev->dev_num,
  1605. true);
  1606. wcd938x_set_swr_clk_rate(component, clk_rate, !bank);
  1607. break;
  1608. case SND_SOC_DAPM_POST_PMD:
  1609. wcd938x->adc_count--;
  1610. if (wcd938x->adc_count < 0)
  1611. wcd938x->adc_count = 0;
  1612. wcd938x_tx_connect_port(component, ADC1 + w->shift, 0, false);
  1613. if (w->shift + ADC1 == ADC2 &&
  1614. test_bit(AMIC2_BCS_ENABLE, &wcd938x->status_mask)) {
  1615. if (!wcd938x->bcs_dis)
  1616. wcd938x_tx_connect_port(component, MBHC, 0,
  1617. false);
  1618. clear_bit(AMIC2_BCS_ENABLE, &wcd938x->status_mask);
  1619. }
  1620. break;
  1621. };
  1622. return ret;
  1623. }
  1624. void wcd938x_disable_bcs_before_slow_insert(struct snd_soc_component *component,
  1625. bool bcs_disable)
  1626. {
  1627. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  1628. if (wcd938x->update_wcd_event) {
  1629. if (bcs_disable)
  1630. wcd938x->update_wcd_event(wcd938x->handle,
  1631. SLV_BOLERO_EVT_BCS_CLK_OFF, 0);
  1632. else
  1633. wcd938x->update_wcd_event(wcd938x->handle,
  1634. SLV_BOLERO_EVT_BCS_CLK_OFF, 1);
  1635. }
  1636. }
  1637. static int wcd938x_enable_req(struct snd_soc_dapm_widget *w,
  1638. struct snd_kcontrol *kcontrol, int event)
  1639. {
  1640. struct snd_soc_component *component =
  1641. snd_soc_dapm_to_component(w->dapm);
  1642. struct wcd938x_priv *wcd938x =
  1643. snd_soc_component_get_drvdata(component);
  1644. int ret = 0;
  1645. u8 mode = 0;
  1646. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1647. w->name, event);
  1648. switch (event) {
  1649. case SND_SOC_DAPM_PRE_PMU:
  1650. snd_soc_component_update_bits(component,
  1651. WCD938X_DIGITAL_CDC_ANA_CLK_CTL, 0x08, 0x08);
  1652. snd_soc_component_update_bits(component,
  1653. WCD938X_DIGITAL_CDC_ANA_CLK_CTL, 0x10, 0x10);
  1654. snd_soc_component_update_bits(component,
  1655. WCD938X_DIGITAL_CDC_REQ_CTL, 0x02, 0x02);
  1656. snd_soc_component_update_bits(component,
  1657. WCD938X_DIGITAL_CDC_REQ_CTL, 0x01, 0x00);
  1658. ret = wcd938x_tx_channel_config(component, w->shift, 1);
  1659. mode = wcd938x_get_adc_mode(wcd938x->tx_mode[w->shift]);
  1660. if (mode < 0) {
  1661. dev_info(component->dev,
  1662. "%s: invalid mode, setting to normal mode\n",
  1663. __func__);
  1664. mode = ADC_MODE_VAL_NORMAL;
  1665. }
  1666. switch (w->shift) {
  1667. case 0:
  1668. snd_soc_component_update_bits(component,
  1669. WCD938X_DIGITAL_CDC_TX_ANA_MODE_0_1, 0x0F,
  1670. mode);
  1671. snd_soc_component_update_bits(component,
  1672. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x10, 0x10);
  1673. break;
  1674. case 1:
  1675. snd_soc_component_update_bits(component,
  1676. WCD938X_DIGITAL_CDC_TX_ANA_MODE_0_1, 0xF0,
  1677. mode << 4);
  1678. snd_soc_component_update_bits(component,
  1679. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x20, 0x20);
  1680. break;
  1681. case 2:
  1682. snd_soc_component_update_bits(component,
  1683. WCD938X_DIGITAL_CDC_TX_ANA_MODE_2_3, 0x0F,
  1684. mode);
  1685. snd_soc_component_update_bits(component,
  1686. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x40, 0x40);
  1687. break;
  1688. case 3:
  1689. snd_soc_component_update_bits(component,
  1690. WCD938X_DIGITAL_CDC_TX_ANA_MODE_2_3, 0xF0,
  1691. mode << 4);
  1692. snd_soc_component_update_bits(component,
  1693. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x80, 0x80);
  1694. break;
  1695. default:
  1696. break;
  1697. }
  1698. ret |= wcd938x_tx_channel_config(component, w->shift, 0);
  1699. break;
  1700. case SND_SOC_DAPM_POST_PMD:
  1701. switch (w->shift) {
  1702. case 0:
  1703. snd_soc_component_update_bits(component,
  1704. WCD938X_DIGITAL_CDC_TX_ANA_MODE_0_1, 0x0F,
  1705. 0x00);
  1706. snd_soc_component_update_bits(component,
  1707. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x10, 0x00);
  1708. break;
  1709. case 1:
  1710. snd_soc_component_update_bits(component,
  1711. WCD938X_DIGITAL_CDC_TX_ANA_MODE_0_1, 0xF0,
  1712. 0x00);
  1713. snd_soc_component_update_bits(component,
  1714. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x20, 0x00);
  1715. break;
  1716. case 2:
  1717. snd_soc_component_update_bits(component,
  1718. WCD938X_DIGITAL_CDC_TX_ANA_MODE_2_3, 0x0F,
  1719. 0x00);
  1720. snd_soc_component_update_bits(component,
  1721. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x40, 0x00);
  1722. break;
  1723. case 3:
  1724. snd_soc_component_update_bits(component,
  1725. WCD938X_DIGITAL_CDC_TX_ANA_MODE_2_3, 0xF0,
  1726. 0x00);
  1727. snd_soc_component_update_bits(component,
  1728. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x80, 0x00);
  1729. break;
  1730. default:
  1731. break;
  1732. }
  1733. if (wcd938x->adc_count == 0) {
  1734. snd_soc_component_update_bits(component,
  1735. WCD938X_DIGITAL_CDC_ANA_CLK_CTL, 0x10, 0x00);
  1736. snd_soc_component_update_bits(component,
  1737. WCD938X_DIGITAL_CDC_ANA_CLK_CTL, 0x08, 0x00);
  1738. }
  1739. break;
  1740. };
  1741. return ret;
  1742. }
  1743. int wcd938x_micbias_control(struct snd_soc_component *component,
  1744. int micb_num, int req, bool is_dapm)
  1745. {
  1746. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  1747. int micb_index = micb_num - 1;
  1748. u16 micb_reg;
  1749. int pre_off_event = 0, post_off_event = 0;
  1750. int post_on_event = 0, post_dapm_off = 0;
  1751. int post_dapm_on = 0;
  1752. int ret = 0;
  1753. if ((micb_index < 0) || (micb_index > WCD938X_MAX_MICBIAS - 1)) {
  1754. dev_err(component->dev,
  1755. "%s: Invalid micbias index, micb_ind:%d\n",
  1756. __func__, micb_index);
  1757. return -EINVAL;
  1758. }
  1759. if (NULL == wcd938x) {
  1760. dev_err(component->dev,
  1761. "%s: wcd938x private data is NULL\n", __func__);
  1762. return -EINVAL;
  1763. }
  1764. switch (micb_num) {
  1765. case MIC_BIAS_1:
  1766. micb_reg = WCD938X_ANA_MICB1;
  1767. break;
  1768. case MIC_BIAS_2:
  1769. micb_reg = WCD938X_ANA_MICB2;
  1770. pre_off_event = WCD_EVENT_PRE_MICBIAS_2_OFF;
  1771. post_off_event = WCD_EVENT_POST_MICBIAS_2_OFF;
  1772. post_on_event = WCD_EVENT_POST_MICBIAS_2_ON;
  1773. post_dapm_on = WCD_EVENT_POST_DAPM_MICBIAS_2_ON;
  1774. post_dapm_off = WCD_EVENT_POST_DAPM_MICBIAS_2_OFF;
  1775. break;
  1776. case MIC_BIAS_3:
  1777. micb_reg = WCD938X_ANA_MICB3;
  1778. break;
  1779. case MIC_BIAS_4:
  1780. micb_reg = WCD938X_ANA_MICB4;
  1781. break;
  1782. default:
  1783. dev_err(component->dev, "%s: Invalid micbias number: %d\n",
  1784. __func__, micb_num);
  1785. return -EINVAL;
  1786. };
  1787. mutex_lock(&wcd938x->micb_lock);
  1788. switch (req) {
  1789. case MICB_PULLUP_ENABLE:
  1790. if (!wcd938x->dev_up) {
  1791. dev_dbg(component->dev, "%s: enable req %d wcd device down\n",
  1792. __func__, req);
  1793. ret = -ENODEV;
  1794. goto done;
  1795. }
  1796. wcd938x->pullup_ref[micb_index]++;
  1797. if ((wcd938x->pullup_ref[micb_index] == 1) &&
  1798. (wcd938x->micb_ref[micb_index] == 0))
  1799. snd_soc_component_update_bits(component, micb_reg,
  1800. 0xC0, 0x80);
  1801. break;
  1802. case MICB_PULLUP_DISABLE:
  1803. if (wcd938x->pullup_ref[micb_index] > 0)
  1804. wcd938x->pullup_ref[micb_index]--;
  1805. if (!wcd938x->dev_up) {
  1806. dev_dbg(component->dev, "%s: enable req %d wcd device down\n",
  1807. __func__, req);
  1808. ret = -ENODEV;
  1809. goto done;
  1810. }
  1811. if ((wcd938x->pullup_ref[micb_index] == 0) &&
  1812. (wcd938x->micb_ref[micb_index] == 0))
  1813. snd_soc_component_update_bits(component, micb_reg,
  1814. 0xC0, 0x00);
  1815. break;
  1816. case MICB_ENABLE:
  1817. if (!wcd938x->dev_up) {
  1818. dev_dbg(component->dev, "%s: enable req %d wcd device down\n",
  1819. __func__, req);
  1820. ret = -ENODEV;
  1821. goto done;
  1822. }
  1823. wcd938x->micb_ref[micb_index]++;
  1824. if (wcd938x->micb_ref[micb_index] == 1) {
  1825. snd_soc_component_update_bits(component,
  1826. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0xF0, 0xF0);
  1827. snd_soc_component_update_bits(component,
  1828. WCD938X_DIGITAL_CDC_ANA_CLK_CTL, 0x10, 0x10);
  1829. snd_soc_component_update_bits(component,
  1830. WCD938X_DIGITAL_CDC_ANA_TX_CLK_CTL, 0x01, 0x01);
  1831. snd_soc_component_update_bits(component,
  1832. WCD938X_MICB1_TEST_CTL_2, 0x01, 0x01);
  1833. snd_soc_component_update_bits(component,
  1834. WCD938X_MICB2_TEST_CTL_2, 0x01, 0x01);
  1835. snd_soc_component_update_bits(component,
  1836. WCD938X_MICB3_TEST_CTL_2, 0x01, 0x01);
  1837. snd_soc_component_update_bits(component,
  1838. WCD938X_MICB4_TEST_CTL_2, 0x01, 0x01);
  1839. snd_soc_component_update_bits(component,
  1840. micb_reg, 0xC0, 0x40);
  1841. if (post_on_event)
  1842. blocking_notifier_call_chain(
  1843. &wcd938x->mbhc->notifier,
  1844. post_on_event,
  1845. &wcd938x->mbhc->wcd_mbhc);
  1846. }
  1847. if (is_dapm && post_dapm_on && wcd938x->mbhc)
  1848. blocking_notifier_call_chain(&wcd938x->mbhc->notifier,
  1849. post_dapm_on,
  1850. &wcd938x->mbhc->wcd_mbhc);
  1851. break;
  1852. case MICB_DISABLE:
  1853. if (wcd938x->micb_ref[micb_index] > 0)
  1854. wcd938x->micb_ref[micb_index]--;
  1855. if (!wcd938x->dev_up) {
  1856. dev_dbg(component->dev, "%s: enable req %d wcd device down\n",
  1857. __func__, req);
  1858. ret = -ENODEV;
  1859. goto done;
  1860. }
  1861. if ((wcd938x->micb_ref[micb_index] == 0) &&
  1862. (wcd938x->pullup_ref[micb_index] > 0))
  1863. snd_soc_component_update_bits(component, micb_reg,
  1864. 0xC0, 0x80);
  1865. else if ((wcd938x->micb_ref[micb_index] == 0) &&
  1866. (wcd938x->pullup_ref[micb_index] == 0)) {
  1867. if (pre_off_event && wcd938x->mbhc)
  1868. blocking_notifier_call_chain(
  1869. &wcd938x->mbhc->notifier,
  1870. pre_off_event,
  1871. &wcd938x->mbhc->wcd_mbhc);
  1872. snd_soc_component_update_bits(component, micb_reg,
  1873. 0xC0, 0x00);
  1874. if (post_off_event && wcd938x->mbhc)
  1875. blocking_notifier_call_chain(
  1876. &wcd938x->mbhc->notifier,
  1877. post_off_event,
  1878. &wcd938x->mbhc->wcd_mbhc);
  1879. }
  1880. if (is_dapm && post_dapm_off && wcd938x->mbhc)
  1881. blocking_notifier_call_chain(&wcd938x->mbhc->notifier,
  1882. post_dapm_off,
  1883. &wcd938x->mbhc->wcd_mbhc);
  1884. break;
  1885. };
  1886. dev_dbg(component->dev,
  1887. "%s: micb_num:%d, micb_ref: %d, pullup_ref: %d\n",
  1888. __func__, micb_num, wcd938x->micb_ref[micb_index],
  1889. wcd938x->pullup_ref[micb_index]);
  1890. done:
  1891. mutex_unlock(&wcd938x->micb_lock);
  1892. return ret;
  1893. }
  1894. EXPORT_SYMBOL(wcd938x_micbias_control);
  1895. static int wcd938x_get_logical_addr(struct swr_device *swr_dev)
  1896. {
  1897. int ret = 0;
  1898. uint8_t devnum = 0;
  1899. int num_retry = NUM_ATTEMPTS;
  1900. do {
  1901. /* retry after 1ms */
  1902. usleep_range(1000, 1010);
  1903. ret = swr_get_logical_dev_num(swr_dev, swr_dev->addr, &devnum);
  1904. } while (ret && --num_retry);
  1905. if (ret)
  1906. dev_err(&swr_dev->dev,
  1907. "%s get devnum %d for dev addr %llx failed\n",
  1908. __func__, devnum, swr_dev->addr);
  1909. swr_dev->dev_num = devnum;
  1910. return 0;
  1911. }
  1912. static bool get_usbc_hs_status(struct snd_soc_component *component,
  1913. struct wcd_mbhc_config *mbhc_cfg)
  1914. {
  1915. if (mbhc_cfg->enable_usbc_analog) {
  1916. if (!(snd_soc_component_read(component, WCD938X_ANA_MBHC_MECH)
  1917. & 0x20))
  1918. return true;
  1919. }
  1920. return false;
  1921. }
  1922. int wcd938x_swr_dmic_register_notifier(struct snd_soc_component *component,
  1923. struct notifier_block *nblock,
  1924. bool enable)
  1925. {
  1926. struct wcd938x_priv *wcd938x_priv;
  1927. if(NULL == component) {
  1928. pr_err("%s: wcd938x component is NULL\n", __func__);
  1929. return -EINVAL;
  1930. }
  1931. wcd938x_priv = snd_soc_component_get_drvdata(component);
  1932. wcd938x_priv->notify_swr_dmic = enable;
  1933. if (enable)
  1934. return blocking_notifier_chain_register(&wcd938x_priv->notifier,
  1935. nblock);
  1936. else
  1937. return blocking_notifier_chain_unregister(
  1938. &wcd938x_priv->notifier, nblock);
  1939. }
  1940. EXPORT_SYMBOL(wcd938x_swr_dmic_register_notifier);
  1941. static int wcd938x_event_notify(struct notifier_block *block,
  1942. unsigned long val,
  1943. void *data)
  1944. {
  1945. u16 event = (val & 0xffff);
  1946. int ret = 0;
  1947. struct wcd938x_priv *wcd938x = dev_get_drvdata((struct device *)data);
  1948. struct snd_soc_component *component = wcd938x->component;
  1949. struct wcd_mbhc *mbhc;
  1950. switch (event) {
  1951. case BOLERO_SLV_EVT_TX_CH_HOLD_CLEAR:
  1952. if (test_bit(WCD_ADC1, &wcd938x->status_mask)) {
  1953. snd_soc_component_update_bits(component,
  1954. WCD938X_ANA_TX_CH2, 0x40, 0x00);
  1955. set_bit(WCD_ADC1_MODE, &wcd938x->status_mask);
  1956. clear_bit(WCD_ADC1, &wcd938x->status_mask);
  1957. }
  1958. if (test_bit(WCD_ADC2, &wcd938x->status_mask)) {
  1959. snd_soc_component_update_bits(component,
  1960. WCD938X_ANA_TX_CH2, 0x20, 0x00);
  1961. set_bit(WCD_ADC2_MODE, &wcd938x->status_mask);
  1962. clear_bit(WCD_ADC2, &wcd938x->status_mask);
  1963. }
  1964. if (test_bit(WCD_ADC3, &wcd938x->status_mask)) {
  1965. snd_soc_component_update_bits(component,
  1966. WCD938X_ANA_TX_CH4, 0x40, 0x00);
  1967. set_bit(WCD_ADC3_MODE, &wcd938x->status_mask);
  1968. clear_bit(WCD_ADC3, &wcd938x->status_mask);
  1969. }
  1970. if (test_bit(WCD_ADC4, &wcd938x->status_mask)) {
  1971. snd_soc_component_update_bits(component,
  1972. WCD938X_ANA_TX_CH4, 0x20, 0x00);
  1973. set_bit(WCD_ADC4_MODE, &wcd938x->status_mask);
  1974. clear_bit(WCD_ADC4, &wcd938x->status_mask);
  1975. }
  1976. break;
  1977. case BOLERO_SLV_EVT_PA_OFF_PRE_SSR:
  1978. snd_soc_component_update_bits(component, WCD938X_ANA_HPH,
  1979. 0xC0, 0x00);
  1980. snd_soc_component_update_bits(component, WCD938X_ANA_EAR,
  1981. 0x80, 0x00);
  1982. snd_soc_component_update_bits(component, WCD938X_AUX_AUXPA,
  1983. 0x80, 0x00);
  1984. break;
  1985. case BOLERO_SLV_EVT_SSR_DOWN:
  1986. wcd938x->dev_up = false;
  1987. if(wcd938x->notify_swr_dmic)
  1988. blocking_notifier_call_chain(&wcd938x->notifier,
  1989. WCD938X_EVT_SSR_DOWN,
  1990. NULL);
  1991. wcd938x->mbhc->wcd_mbhc.deinit_in_progress = true;
  1992. mbhc = &wcd938x->mbhc->wcd_mbhc;
  1993. wcd938x->usbc_hs_status = get_usbc_hs_status(component,
  1994. mbhc->mbhc_cfg);
  1995. wcd938x_mbhc_ssr_down(wcd938x->mbhc, component);
  1996. wcd938x_reset_low(wcd938x->dev);
  1997. break;
  1998. case BOLERO_SLV_EVT_SSR_UP:
  1999. wcd938x_reset(wcd938x->dev);
  2000. /* allow reset to take effect */
  2001. usleep_range(10000, 10010);
  2002. wcd938x_get_logical_addr(wcd938x->tx_swr_dev);
  2003. wcd938x_get_logical_addr(wcd938x->rx_swr_dev);
  2004. wcd938x_init_reg(component);
  2005. regcache_mark_dirty(wcd938x->regmap);
  2006. regcache_sync(wcd938x->regmap);
  2007. /* Initialize MBHC module */
  2008. mbhc = &wcd938x->mbhc->wcd_mbhc;
  2009. ret = wcd938x_mbhc_post_ssr_init(wcd938x->mbhc, component);
  2010. if (ret) {
  2011. dev_err(component->dev, "%s: mbhc initialization failed\n",
  2012. __func__);
  2013. } else {
  2014. wcd938x_mbhc_hs_detect(component, mbhc->mbhc_cfg);
  2015. }
  2016. wcd938x->mbhc->wcd_mbhc.deinit_in_progress = false;
  2017. wcd938x->dev_up = true;
  2018. if(wcd938x->notify_swr_dmic)
  2019. blocking_notifier_call_chain(&wcd938x->notifier,
  2020. WCD938X_EVT_SSR_UP,
  2021. NULL);
  2022. if (wcd938x->usbc_hs_status)
  2023. mdelay(500);
  2024. break;
  2025. case BOLERO_SLV_EVT_CLK_NOTIFY:
  2026. snd_soc_component_update_bits(component,
  2027. WCD938X_DIGITAL_TOP_CLK_CFG, 0x06,
  2028. ((val >> 0x10) << 0x01));
  2029. break;
  2030. default:
  2031. dev_dbg(component->dev, "%s: invalid event %d\n", __func__, event);
  2032. break;
  2033. }
  2034. return 0;
  2035. }
  2036. static int __wcd938x_codec_enable_micbias(struct snd_soc_dapm_widget *w,
  2037. int event)
  2038. {
  2039. struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
  2040. int micb_num;
  2041. dev_dbg(component->dev, "%s: wname: %s, event: %d\n",
  2042. __func__, w->name, event);
  2043. if (strnstr(w->name, "MIC BIAS1", sizeof("MIC BIAS1")))
  2044. micb_num = MIC_BIAS_1;
  2045. else if (strnstr(w->name, "MIC BIAS2", sizeof("MIC BIAS2")))
  2046. micb_num = MIC_BIAS_2;
  2047. else if (strnstr(w->name, "MIC BIAS3", sizeof("MIC BIAS3")))
  2048. micb_num = MIC_BIAS_3;
  2049. else if (strnstr(w->name, "MIC BIAS4", sizeof("MIC BIAS4")))
  2050. micb_num = MIC_BIAS_4;
  2051. else
  2052. return -EINVAL;
  2053. switch (event) {
  2054. case SND_SOC_DAPM_PRE_PMU:
  2055. wcd938x_micbias_control(component, micb_num,
  2056. MICB_ENABLE, true);
  2057. break;
  2058. case SND_SOC_DAPM_POST_PMU:
  2059. /* 1 msec delay as per HW requirement */
  2060. usleep_range(1000, 1100);
  2061. break;
  2062. case SND_SOC_DAPM_POST_PMD:
  2063. wcd938x_micbias_control(component, micb_num,
  2064. MICB_DISABLE, true);
  2065. break;
  2066. };
  2067. return 0;
  2068. }
  2069. static int wcd938x_codec_enable_micbias(struct snd_soc_dapm_widget *w,
  2070. struct snd_kcontrol *kcontrol,
  2071. int event)
  2072. {
  2073. return __wcd938x_codec_enable_micbias(w, event);
  2074. }
  2075. static int __wcd938x_codec_enable_micbias_pullup(struct snd_soc_dapm_widget *w,
  2076. int event)
  2077. {
  2078. struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
  2079. int micb_num;
  2080. dev_dbg(component->dev, "%s: wname: %s, event: %d\n",
  2081. __func__, w->name, event);
  2082. if (strnstr(w->name, "VA MIC BIAS1", sizeof("VA MIC BIAS1")))
  2083. micb_num = MIC_BIAS_1;
  2084. else if (strnstr(w->name, "VA MIC BIAS2", sizeof("VA MIC BIAS2")))
  2085. micb_num = MIC_BIAS_2;
  2086. else if (strnstr(w->name, "VA MIC BIAS3", sizeof("VA MIC BIAS3")))
  2087. micb_num = MIC_BIAS_3;
  2088. else if (strnstr(w->name, "VA MIC BIAS4", sizeof("VA MIC BIAS4")))
  2089. micb_num = MIC_BIAS_4;
  2090. else
  2091. return -EINVAL;
  2092. switch (event) {
  2093. case SND_SOC_DAPM_PRE_PMU:
  2094. wcd938x_micbias_control(component, micb_num,
  2095. MICB_PULLUP_ENABLE, true);
  2096. break;
  2097. case SND_SOC_DAPM_POST_PMU:
  2098. /* 1 msec delay as per HW requirement */
  2099. usleep_range(1000, 1100);
  2100. break;
  2101. case SND_SOC_DAPM_POST_PMD:
  2102. wcd938x_micbias_control(component, micb_num,
  2103. MICB_PULLUP_DISABLE, true);
  2104. break;
  2105. };
  2106. return 0;
  2107. }
  2108. static int wcd938x_codec_enable_micbias_pullup(struct snd_soc_dapm_widget *w,
  2109. struct snd_kcontrol *kcontrol,
  2110. int event)
  2111. {
  2112. return __wcd938x_codec_enable_micbias_pullup(w, event);
  2113. }
  2114. static int wcd938x_wakeup(void *handle, bool enable)
  2115. {
  2116. struct wcd938x_priv *priv;
  2117. int ret = 0;
  2118. if (!handle) {
  2119. pr_err("%s: NULL handle\n", __func__);
  2120. return -EINVAL;
  2121. }
  2122. priv = (struct wcd938x_priv *)handle;
  2123. if (!priv->tx_swr_dev) {
  2124. pr_err("%s: tx swr dev is NULL\n", __func__);
  2125. return -EINVAL;
  2126. }
  2127. mutex_lock(&priv->wakeup_lock);
  2128. if (enable)
  2129. ret = swr_device_wakeup_vote(priv->tx_swr_dev);
  2130. else
  2131. ret = swr_device_wakeup_unvote(priv->tx_swr_dev);
  2132. mutex_unlock(&priv->wakeup_lock);
  2133. return ret;
  2134. }
  2135. static int wcd938x_codec_force_enable_micbias(struct snd_soc_dapm_widget *w,
  2136. struct snd_kcontrol *kcontrol,
  2137. int event)
  2138. {
  2139. int ret = 0;
  2140. struct snd_soc_component *component =
  2141. snd_soc_dapm_to_component(w->dapm);
  2142. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  2143. switch (event) {
  2144. case SND_SOC_DAPM_PRE_PMU:
  2145. wcd938x_wakeup(wcd938x, true);
  2146. ret = __wcd938x_codec_enable_micbias(w, SND_SOC_DAPM_PRE_PMU);
  2147. wcd938x_wakeup(wcd938x, false);
  2148. break;
  2149. case SND_SOC_DAPM_POST_PMD:
  2150. wcd938x_wakeup(wcd938x, true);
  2151. ret = __wcd938x_codec_enable_micbias(w, SND_SOC_DAPM_POST_PMD);
  2152. wcd938x_wakeup(wcd938x, false);
  2153. break;
  2154. }
  2155. return ret;
  2156. }
  2157. static int wcd938x_enable_micbias(struct wcd938x_priv *wcd938x,
  2158. int micb_num, int req)
  2159. {
  2160. int micb_index = micb_num - 1;
  2161. u16 micb_reg;
  2162. if (NULL == wcd938x) {
  2163. pr_err("%s: wcd938x private data is NULL\n", __func__);
  2164. return -EINVAL;
  2165. }
  2166. switch (micb_num) {
  2167. case MIC_BIAS_1:
  2168. micb_reg = WCD938X_ANA_MICB1;
  2169. break;
  2170. case MIC_BIAS_2:
  2171. micb_reg = WCD938X_ANA_MICB2;
  2172. break;
  2173. case MIC_BIAS_3:
  2174. micb_reg = WCD938X_ANA_MICB3;
  2175. break;
  2176. case MIC_BIAS_4:
  2177. micb_reg = WCD938X_ANA_MICB4;
  2178. break;
  2179. default:
  2180. pr_err("%s: Invalid micbias number: %d\n", __func__, micb_num);
  2181. return -EINVAL;
  2182. };
  2183. pr_debug("%s: req: %d micb_num: %d micb_ref: %d pullup_ref: %d\n",
  2184. __func__, req, micb_num, wcd938x->micb_ref[micb_index],
  2185. wcd938x->pullup_ref[micb_index]);
  2186. mutex_lock(&wcd938x->micb_lock);
  2187. switch (req) {
  2188. case MICB_ENABLE:
  2189. wcd938x->micb_ref[micb_index]++;
  2190. if (wcd938x->micb_ref[micb_index] == 1) {
  2191. regmap_update_bits(wcd938x->regmap,
  2192. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0xE0, 0xE0);
  2193. regmap_update_bits(wcd938x->regmap,
  2194. WCD938X_DIGITAL_CDC_ANA_CLK_CTL, 0x10, 0x10);
  2195. regmap_update_bits(wcd938x->regmap,
  2196. WCD938X_DIGITAL_CDC_ANA_TX_CLK_CTL, 0x01, 0x01);
  2197. regmap_update_bits(wcd938x->regmap,
  2198. WCD938X_MICB1_TEST_CTL_2, 0x01, 0x01);
  2199. regmap_update_bits(wcd938x->regmap,
  2200. WCD938X_MICB2_TEST_CTL_2, 0x01, 0x01);
  2201. regmap_update_bits(wcd938x->regmap,
  2202. WCD938X_MICB3_TEST_CTL_2, 0x01, 0x01);
  2203. regmap_update_bits(wcd938x->regmap,
  2204. WCD938X_MICB4_TEST_CTL_2, 0x01, 0x01);
  2205. regmap_update_bits(wcd938x->regmap,
  2206. micb_reg, 0xC0, 0x40);
  2207. regmap_update_bits(wcd938x->regmap, micb_reg, 0x3F, 0x10);
  2208. }
  2209. break;
  2210. case MICB_PULLUP_ENABLE:
  2211. wcd938x->pullup_ref[micb_index]++;
  2212. if ((wcd938x->pullup_ref[micb_index] == 1) &&
  2213. (wcd938x->micb_ref[micb_index] == 0))
  2214. regmap_update_bits(wcd938x->regmap, micb_reg,
  2215. 0xC0, 0x80);
  2216. break;
  2217. case MICB_PULLUP_DISABLE:
  2218. if (wcd938x->pullup_ref[micb_index] > 0)
  2219. wcd938x->pullup_ref[micb_index]--;
  2220. if ((wcd938x->pullup_ref[micb_index] == 0) &&
  2221. (wcd938x->micb_ref[micb_index] == 0))
  2222. regmap_update_bits(wcd938x->regmap, micb_reg,
  2223. 0xC0, 0x00);
  2224. break;
  2225. case MICB_DISABLE:
  2226. if (wcd938x->micb_ref[micb_index] > 0)
  2227. wcd938x->micb_ref[micb_index]--;
  2228. if ((wcd938x->micb_ref[micb_index] == 0) &&
  2229. (wcd938x->pullup_ref[micb_index] > 0))
  2230. regmap_update_bits(wcd938x->regmap, micb_reg,
  2231. 0xC0, 0x80);
  2232. else if ((wcd938x->micb_ref[micb_index] == 0) &&
  2233. (wcd938x->pullup_ref[micb_index] == 0))
  2234. regmap_update_bits(wcd938x->regmap, micb_reg,
  2235. 0xC0, 0x00);
  2236. break;
  2237. };
  2238. mutex_unlock(&wcd938x->micb_lock);
  2239. return 0;
  2240. }
  2241. int wcd938x_codec_force_enable_micbias_v2(struct snd_soc_component *component,
  2242. int event, int micb_num)
  2243. {
  2244. struct wcd938x_priv *wcd938x_priv = NULL;
  2245. int ret = 0;
  2246. int micb_index = micb_num - 1;
  2247. if(NULL == component) {
  2248. pr_err("%s: wcd938x component is NULL\n", __func__);
  2249. return -EINVAL;
  2250. }
  2251. if(event != SND_SOC_DAPM_PRE_PMU && event != SND_SOC_DAPM_POST_PMD) {
  2252. pr_err("%s: invalid event: %d\n", __func__, event);
  2253. return -EINVAL;
  2254. }
  2255. if(micb_num < MIC_BIAS_1 || micb_num > MIC_BIAS_4) {
  2256. pr_err("%s: invalid mic bias num: %d\n", __func__, micb_num);
  2257. return -EINVAL;
  2258. }
  2259. wcd938x_priv = snd_soc_component_get_drvdata(component);
  2260. if (!wcd938x_priv->dev_up) {
  2261. if ((wcd938x_priv->pullup_ref[micb_index] > 0) &&
  2262. (event == SND_SOC_DAPM_POST_PMD)) {
  2263. wcd938x_priv->pullup_ref[micb_index]--;
  2264. ret = -ENODEV;
  2265. goto done;
  2266. }
  2267. }
  2268. switch (event) {
  2269. case SND_SOC_DAPM_PRE_PMU:
  2270. wcd938x_wakeup(wcd938x_priv, true);
  2271. wcd938x_enable_micbias(wcd938x_priv, micb_num, MICB_PULLUP_ENABLE);
  2272. wcd938x_wakeup(wcd938x_priv, false);
  2273. break;
  2274. case SND_SOC_DAPM_POST_PMD:
  2275. wcd938x_wakeup(wcd938x_priv, true);
  2276. wcd938x_enable_micbias(wcd938x_priv, micb_num, MICB_PULLUP_DISABLE);
  2277. wcd938x_wakeup(wcd938x_priv, false);
  2278. break;
  2279. }
  2280. done:
  2281. return ret;
  2282. }
  2283. EXPORT_SYMBOL(wcd938x_codec_force_enable_micbias_v2);
  2284. static inline int wcd938x_tx_path_get(const char *wname,
  2285. unsigned int *path_num)
  2286. {
  2287. int ret = 0;
  2288. char *widget_name = NULL;
  2289. char *w_name = NULL;
  2290. char *path_num_char = NULL;
  2291. char *path_name = NULL;
  2292. widget_name = kstrndup(wname, 9, GFP_KERNEL);
  2293. if (!widget_name)
  2294. return -EINVAL;
  2295. w_name = widget_name;
  2296. path_name = strsep(&widget_name, " ");
  2297. if (!path_name) {
  2298. pr_err("%s: Invalid widget name = %s\n",
  2299. __func__, widget_name);
  2300. ret = -EINVAL;
  2301. goto err;
  2302. }
  2303. path_num_char = strpbrk(path_name, "0123");
  2304. if (!path_num_char) {
  2305. pr_err("%s: tx path index not found\n",
  2306. __func__);
  2307. ret = -EINVAL;
  2308. goto err;
  2309. }
  2310. ret = kstrtouint(path_num_char, 10, path_num);
  2311. if (ret < 0)
  2312. pr_err("%s: Invalid tx path = %s\n",
  2313. __func__, w_name);
  2314. err:
  2315. kfree(w_name);
  2316. return ret;
  2317. }
  2318. static int wcd938x_tx_mode_get(struct snd_kcontrol *kcontrol,
  2319. struct snd_ctl_elem_value *ucontrol)
  2320. {
  2321. struct snd_soc_component *component =
  2322. snd_soc_kcontrol_component(kcontrol);
  2323. struct wcd938x_priv *wcd938x = NULL;
  2324. int ret = 0;
  2325. unsigned int path = 0;
  2326. if (!component)
  2327. return -EINVAL;
  2328. wcd938x = snd_soc_component_get_drvdata(component);
  2329. if (!wcd938x)
  2330. return -EINVAL;
  2331. ret = wcd938x_tx_path_get(kcontrol->id.name, &path);
  2332. if (ret < 0)
  2333. return ret;
  2334. ucontrol->value.integer.value[0] = wcd938x->tx_mode[path];
  2335. return 0;
  2336. }
  2337. static int wcd938x_tx_mode_put(struct snd_kcontrol *kcontrol,
  2338. struct snd_ctl_elem_value *ucontrol)
  2339. {
  2340. struct snd_soc_component *component =
  2341. snd_soc_kcontrol_component(kcontrol);
  2342. struct wcd938x_priv *wcd938x = NULL;
  2343. u32 mode_val;
  2344. unsigned int path = 0;
  2345. int ret = 0;
  2346. if (!component)
  2347. return -EINVAL;
  2348. wcd938x = snd_soc_component_get_drvdata(component);
  2349. if (!wcd938x)
  2350. return -EINVAL;
  2351. ret = wcd938x_tx_path_get(kcontrol->id.name, &path);
  2352. if (ret)
  2353. return ret;
  2354. mode_val = ucontrol->value.enumerated.item[0];
  2355. dev_dbg(component->dev, "%s: mode: %d\n", __func__, mode_val);
  2356. wcd938x->tx_mode[path] = mode_val;
  2357. return 0;
  2358. }
  2359. static int wcd938x_rx_hph_mode_get(struct snd_kcontrol *kcontrol,
  2360. struct snd_ctl_elem_value *ucontrol)
  2361. {
  2362. struct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol);
  2363. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  2364. ucontrol->value.integer.value[0] = wcd938x->hph_mode;
  2365. return 0;
  2366. }
  2367. static int wcd938x_rx_hph_mode_put(struct snd_kcontrol *kcontrol,
  2368. struct snd_ctl_elem_value *ucontrol)
  2369. {
  2370. struct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol);
  2371. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  2372. u32 mode_val;
  2373. mode_val = ucontrol->value.enumerated.item[0];
  2374. dev_dbg(component->dev, "%s: mode: %d\n", __func__, mode_val);
  2375. if (wcd938x->variant == WCD9380) {
  2376. if (mode_val == CLS_H_HIFI || mode_val == CLS_AB_HIFI) {
  2377. dev_info(component->dev,
  2378. "%s:Invalid HPH Mode, default to CLS_H_ULP\n",
  2379. __func__);
  2380. mode_val = CLS_H_ULP;
  2381. }
  2382. }
  2383. if (mode_val == CLS_H_NORMAL) {
  2384. dev_info(component->dev,
  2385. "%s:Invalid HPH Mode, default to class_AB\n",
  2386. __func__);
  2387. mode_val = CLS_H_ULP;
  2388. }
  2389. wcd938x->hph_mode = mode_val;
  2390. return 0;
  2391. }
  2392. static int wcd938x_ear_pa_gain_get(struct snd_kcontrol *kcontrol,
  2393. struct snd_ctl_elem_value *ucontrol)
  2394. {
  2395. u8 ear_pa_gain = 0;
  2396. struct snd_soc_component *component =
  2397. snd_soc_kcontrol_component(kcontrol);
  2398. ear_pa_gain = snd_soc_component_read(component,
  2399. WCD938X_ANA_EAR_COMPANDER_CTL);
  2400. ear_pa_gain = (ear_pa_gain & 0x7C) >> 2;
  2401. ucontrol->value.integer.value[0] = ear_pa_gain;
  2402. dev_dbg(component->dev, "%s: ear_pa_gain = 0x%x\n", __func__,
  2403. ear_pa_gain);
  2404. return 0;
  2405. }
  2406. static int wcd938x_ear_pa_gain_put(struct snd_kcontrol *kcontrol,
  2407. struct snd_ctl_elem_value *ucontrol)
  2408. {
  2409. u8 ear_pa_gain = 0;
  2410. struct snd_soc_component *component =
  2411. snd_soc_kcontrol_component(kcontrol);
  2412. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  2413. dev_dbg(component->dev, "%s: ucontrol->value.integer.value[0] = %ld\n",
  2414. __func__, ucontrol->value.integer.value[0]);
  2415. ear_pa_gain = ucontrol->value.integer.value[0] << 2;
  2416. if (!wcd938x->comp1_enable) {
  2417. snd_soc_component_update_bits(component,
  2418. WCD938X_ANA_EAR_COMPANDER_CTL,
  2419. 0x7C, ear_pa_gain);
  2420. }
  2421. return 0;
  2422. }
  2423. static int wcd938x_get_compander(struct snd_kcontrol *kcontrol,
  2424. struct snd_ctl_elem_value *ucontrol)
  2425. {
  2426. struct snd_soc_component *component =
  2427. snd_soc_kcontrol_component(kcontrol);
  2428. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  2429. bool hphr;
  2430. struct soc_multi_mixer_control *mc;
  2431. mc = (struct soc_multi_mixer_control *)(kcontrol->private_value);
  2432. hphr = mc->shift;
  2433. ucontrol->value.integer.value[0] = hphr ? wcd938x->comp2_enable :
  2434. wcd938x->comp1_enable;
  2435. return 0;
  2436. }
  2437. static int wcd938x_set_compander(struct snd_kcontrol *kcontrol,
  2438. struct snd_ctl_elem_value *ucontrol)
  2439. {
  2440. struct snd_soc_component *component =
  2441. snd_soc_kcontrol_component(kcontrol);
  2442. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  2443. int value = ucontrol->value.integer.value[0];
  2444. bool hphr;
  2445. struct soc_multi_mixer_control *mc;
  2446. mc = (struct soc_multi_mixer_control *)(kcontrol->private_value);
  2447. hphr = mc->shift;
  2448. if (hphr)
  2449. wcd938x->comp2_enable = value;
  2450. else
  2451. wcd938x->comp1_enable = value;
  2452. return 0;
  2453. }
  2454. static int wcd938x_codec_enable_vdd_buck(struct snd_soc_dapm_widget *w,
  2455. struct snd_kcontrol *kcontrol,
  2456. int event)
  2457. {
  2458. struct snd_soc_component *component =
  2459. snd_soc_dapm_to_component(w->dapm);
  2460. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  2461. struct wcd938x_pdata *pdata = NULL;
  2462. int ret = 0;
  2463. pdata = dev_get_platdata(wcd938x->dev);
  2464. if (!pdata) {
  2465. dev_err(component->dev, "%s: pdata is NULL\n", __func__);
  2466. return -EINVAL;
  2467. }
  2468. if (!msm_cdc_is_ondemand_supply(wcd938x->dev,
  2469. wcd938x->supplies,
  2470. pdata->regulator,
  2471. pdata->num_supplies,
  2472. "cdc-vdd-buck"))
  2473. return 0;
  2474. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  2475. w->name, event);
  2476. switch (event) {
  2477. case SND_SOC_DAPM_PRE_PMU:
  2478. if (test_bit(ALLOW_BUCK_DISABLE, &wcd938x->status_mask)) {
  2479. dev_dbg(component->dev,
  2480. "%s: buck already in enabled state\n",
  2481. __func__);
  2482. clear_bit(ALLOW_BUCK_DISABLE, &wcd938x->status_mask);
  2483. return 0;
  2484. }
  2485. ret = msm_cdc_enable_ondemand_supply(wcd938x->dev,
  2486. wcd938x->supplies,
  2487. pdata->regulator,
  2488. pdata->num_supplies,
  2489. "cdc-vdd-buck");
  2490. if (ret == -EINVAL) {
  2491. dev_err(component->dev, "%s: vdd buck is not enabled\n",
  2492. __func__);
  2493. return ret;
  2494. }
  2495. clear_bit(ALLOW_BUCK_DISABLE, &wcd938x->status_mask);
  2496. /*
  2497. * 200us sleep is required after LDO is enabled as per
  2498. * HW requirement
  2499. */
  2500. usleep_range(200, 250);
  2501. break;
  2502. case SND_SOC_DAPM_POST_PMD:
  2503. set_bit(ALLOW_BUCK_DISABLE, &wcd938x->status_mask);
  2504. break;
  2505. }
  2506. return 0;
  2507. }
  2508. static int wcd938x_ldoh_get(struct snd_kcontrol *kcontrol,
  2509. struct snd_ctl_elem_value *ucontrol)
  2510. {
  2511. struct snd_soc_component *component =
  2512. snd_soc_kcontrol_component(kcontrol);
  2513. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  2514. ucontrol->value.integer.value[0] = wcd938x->ldoh;
  2515. return 0;
  2516. }
  2517. static int wcd938x_ldoh_put(struct snd_kcontrol *kcontrol,
  2518. struct snd_ctl_elem_value *ucontrol)
  2519. {
  2520. struct snd_soc_component *component =
  2521. snd_soc_kcontrol_component(kcontrol);
  2522. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  2523. wcd938x->ldoh = ucontrol->value.integer.value[0];
  2524. return 0;
  2525. }
  2526. const char * const tx_master_ch_text[] = {
  2527. "ZERO", "SWRM_TX1_CH1", "SWRM_TX1_CH2", "SWRM_TX1_CH3", "SWRM_TX1_CH4",
  2528. "SWRM_TX2_CH1", "SWRM_TX2_CH2", "SWRM_TX2_CH3", "SWRM_TX2_CH4",
  2529. "SWRM_TX3_CH1", "SWRM_TX3_CH2", "SWRM_TX3_CH3", "SWRM_TX3_CH4",
  2530. "SWRM_PCM_IN",
  2531. };
  2532. const struct soc_enum tx_master_ch_enum =
  2533. SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(tx_master_ch_text),
  2534. tx_master_ch_text);
  2535. static void wcd938x_tx_get_slave_ch_type_idx(const char *wname, int *ch_idx)
  2536. {
  2537. u8 ch_type = 0;
  2538. if (strnstr(wname, "ADC1", sizeof("ADC1")))
  2539. ch_type = ADC1;
  2540. else if (strnstr(wname, "ADC2", sizeof("ADC2")))
  2541. ch_type = ADC2;
  2542. else if (strnstr(wname, "ADC3", sizeof("ADC3")))
  2543. ch_type = ADC3;
  2544. else if (strnstr(wname, "ADC4", sizeof("ADC4")))
  2545. ch_type = ADC4;
  2546. else if (strnstr(wname, "DMIC0", sizeof("DMIC0")))
  2547. ch_type = DMIC0;
  2548. else if (strnstr(wname, "DMIC1", sizeof("DMIC1")))
  2549. ch_type = DMIC1;
  2550. else if (strnstr(wname, "MBHC", sizeof("MBHC")))
  2551. ch_type = MBHC;
  2552. else if (strnstr(wname, "DMIC2", sizeof("DMIC2")))
  2553. ch_type = DMIC2;
  2554. else if (strnstr(wname, "DMIC3", sizeof("DMIC3")))
  2555. ch_type = DMIC3;
  2556. else if (strnstr(wname, "DMIC4", sizeof("DMIC4")))
  2557. ch_type = DMIC4;
  2558. else if (strnstr(wname, "DMIC5", sizeof("DMIC5")))
  2559. ch_type = DMIC5;
  2560. else if (strnstr(wname, "DMIC6", sizeof("DMIC6")))
  2561. ch_type = DMIC6;
  2562. else if (strnstr(wname, "DMIC7", sizeof("DMIC7")))
  2563. ch_type = DMIC7;
  2564. else
  2565. pr_err("%s: port name: %s is not listed\n", __func__, wname);
  2566. if (ch_type)
  2567. *ch_idx = wcd938x_slave_get_slave_ch_val(ch_type);
  2568. else
  2569. *ch_idx = -EINVAL;
  2570. }
  2571. static int wcd938x_tx_master_ch_get(struct snd_kcontrol *kcontrol,
  2572. struct snd_ctl_elem_value *ucontrol)
  2573. {
  2574. struct snd_soc_component *component =
  2575. snd_soc_kcontrol_component(kcontrol);
  2576. struct wcd938x_priv *wcd938x = NULL;
  2577. int slave_ch_idx = -EINVAL;
  2578. if (component == NULL)
  2579. return -EINVAL;
  2580. wcd938x = snd_soc_component_get_drvdata(component);
  2581. if (wcd938x == NULL)
  2582. return -EINVAL;
  2583. wcd938x_tx_get_slave_ch_type_idx(kcontrol->id.name, &slave_ch_idx);
  2584. if (slave_ch_idx < 0 || slave_ch_idx >= WCD938X_MAX_SLAVE_CH_TYPES)
  2585. return -EINVAL;
  2586. ucontrol->value.integer.value[0] = wcd938x_slave_get_master_ch_val(
  2587. wcd938x->tx_master_ch_map[slave_ch_idx]);
  2588. return 0;
  2589. }
  2590. static int wcd938x_tx_master_ch_put(struct snd_kcontrol *kcontrol,
  2591. struct snd_ctl_elem_value *ucontrol)
  2592. {
  2593. struct snd_soc_component *component =
  2594. snd_soc_kcontrol_component(kcontrol);
  2595. struct wcd938x_priv *wcd938x = NULL;
  2596. int slave_ch_idx = -EINVAL;
  2597. if (component == NULL)
  2598. return -EINVAL;
  2599. wcd938x = snd_soc_component_get_drvdata(component);
  2600. if (wcd938x == NULL)
  2601. return -EINVAL;
  2602. wcd938x_tx_get_slave_ch_type_idx(kcontrol->id.name, &slave_ch_idx);
  2603. if (slave_ch_idx < 0 || slave_ch_idx >= WCD938X_MAX_SLAVE_CH_TYPES)
  2604. return -EINVAL;
  2605. dev_dbg(component->dev, "%s: slave_ch_idx: %d", __func__, slave_ch_idx);
  2606. dev_dbg(component->dev, "%s: ucontrol->value.enumerated.item[0] = %ld\n",
  2607. __func__, ucontrol->value.enumerated.item[0]);
  2608. wcd938x->tx_master_ch_map[slave_ch_idx] = wcd938x_slave_get_master_ch(
  2609. ucontrol->value.enumerated.item[0]);
  2610. return 0;
  2611. }
  2612. static int wcd938x_bcs_get(struct snd_kcontrol *kcontrol,
  2613. struct snd_ctl_elem_value *ucontrol)
  2614. {
  2615. struct snd_soc_component *component =
  2616. snd_soc_kcontrol_component(kcontrol);
  2617. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  2618. ucontrol->value.integer.value[0] = wcd938x->bcs_dis;
  2619. return 0;
  2620. }
  2621. static int wcd938x_bcs_put(struct snd_kcontrol *kcontrol,
  2622. struct snd_ctl_elem_value *ucontrol)
  2623. {
  2624. struct snd_soc_component *component =
  2625. snd_soc_kcontrol_component(kcontrol);
  2626. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  2627. wcd938x->bcs_dis = ucontrol->value.integer.value[0];
  2628. return 0;
  2629. }
  2630. static const char * const tx_mode_mux_text_wcd9380[] = {
  2631. "ADC_INVALID", "ADC_HIFI", "ADC_LO_HIF", "ADC_NORMAL", "ADC_LP",
  2632. };
  2633. static const struct soc_enum tx_mode_mux_enum_wcd9380 =
  2634. SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(tx_mode_mux_text_wcd9380),
  2635. tx_mode_mux_text_wcd9380);
  2636. static const char * const tx_mode_mux_text[] = {
  2637. "ADC_INVALID", "ADC_HIFI", "ADC_LO_HIF", "ADC_NORMAL", "ADC_LP",
  2638. "ADC_ULP1", "ADC_ULP2",
  2639. };
  2640. static const struct soc_enum tx_mode_mux_enum =
  2641. SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(tx_mode_mux_text),
  2642. tx_mode_mux_text);
  2643. static const char * const rx_hph_mode_mux_text_wcd9380[] = {
  2644. "CLS_H_INVALID", "CLS_H_INVALID_1", "CLS_H_LP", "CLS_AB",
  2645. "CLS_H_LOHIFI", "CLS_H_ULP", "CLS_H_INVALID_2", "CLS_AB_LP",
  2646. "CLS_AB_LOHIFI",
  2647. };
  2648. static const char * const wcd938x_ear_pa_gain_text[] = {
  2649. "G_6_DB", "G_4P5_DB", "G_3_DB", "G_1P5_DB", "G_0_DB",
  2650. "G_M1P5_DB", "G_M3_DB", "G_M4P5_DB",
  2651. "G_M6_DB", "G_7P5_DB", "G_M9_DB",
  2652. "G_M10P5_DB", "G_M12_DB", "G_M13P5_DB",
  2653. "G_M15_DB", "G_M16P5_DB", "G_M18_DB",
  2654. };
  2655. static const struct soc_enum rx_hph_mode_mux_enum_wcd9380 =
  2656. SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(rx_hph_mode_mux_text_wcd9380),
  2657. rx_hph_mode_mux_text_wcd9380);
  2658. static SOC_ENUM_SINGLE_EXT_DECL(wcd938x_ear_pa_gain_enum,
  2659. wcd938x_ear_pa_gain_text);
  2660. static const char * const rx_hph_mode_mux_text[] = {
  2661. "CLS_H_INVALID", "CLS_H_HIFI", "CLS_H_LP", "CLS_AB", "CLS_H_LOHIFI",
  2662. "CLS_H_ULP", "CLS_AB_HIFI", "CLS_AB_LP", "CLS_AB_LOHIFI",
  2663. };
  2664. static const struct soc_enum rx_hph_mode_mux_enum =
  2665. SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(rx_hph_mode_mux_text),
  2666. rx_hph_mode_mux_text);
  2667. static const struct snd_kcontrol_new wcd9380_snd_controls[] = {
  2668. SOC_ENUM_EXT("EAR PA GAIN", wcd938x_ear_pa_gain_enum,
  2669. wcd938x_ear_pa_gain_get, wcd938x_ear_pa_gain_put),
  2670. SOC_ENUM_EXT("RX HPH Mode", rx_hph_mode_mux_enum_wcd9380,
  2671. wcd938x_rx_hph_mode_get, wcd938x_rx_hph_mode_put),
  2672. SOC_ENUM_EXT("TX0 MODE", tx_mode_mux_enum_wcd9380,
  2673. wcd938x_tx_mode_get, wcd938x_tx_mode_put),
  2674. SOC_ENUM_EXT("TX1 MODE", tx_mode_mux_enum_wcd9380,
  2675. wcd938x_tx_mode_get, wcd938x_tx_mode_put),
  2676. SOC_ENUM_EXT("TX2 MODE", tx_mode_mux_enum_wcd9380,
  2677. wcd938x_tx_mode_get, wcd938x_tx_mode_put),
  2678. SOC_ENUM_EXT("TX3 MODE", tx_mode_mux_enum_wcd9380,
  2679. wcd938x_tx_mode_get, wcd938x_tx_mode_put),
  2680. };
  2681. static const struct snd_kcontrol_new wcd9385_snd_controls[] = {
  2682. SOC_ENUM_EXT("RX HPH Mode", rx_hph_mode_mux_enum,
  2683. wcd938x_rx_hph_mode_get, wcd938x_rx_hph_mode_put),
  2684. SOC_ENUM_EXT("TX0 MODE", tx_mode_mux_enum,
  2685. wcd938x_tx_mode_get, wcd938x_tx_mode_put),
  2686. SOC_ENUM_EXT("TX1 MODE", tx_mode_mux_enum,
  2687. wcd938x_tx_mode_get, wcd938x_tx_mode_put),
  2688. SOC_ENUM_EXT("TX2 MODE", tx_mode_mux_enum,
  2689. wcd938x_tx_mode_get, wcd938x_tx_mode_put),
  2690. SOC_ENUM_EXT("TX3 MODE", tx_mode_mux_enum,
  2691. wcd938x_tx_mode_get, wcd938x_tx_mode_put),
  2692. };
  2693. static const struct snd_kcontrol_new wcd938x_snd_controls[] = {
  2694. SOC_SINGLE_EXT("HPHL_COMP Switch", SND_SOC_NOPM, 0, 1, 0,
  2695. wcd938x_get_compander, wcd938x_set_compander),
  2696. SOC_SINGLE_EXT("HPHR_COMP Switch", SND_SOC_NOPM, 1, 1, 0,
  2697. wcd938x_get_compander, wcd938x_set_compander),
  2698. SOC_SINGLE_EXT("LDOH Enable", SND_SOC_NOPM, 0, 1, 0,
  2699. wcd938x_ldoh_get, wcd938x_ldoh_put),
  2700. SOC_SINGLE_EXT("ADC2_BCS Disable", SND_SOC_NOPM, 0, 1, 0,
  2701. wcd938x_bcs_get, wcd938x_bcs_put),
  2702. SOC_SINGLE_TLV("HPHL Volume", WCD938X_HPH_L_EN, 0, 20, 1, line_gain),
  2703. SOC_SINGLE_TLV("HPHR Volume", WCD938X_HPH_R_EN, 0, 20, 1, line_gain),
  2704. SOC_SINGLE_TLV("ADC1 Volume", WCD938X_ANA_TX_CH1, 0, 20, 0,
  2705. analog_gain),
  2706. SOC_SINGLE_TLV("ADC2 Volume", WCD938X_ANA_TX_CH2, 0, 20, 0,
  2707. analog_gain),
  2708. SOC_SINGLE_TLV("ADC3 Volume", WCD938X_ANA_TX_CH3, 0, 20, 0,
  2709. analog_gain),
  2710. SOC_SINGLE_TLV("ADC4 Volume", WCD938X_ANA_TX_CH4, 0, 20, 0,
  2711. analog_gain),
  2712. SOC_ENUM_EXT("ADC1 ChMap", tx_master_ch_enum,
  2713. wcd938x_tx_master_ch_get, wcd938x_tx_master_ch_put),
  2714. SOC_ENUM_EXT("ADC2 ChMap", tx_master_ch_enum,
  2715. wcd938x_tx_master_ch_get, wcd938x_tx_master_ch_put),
  2716. SOC_ENUM_EXT("ADC3 ChMap", tx_master_ch_enum,
  2717. wcd938x_tx_master_ch_get, wcd938x_tx_master_ch_put),
  2718. SOC_ENUM_EXT("ADC4 ChMap", tx_master_ch_enum,
  2719. wcd938x_tx_master_ch_get, wcd938x_tx_master_ch_put),
  2720. SOC_ENUM_EXT("DMIC0 ChMap", tx_master_ch_enum,
  2721. wcd938x_tx_master_ch_get, wcd938x_tx_master_ch_put),
  2722. SOC_ENUM_EXT("DMIC1 ChMap", tx_master_ch_enum,
  2723. wcd938x_tx_master_ch_get, wcd938x_tx_master_ch_put),
  2724. SOC_ENUM_EXT("MBHC ChMap", tx_master_ch_enum,
  2725. wcd938x_tx_master_ch_get, wcd938x_tx_master_ch_put),
  2726. SOC_ENUM_EXT("DMIC2 ChMap", tx_master_ch_enum,
  2727. wcd938x_tx_master_ch_get, wcd938x_tx_master_ch_put),
  2728. SOC_ENUM_EXT("DMIC3 ChMap", tx_master_ch_enum,
  2729. wcd938x_tx_master_ch_get, wcd938x_tx_master_ch_put),
  2730. SOC_ENUM_EXT("DMIC4 ChMap", tx_master_ch_enum,
  2731. wcd938x_tx_master_ch_get, wcd938x_tx_master_ch_put),
  2732. SOC_ENUM_EXT("DMIC5 ChMap", tx_master_ch_enum,
  2733. wcd938x_tx_master_ch_get, wcd938x_tx_master_ch_put),
  2734. SOC_ENUM_EXT("DMIC6 ChMap", tx_master_ch_enum,
  2735. wcd938x_tx_master_ch_get, wcd938x_tx_master_ch_put),
  2736. SOC_ENUM_EXT("DMIC7 ChMap", tx_master_ch_enum,
  2737. wcd938x_tx_master_ch_get, wcd938x_tx_master_ch_put),
  2738. };
  2739. static const struct snd_kcontrol_new adc1_switch[] = {
  2740. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2741. };
  2742. static const struct snd_kcontrol_new adc2_switch[] = {
  2743. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2744. };
  2745. static const struct snd_kcontrol_new adc3_switch[] = {
  2746. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2747. };
  2748. static const struct snd_kcontrol_new adc4_switch[] = {
  2749. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2750. };
  2751. static const struct snd_kcontrol_new amic1_switch[] = {
  2752. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2753. };
  2754. static const struct snd_kcontrol_new amic2_switch[] = {
  2755. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2756. };
  2757. static const struct snd_kcontrol_new amic3_switch[] = {
  2758. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2759. };
  2760. static const struct snd_kcontrol_new amic4_switch[] = {
  2761. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2762. };
  2763. static const struct snd_kcontrol_new amic5_switch[] = {
  2764. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2765. };
  2766. static const struct snd_kcontrol_new amic6_switch[] = {
  2767. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2768. };
  2769. static const struct snd_kcontrol_new amic7_switch[] = {
  2770. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2771. };
  2772. static const struct snd_kcontrol_new va_amic1_switch[] = {
  2773. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2774. };
  2775. static const struct snd_kcontrol_new va_amic2_switch[] = {
  2776. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2777. };
  2778. static const struct snd_kcontrol_new va_amic3_switch[] = {
  2779. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2780. };
  2781. static const struct snd_kcontrol_new va_amic4_switch[] = {
  2782. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2783. };
  2784. static const struct snd_kcontrol_new va_amic5_switch[] = {
  2785. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2786. };
  2787. static const struct snd_kcontrol_new va_amic6_switch[] = {
  2788. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2789. };
  2790. static const struct snd_kcontrol_new va_amic7_switch[] = {
  2791. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2792. };
  2793. static const struct snd_kcontrol_new dmic1_switch[] = {
  2794. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2795. };
  2796. static const struct snd_kcontrol_new dmic2_switch[] = {
  2797. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2798. };
  2799. static const struct snd_kcontrol_new dmic3_switch[] = {
  2800. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2801. };
  2802. static const struct snd_kcontrol_new dmic4_switch[] = {
  2803. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2804. };
  2805. static const struct snd_kcontrol_new dmic5_switch[] = {
  2806. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2807. };
  2808. static const struct snd_kcontrol_new dmic6_switch[] = {
  2809. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2810. };
  2811. static const struct snd_kcontrol_new dmic7_switch[] = {
  2812. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2813. };
  2814. static const struct snd_kcontrol_new dmic8_switch[] = {
  2815. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2816. };
  2817. static const struct snd_kcontrol_new ear_rdac_switch[] = {
  2818. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2819. };
  2820. static const struct snd_kcontrol_new aux_rdac_switch[] = {
  2821. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2822. };
  2823. static const struct snd_kcontrol_new hphl_rdac_switch[] = {
  2824. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2825. };
  2826. static const struct snd_kcontrol_new hphr_rdac_switch[] = {
  2827. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2828. };
  2829. static const char * const adc2_mux_text[] = {
  2830. "INP2", "INP3"
  2831. };
  2832. static const struct soc_enum adc2_enum =
  2833. SOC_ENUM_SINGLE(WCD938X_TX_NEW_AMIC_MUX_CFG, 7,
  2834. ARRAY_SIZE(adc2_mux_text), adc2_mux_text);
  2835. static const struct snd_kcontrol_new tx_adc2_mux =
  2836. SOC_DAPM_ENUM("ADC2 MUX Mux", adc2_enum);
  2837. static const char * const adc3_mux_text[] = {
  2838. "INP4", "INP6"
  2839. };
  2840. static const struct soc_enum adc3_enum =
  2841. SOC_ENUM_SINGLE(WCD938X_TX_NEW_AMIC_MUX_CFG, 6,
  2842. ARRAY_SIZE(adc3_mux_text), adc3_mux_text);
  2843. static const struct snd_kcontrol_new tx_adc3_mux =
  2844. SOC_DAPM_ENUM("ADC3 MUX Mux", adc3_enum);
  2845. static const char * const adc4_mux_text[] = {
  2846. "INP5", "INP7"
  2847. };
  2848. static const struct soc_enum adc4_enum =
  2849. SOC_ENUM_SINGLE(WCD938X_TX_NEW_AMIC_MUX_CFG, 5,
  2850. ARRAY_SIZE(adc4_mux_text), adc4_mux_text);
  2851. static const struct snd_kcontrol_new tx_adc4_mux =
  2852. SOC_DAPM_ENUM("ADC4 MUX Mux", adc4_enum);
  2853. static const char * const rdac3_mux_text[] = {
  2854. "RX1", "RX3"
  2855. };
  2856. static const char * const hdr12_mux_text[] = {
  2857. "NO_HDR12", "HDR12"
  2858. };
  2859. static const struct soc_enum hdr12_enum =
  2860. SOC_ENUM_SINGLE(WCD938X_TX_NEW_AMIC_MUX_CFG, 4,
  2861. ARRAY_SIZE(hdr12_mux_text), hdr12_mux_text);
  2862. static const struct snd_kcontrol_new tx_hdr12_mux =
  2863. SOC_DAPM_ENUM("HDR12 MUX Mux", hdr12_enum);
  2864. static const char * const hdr34_mux_text[] = {
  2865. "NO_HDR34", "HDR34"
  2866. };
  2867. static const struct soc_enum hdr34_enum =
  2868. SOC_ENUM_SINGLE(WCD938X_TX_NEW_AMIC_MUX_CFG, 3,
  2869. ARRAY_SIZE(hdr34_mux_text), hdr34_mux_text);
  2870. static const struct snd_kcontrol_new tx_hdr34_mux =
  2871. SOC_DAPM_ENUM("HDR34 MUX Mux", hdr34_enum);
  2872. static const struct soc_enum rdac3_enum =
  2873. SOC_ENUM_SINGLE(WCD938X_DIGITAL_CDC_EAR_PATH_CTL, 0,
  2874. ARRAY_SIZE(rdac3_mux_text), rdac3_mux_text);
  2875. static const struct snd_kcontrol_new rx_rdac3_mux =
  2876. SOC_DAPM_ENUM("RDAC3_MUX Mux", rdac3_enum);
  2877. static const struct snd_soc_dapm_widget wcd938x_dapm_widgets[] = {
  2878. /*input widgets*/
  2879. SND_SOC_DAPM_INPUT("AMIC1"),
  2880. SND_SOC_DAPM_INPUT("AMIC2"),
  2881. SND_SOC_DAPM_INPUT("AMIC3"),
  2882. SND_SOC_DAPM_INPUT("AMIC4"),
  2883. SND_SOC_DAPM_INPUT("AMIC5"),
  2884. SND_SOC_DAPM_INPUT("AMIC6"),
  2885. SND_SOC_DAPM_INPUT("AMIC7"),
  2886. SND_SOC_DAPM_INPUT("VA AMIC1"),
  2887. SND_SOC_DAPM_INPUT("VA AMIC2"),
  2888. SND_SOC_DAPM_INPUT("VA AMIC3"),
  2889. SND_SOC_DAPM_INPUT("VA AMIC4"),
  2890. SND_SOC_DAPM_INPUT("VA AMIC5"),
  2891. SND_SOC_DAPM_INPUT("VA AMIC6"),
  2892. SND_SOC_DAPM_INPUT("VA AMIC7"),
  2893. SND_SOC_DAPM_INPUT("IN1_HPHL"),
  2894. SND_SOC_DAPM_INPUT("IN2_HPHR"),
  2895. SND_SOC_DAPM_INPUT("IN3_AUX"),
  2896. /*
  2897. * These dummy widgets are null connected to WCD938x dapm input and
  2898. * output widgets which are not actual path endpoints. This ensures
  2899. * dapm doesnt set these dapm input and output widgets as endpoints.
  2900. */
  2901. SND_SOC_DAPM_INPUT("WCD_TX_DUMMY"),
  2902. SND_SOC_DAPM_OUTPUT("WCD_RX_DUMMY"),
  2903. /*tx widgets*/
  2904. SND_SOC_DAPM_ADC_E("ADC1", NULL, SND_SOC_NOPM, 0, 0,
  2905. wcd938x_codec_enable_adc,
  2906. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2907. SND_SOC_DAPM_ADC_E("ADC2", NULL, SND_SOC_NOPM, 1, 0,
  2908. wcd938x_codec_enable_adc,
  2909. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2910. SND_SOC_DAPM_ADC_E("ADC3", NULL, SND_SOC_NOPM, 2, 0,
  2911. wcd938x_codec_enable_adc,
  2912. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2913. SND_SOC_DAPM_ADC_E("ADC4", NULL, SND_SOC_NOPM, 3, 0,
  2914. wcd938x_codec_enable_adc,
  2915. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2916. SND_SOC_DAPM_ADC_E("DMIC1", NULL, SND_SOC_NOPM, 0, 0,
  2917. wcd938x_codec_enable_dmic,
  2918. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2919. SND_SOC_DAPM_ADC_E("DMIC2", NULL, SND_SOC_NOPM, 1, 0,
  2920. wcd938x_codec_enable_dmic,
  2921. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2922. SND_SOC_DAPM_ADC_E("DMIC3", NULL, SND_SOC_NOPM, 2, 0,
  2923. wcd938x_codec_enable_dmic,
  2924. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2925. SND_SOC_DAPM_ADC_E("DMIC4", NULL, SND_SOC_NOPM, 3, 0,
  2926. wcd938x_codec_enable_dmic,
  2927. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2928. SND_SOC_DAPM_ADC_E("DMIC5", NULL, SND_SOC_NOPM, 4, 0,
  2929. wcd938x_codec_enable_dmic,
  2930. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2931. SND_SOC_DAPM_ADC_E("DMIC6", NULL, SND_SOC_NOPM, 5, 0,
  2932. wcd938x_codec_enable_dmic,
  2933. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2934. SND_SOC_DAPM_ADC_E("DMIC7", NULL, SND_SOC_NOPM, 6, 0,
  2935. wcd938x_codec_enable_dmic,
  2936. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2937. SND_SOC_DAPM_ADC_E("DMIC8", NULL, SND_SOC_NOPM, 7, 0,
  2938. wcd938x_codec_enable_dmic,
  2939. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2940. SND_SOC_DAPM_MIXER_E("ADC1 REQ", SND_SOC_NOPM, 0, 0,
  2941. NULL, 0, wcd938x_enable_req,
  2942. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2943. SND_SOC_DAPM_MIXER_E("ADC2 REQ", SND_SOC_NOPM, 1, 0,
  2944. NULL, 0, wcd938x_enable_req,
  2945. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2946. SND_SOC_DAPM_MIXER_E("ADC3 REQ", SND_SOC_NOPM, 2, 0,
  2947. NULL, 0, wcd938x_enable_req,
  2948. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2949. SND_SOC_DAPM_MIXER_E("ADC4 REQ", SND_SOC_NOPM, 3, 0,
  2950. NULL, 0, wcd938x_enable_req,
  2951. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2952. SND_SOC_DAPM_MIXER_E("AMIC1_MIXER", SND_SOC_NOPM, 0, 0,
  2953. amic1_switch, ARRAY_SIZE(amic1_switch), NULL,
  2954. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2955. SND_SOC_DAPM_MIXER_E("AMIC2_MIXER", SND_SOC_NOPM, 0, 0,
  2956. amic2_switch, ARRAY_SIZE(amic2_switch), NULL,
  2957. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2958. SND_SOC_DAPM_MIXER_E("AMIC3_MIXER", SND_SOC_NOPM, 0, 0,
  2959. amic3_switch, ARRAY_SIZE(amic3_switch), NULL,
  2960. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2961. SND_SOC_DAPM_MIXER_E("AMIC4_MIXER", SND_SOC_NOPM, 0, 0,
  2962. amic4_switch, ARRAY_SIZE(amic4_switch), NULL,
  2963. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2964. SND_SOC_DAPM_MIXER_E("AMIC5_MIXER", SND_SOC_NOPM, 0, 0,
  2965. amic5_switch, ARRAY_SIZE(amic5_switch), NULL,
  2966. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2967. SND_SOC_DAPM_MIXER_E("AMIC6_MIXER", SND_SOC_NOPM, 0, 0,
  2968. amic6_switch, ARRAY_SIZE(amic6_switch), NULL,
  2969. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2970. SND_SOC_DAPM_MIXER_E("AMIC7_MIXER", SND_SOC_NOPM, 0, 0,
  2971. amic7_switch, ARRAY_SIZE(amic7_switch), NULL,
  2972. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2973. SND_SOC_DAPM_MIXER_E("VA_AMIC1_MIXER", SND_SOC_NOPM, 0, 0,
  2974. va_amic1_switch, ARRAY_SIZE(va_amic1_switch), NULL,
  2975. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2976. SND_SOC_DAPM_MIXER_E("VA_AMIC2_MIXER", SND_SOC_NOPM, 0, 0,
  2977. va_amic2_switch, ARRAY_SIZE(va_amic2_switch), NULL,
  2978. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2979. SND_SOC_DAPM_MIXER_E("VA_AMIC3_MIXER", SND_SOC_NOPM, 0, 0,
  2980. va_amic3_switch, ARRAY_SIZE(va_amic3_switch), NULL,
  2981. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2982. SND_SOC_DAPM_MIXER_E("VA_AMIC4_MIXER", SND_SOC_NOPM, 0, 0,
  2983. va_amic4_switch, ARRAY_SIZE(va_amic4_switch), NULL,
  2984. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2985. SND_SOC_DAPM_MIXER_E("VA_AMIC5_MIXER", SND_SOC_NOPM, 0, 0,
  2986. va_amic5_switch, ARRAY_SIZE(va_amic5_switch), NULL,
  2987. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2988. SND_SOC_DAPM_MIXER_E("VA_AMIC6_MIXER", SND_SOC_NOPM, 0, 0,
  2989. va_amic6_switch, ARRAY_SIZE(va_amic6_switch), NULL,
  2990. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2991. SND_SOC_DAPM_MIXER_E("VA_AMIC7_MIXER", SND_SOC_NOPM, 0, 0,
  2992. va_amic7_switch, ARRAY_SIZE(va_amic7_switch), NULL,
  2993. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2994. SND_SOC_DAPM_MUX("ADC2 MUX", SND_SOC_NOPM, 0, 0,
  2995. &tx_adc2_mux),
  2996. SND_SOC_DAPM_MUX("ADC3 MUX", SND_SOC_NOPM, 0, 0,
  2997. &tx_adc3_mux),
  2998. SND_SOC_DAPM_MUX("ADC4 MUX", SND_SOC_NOPM, 0, 0,
  2999. &tx_adc4_mux),
  3000. SND_SOC_DAPM_MUX("HDR12 MUX", SND_SOC_NOPM, 0, 0,
  3001. &tx_hdr12_mux),
  3002. SND_SOC_DAPM_MUX("HDR34 MUX", SND_SOC_NOPM, 0, 0,
  3003. &tx_hdr34_mux),
  3004. /*tx mixers*/
  3005. SND_SOC_DAPM_MIXER_E("ADC1_MIXER", SND_SOC_NOPM, ADC1, 0,
  3006. adc1_switch, ARRAY_SIZE(adc1_switch),
  3007. wcd938x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  3008. SND_SOC_DAPM_POST_PMD),
  3009. SND_SOC_DAPM_MIXER_E("ADC2_MIXER", SND_SOC_NOPM, ADC2, 0,
  3010. adc2_switch, ARRAY_SIZE(adc2_switch),
  3011. wcd938x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  3012. SND_SOC_DAPM_POST_PMD),
  3013. SND_SOC_DAPM_MIXER_E("ADC3_MIXER", SND_SOC_NOPM, ADC3, 0, adc3_switch,
  3014. ARRAY_SIZE(adc3_switch), wcd938x_tx_swr_ctrl,
  3015. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3016. SND_SOC_DAPM_MIXER_E("ADC4_MIXER", SND_SOC_NOPM, ADC4, 0, adc4_switch,
  3017. ARRAY_SIZE(adc4_switch), wcd938x_tx_swr_ctrl,
  3018. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3019. SND_SOC_DAPM_MIXER_E("DMIC1_MIXER", SND_SOC_NOPM, DMIC1,
  3020. 0, dmic1_switch, ARRAY_SIZE(dmic1_switch),
  3021. wcd938x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  3022. SND_SOC_DAPM_POST_PMD),
  3023. SND_SOC_DAPM_MIXER_E("DMIC2_MIXER", SND_SOC_NOPM, DMIC2,
  3024. 0, dmic2_switch, ARRAY_SIZE(dmic2_switch),
  3025. wcd938x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  3026. SND_SOC_DAPM_POST_PMD),
  3027. SND_SOC_DAPM_MIXER_E("DMIC3_MIXER", SND_SOC_NOPM, DMIC3,
  3028. 0, dmic3_switch, ARRAY_SIZE(dmic3_switch),
  3029. wcd938x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  3030. SND_SOC_DAPM_POST_PMD),
  3031. SND_SOC_DAPM_MIXER_E("DMIC4_MIXER", SND_SOC_NOPM, DMIC4,
  3032. 0, dmic4_switch, ARRAY_SIZE(dmic4_switch),
  3033. wcd938x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  3034. SND_SOC_DAPM_POST_PMD),
  3035. SND_SOC_DAPM_MIXER_E("DMIC5_MIXER", SND_SOC_NOPM, DMIC5,
  3036. 0, dmic5_switch, ARRAY_SIZE(dmic5_switch),
  3037. wcd938x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  3038. SND_SOC_DAPM_POST_PMD),
  3039. SND_SOC_DAPM_MIXER_E("DMIC6_MIXER", SND_SOC_NOPM, DMIC6,
  3040. 0, dmic6_switch, ARRAY_SIZE(dmic6_switch),
  3041. wcd938x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  3042. SND_SOC_DAPM_POST_PMD),
  3043. SND_SOC_DAPM_MIXER_E("DMIC7_MIXER", SND_SOC_NOPM, DMIC7,
  3044. 0, dmic7_switch, ARRAY_SIZE(dmic7_switch),
  3045. wcd938x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  3046. SND_SOC_DAPM_POST_PMD),
  3047. SND_SOC_DAPM_MIXER_E("DMIC8_MIXER", SND_SOC_NOPM, DMIC8,
  3048. 0, dmic8_switch, ARRAY_SIZE(dmic8_switch),
  3049. wcd938x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  3050. SND_SOC_DAPM_POST_PMD),
  3051. /* micbias widgets*/
  3052. SND_SOC_DAPM_SUPPLY("MIC BIAS1", SND_SOC_NOPM, 0, 0,
  3053. wcd938x_codec_enable_micbias,
  3054. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3055. SND_SOC_DAPM_POST_PMD),
  3056. SND_SOC_DAPM_SUPPLY("MIC BIAS2", SND_SOC_NOPM, 0, 0,
  3057. wcd938x_codec_enable_micbias,
  3058. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3059. SND_SOC_DAPM_POST_PMD),
  3060. SND_SOC_DAPM_SUPPLY("MIC BIAS3", SND_SOC_NOPM, 0, 0,
  3061. wcd938x_codec_enable_micbias,
  3062. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3063. SND_SOC_DAPM_POST_PMD),
  3064. SND_SOC_DAPM_SUPPLY("MIC BIAS4", SND_SOC_NOPM, 0, 0,
  3065. wcd938x_codec_enable_micbias,
  3066. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3067. SND_SOC_DAPM_POST_PMD),
  3068. SND_SOC_DAPM_SUPPLY(DAPM_MICBIAS1_STANDALONE, SND_SOC_NOPM, 0, 0,
  3069. wcd938x_codec_force_enable_micbias,
  3070. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3071. SND_SOC_DAPM_SUPPLY(DAPM_MICBIAS2_STANDALONE, SND_SOC_NOPM, 0, 0,
  3072. wcd938x_codec_force_enable_micbias,
  3073. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3074. SND_SOC_DAPM_SUPPLY(DAPM_MICBIAS3_STANDALONE, SND_SOC_NOPM, 0, 0,
  3075. wcd938x_codec_force_enable_micbias,
  3076. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3077. SND_SOC_DAPM_SUPPLY(DAPM_MICBIAS4_STANDALONE, SND_SOC_NOPM, 0, 0,
  3078. wcd938x_codec_force_enable_micbias,
  3079. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3080. SND_SOC_DAPM_SUPPLY("VDD_BUCK", SND_SOC_NOPM, 0, 0,
  3081. wcd938x_codec_enable_vdd_buck,
  3082. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3083. SND_SOC_DAPM_SUPPLY_S("CLS_H_PORT", 1, SND_SOC_NOPM, 0, 0,
  3084. wcd938x_enable_clsh,
  3085. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3086. /*rx widgets*/
  3087. SND_SOC_DAPM_PGA_E("EAR PGA", WCD938X_ANA_EAR, 7, 0, NULL, 0,
  3088. wcd938x_codec_enable_ear_pa,
  3089. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3090. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  3091. SND_SOC_DAPM_PGA_E("AUX PGA", WCD938X_AUX_AUXPA, 7, 0, NULL, 0,
  3092. wcd938x_codec_enable_aux_pa,
  3093. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3094. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  3095. SND_SOC_DAPM_PGA_E("HPHL PGA", WCD938X_ANA_HPH, 7, 0, NULL, 0,
  3096. wcd938x_codec_enable_hphl_pa,
  3097. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3098. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  3099. SND_SOC_DAPM_PGA_E("HPHR PGA", WCD938X_ANA_HPH, 6, 0, NULL, 0,
  3100. wcd938x_codec_enable_hphr_pa,
  3101. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3102. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  3103. SND_SOC_DAPM_DAC_E("RDAC1", NULL, SND_SOC_NOPM, 0, 0,
  3104. wcd938x_codec_hphl_dac_event,
  3105. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3106. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  3107. SND_SOC_DAPM_DAC_E("RDAC2", NULL, SND_SOC_NOPM, 0, 0,
  3108. wcd938x_codec_hphr_dac_event,
  3109. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3110. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  3111. SND_SOC_DAPM_DAC_E("RDAC3", NULL, SND_SOC_NOPM, 0, 0,
  3112. wcd938x_codec_ear_dac_event,
  3113. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3114. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  3115. SND_SOC_DAPM_DAC_E("RDAC4", NULL, SND_SOC_NOPM, 0, 0,
  3116. wcd938x_codec_aux_dac_event,
  3117. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3118. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  3119. SND_SOC_DAPM_MUX("RDAC3_MUX", SND_SOC_NOPM, 0, 0, &rx_rdac3_mux),
  3120. SND_SOC_DAPM_MIXER_E("RX1", SND_SOC_NOPM, 0, 0, NULL, 0,
  3121. wcd938x_enable_rx1, SND_SOC_DAPM_PRE_PMU |
  3122. SND_SOC_DAPM_POST_PMD),
  3123. SND_SOC_DAPM_MIXER_E("RX2", SND_SOC_NOPM, 0, 0, NULL, 0,
  3124. wcd938x_enable_rx2, SND_SOC_DAPM_PRE_PMU |
  3125. SND_SOC_DAPM_POST_PMD),
  3126. SND_SOC_DAPM_MIXER_E("RX3", SND_SOC_NOPM, 0, 0, NULL, 0,
  3127. wcd938x_enable_rx3, SND_SOC_DAPM_PRE_PMU |
  3128. SND_SOC_DAPM_POST_PMD),
  3129. /* rx mixer widgets*/
  3130. SND_SOC_DAPM_MIXER("EAR_RDAC", SND_SOC_NOPM, 0, 0,
  3131. ear_rdac_switch, ARRAY_SIZE(ear_rdac_switch)),
  3132. SND_SOC_DAPM_MIXER("AUX_RDAC", SND_SOC_NOPM, 0, 0,
  3133. aux_rdac_switch, ARRAY_SIZE(aux_rdac_switch)),
  3134. SND_SOC_DAPM_MIXER("HPHL_RDAC", SND_SOC_NOPM, 0, 0,
  3135. hphl_rdac_switch, ARRAY_SIZE(hphl_rdac_switch)),
  3136. SND_SOC_DAPM_MIXER("HPHR_RDAC", SND_SOC_NOPM, 0, 0,
  3137. hphr_rdac_switch, ARRAY_SIZE(hphr_rdac_switch)),
  3138. /*output widgets tx*/
  3139. SND_SOC_DAPM_OUTPUT("WCD_TX_OUTPUT"),
  3140. /*output widgets rx*/
  3141. SND_SOC_DAPM_OUTPUT("EAR"),
  3142. SND_SOC_DAPM_OUTPUT("AUX"),
  3143. SND_SOC_DAPM_OUTPUT("HPHL"),
  3144. SND_SOC_DAPM_OUTPUT("HPHR"),
  3145. /* micbias pull up widgets*/
  3146. SND_SOC_DAPM_SUPPLY("VA MIC BIAS1", SND_SOC_NOPM, 0, 0,
  3147. wcd938x_codec_enable_micbias_pullup,
  3148. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3149. SND_SOC_DAPM_POST_PMD),
  3150. SND_SOC_DAPM_SUPPLY("VA MIC BIAS2", SND_SOC_NOPM, 0, 0,
  3151. wcd938x_codec_enable_micbias_pullup,
  3152. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3153. SND_SOC_DAPM_POST_PMD),
  3154. SND_SOC_DAPM_SUPPLY("VA MIC BIAS3", SND_SOC_NOPM, 0, 0,
  3155. wcd938x_codec_enable_micbias_pullup,
  3156. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3157. SND_SOC_DAPM_POST_PMD),
  3158. SND_SOC_DAPM_SUPPLY("VA MIC BIAS4", SND_SOC_NOPM, 0, 0,
  3159. wcd938x_codec_enable_micbias_pullup,
  3160. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3161. SND_SOC_DAPM_POST_PMD),
  3162. };
  3163. static const struct snd_soc_dapm_route wcd938x_audio_map[] = {
  3164. {"WCD_TX_DUMMY", NULL, "WCD_TX_OUTPUT"},
  3165. {"WCD_TX_OUTPUT", NULL, "ADC1_MIXER"},
  3166. {"ADC1_MIXER", "Switch", "ADC1 REQ"},
  3167. {"ADC1 REQ", NULL, "ADC1"},
  3168. {"ADC1", NULL, "AMIC1_MIXER"},
  3169. {"AMIC1_MIXER", "Switch", "AMIC1"},
  3170. {"AMIC1_MIXER", NULL, "VA_AMIC1_MIXER"},
  3171. {"VA_AMIC1_MIXER", "Switch", "VA AMIC1"},
  3172. {"WCD_TX_OUTPUT", NULL, "ADC2_MIXER"},
  3173. {"ADC2_MIXER", "Switch", "ADC2 REQ"},
  3174. {"ADC2 REQ", NULL, "ADC2"},
  3175. {"ADC2", NULL, "HDR12 MUX"},
  3176. {"HDR12 MUX", "NO_HDR12", "ADC2 MUX"},
  3177. {"HDR12 MUX", "HDR12", "AMIC1_MIXER"},
  3178. {"ADC2 MUX", "INP3", "AMIC3_MIXER"},
  3179. {"AMIC3_MIXER", "Switch", "AMIC3"},
  3180. {"AMIC3_MIXER", NULL, "VA_AMIC3_MIXER"},
  3181. {"VA_AMIC3_MIXER", "Switch", "VA AMIC3"},
  3182. {"ADC2 MUX", "INP2", "AMIC2_MIXER"},
  3183. {"AMIC2_MIXER", "Switch", "AMIC2"},
  3184. {"AMIC2_MIXER", NULL, "VA_AMIC2_MIXER"},
  3185. {"VA_AMIC2_MIXER", "Switch", "VA AMIC2"},
  3186. {"WCD_TX_OUTPUT", NULL, "ADC3_MIXER"},
  3187. {"ADC3_MIXER", "Switch", "ADC3 REQ"},
  3188. {"ADC3 REQ", NULL, "ADC3"},
  3189. {"ADC3", NULL, "HDR34 MUX"},
  3190. {"HDR34 MUX", "NO_HDR34", "ADC3 MUX"},
  3191. {"HDR34 MUX", "HDR34", "AMIC5_MIXER"},
  3192. {"ADC3 MUX", "INP4", "AMIC4_MIXER"},
  3193. {"AMIC4_MIXER", "Switch", "AMIC4"},
  3194. {"AMIC4_MIXER", NULL, "VA_AMIC4_MIXER"},
  3195. {"VA_AMIC4_MIXER", "Switch", "VA AMIC4"},
  3196. {"ADC3 MUX", "INP6", "AMIC6_MIXER"},
  3197. {"AMIC6_MIXER", "Switch", "AMIC6"},
  3198. {"AMIC6_MIXER", NULL, "VA_AMIC6_MIXER"},
  3199. {"VA_AMIC6_MIXER", "Switch", "VA AMIC6"},
  3200. {"WCD_TX_OUTPUT", NULL, "ADC4_MIXER"},
  3201. {"ADC4_MIXER", "Switch", "ADC4 REQ"},
  3202. {"ADC4 REQ", NULL, "ADC4"},
  3203. {"ADC4", NULL, "ADC4 MUX"},
  3204. {"ADC4 MUX", "INP5", "AMIC5_MIXER"},
  3205. {"AMIC5_MIXER", "Switch", "AMIC5"},
  3206. {"AMIC5_MIXER", NULL, "VA_AMIC5_MIXER"},
  3207. {"VA_AMIC5_MIXER", "Switch", "VA AMIC5"},
  3208. {"ADC4 MUX", "INP7", "AMIC7_MIXER"},
  3209. {"AMIC7_MIXER", "Switch", "AMIC7"},
  3210. {"AMIC7_MIXER", NULL, "VA_AMIC7_MIXER"},
  3211. {"VA_AMIC7_MIXER", "Switch", "VA AMIC7"},
  3212. {"WCD_TX_OUTPUT", NULL, "DMIC1_MIXER"},
  3213. {"DMIC1_MIXER", "Switch", "DMIC1"},
  3214. {"WCD_TX_OUTPUT", NULL, "DMIC2_MIXER"},
  3215. {"DMIC2_MIXER", "Switch", "DMIC2"},
  3216. {"WCD_TX_OUTPUT", NULL, "DMIC3_MIXER"},
  3217. {"DMIC3_MIXER", "Switch", "DMIC3"},
  3218. {"WCD_TX_OUTPUT", NULL, "DMIC4_MIXER"},
  3219. {"DMIC4_MIXER", "Switch", "DMIC4"},
  3220. {"WCD_TX_OUTPUT", NULL, "DMIC5_MIXER"},
  3221. {"DMIC5_MIXER", "Switch", "DMIC5"},
  3222. {"WCD_TX_OUTPUT", NULL, "DMIC6_MIXER"},
  3223. {"DMIC6_MIXER", "Switch", "DMIC6"},
  3224. {"WCD_TX_OUTPUT", NULL, "DMIC7_MIXER"},
  3225. {"DMIC7_MIXER", "Switch", "DMIC7"},
  3226. {"WCD_TX_OUTPUT", NULL, "DMIC8_MIXER"},
  3227. {"DMIC8_MIXER", "Switch", "DMIC8"},
  3228. {"IN1_HPHL", NULL, "WCD_RX_DUMMY"},
  3229. {"IN1_HPHL", NULL, "VDD_BUCK"},
  3230. {"IN1_HPHL", NULL, "CLS_H_PORT"},
  3231. {"RX1", NULL, "IN1_HPHL"},
  3232. {"RDAC1", NULL, "RX1"},
  3233. {"HPHL_RDAC", "Switch", "RDAC1"},
  3234. {"HPHL PGA", NULL, "HPHL_RDAC"},
  3235. {"HPHL", NULL, "HPHL PGA"},
  3236. {"IN2_HPHR", NULL, "WCD_RX_DUMMY"},
  3237. {"IN2_HPHR", NULL, "VDD_BUCK"},
  3238. {"IN2_HPHR", NULL, "CLS_H_PORT"},
  3239. {"RX2", NULL, "IN2_HPHR"},
  3240. {"RDAC2", NULL, "RX2"},
  3241. {"HPHR_RDAC", "Switch", "RDAC2"},
  3242. {"HPHR PGA", NULL, "HPHR_RDAC"},
  3243. {"HPHR", NULL, "HPHR PGA"},
  3244. {"IN3_AUX", NULL, "WCD_RX_DUMMY"},
  3245. {"IN3_AUX", NULL, "VDD_BUCK"},
  3246. {"IN3_AUX", NULL, "CLS_H_PORT"},
  3247. {"RX3", NULL, "IN3_AUX"},
  3248. {"RDAC4", NULL, "RX3"},
  3249. {"AUX_RDAC", "Switch", "RDAC4"},
  3250. {"AUX PGA", NULL, "AUX_RDAC"},
  3251. {"AUX", NULL, "AUX PGA"},
  3252. {"RDAC3_MUX", "RX3", "RX3"},
  3253. {"RDAC3_MUX", "RX1", "RX1"},
  3254. {"RDAC3", NULL, "RDAC3_MUX"},
  3255. {"EAR_RDAC", "Switch", "RDAC3"},
  3256. {"EAR PGA", NULL, "EAR_RDAC"},
  3257. {"EAR", NULL, "EAR PGA"},
  3258. };
  3259. static ssize_t wcd938x_version_read(struct snd_info_entry *entry,
  3260. void *file_private_data,
  3261. struct file *file,
  3262. char __user *buf, size_t count,
  3263. loff_t pos)
  3264. {
  3265. struct wcd938x_priv *priv;
  3266. char buffer[WCD938X_VERSION_ENTRY_SIZE];
  3267. int len = 0;
  3268. priv = (struct wcd938x_priv *) entry->private_data;
  3269. if (!priv) {
  3270. pr_err("%s: wcd938x priv is null\n", __func__);
  3271. return -EINVAL;
  3272. }
  3273. switch (priv->version) {
  3274. case WCD938X_VERSION_1_0:
  3275. len = snprintf(buffer, sizeof(buffer), "WCD938X_1_0\n");
  3276. break;
  3277. default:
  3278. len = snprintf(buffer, sizeof(buffer), "VER_UNDEFINED\n");
  3279. }
  3280. return simple_read_from_buffer(buf, count, &pos, buffer, len);
  3281. }
  3282. static struct snd_info_entry_ops wcd938x_info_ops = {
  3283. .read = wcd938x_version_read,
  3284. };
  3285. static ssize_t wcd938x_variant_read(struct snd_info_entry *entry,
  3286. void *file_private_data,
  3287. struct file *file,
  3288. char __user *buf, size_t count,
  3289. loff_t pos)
  3290. {
  3291. struct wcd938x_priv *priv;
  3292. char buffer[WCD938X_VARIANT_ENTRY_SIZE];
  3293. int len = 0;
  3294. priv = (struct wcd938x_priv *) entry->private_data;
  3295. if (!priv) {
  3296. pr_err("%s: wcd938x priv is null\n", __func__);
  3297. return -EINVAL;
  3298. }
  3299. switch (priv->variant) {
  3300. case WCD9380:
  3301. len = snprintf(buffer, sizeof(buffer), "WCD9380\n");
  3302. break;
  3303. case WCD9385:
  3304. len = snprintf(buffer, sizeof(buffer), "WCD9385\n");
  3305. break;
  3306. default:
  3307. len = snprintf(buffer, sizeof(buffer), "VER_UNDEFINED\n");
  3308. }
  3309. return simple_read_from_buffer(buf, count, &pos, buffer, len);
  3310. }
  3311. static struct snd_info_entry_ops wcd938x_variant_ops = {
  3312. .read = wcd938x_variant_read,
  3313. };
  3314. /*
  3315. * wcd938x_get_codec_variant
  3316. * @component: component instance
  3317. *
  3318. * Return: codec variant or -EINVAL in error.
  3319. */
  3320. int wcd938x_get_codec_variant(struct snd_soc_component *component)
  3321. {
  3322. struct wcd938x_priv *priv = NULL;
  3323. if (!component)
  3324. return -EINVAL;
  3325. priv = snd_soc_component_get_drvdata(component);
  3326. if (!priv) {
  3327. dev_err(component->dev,
  3328. "%s:wcd938x not probed\n", __func__);
  3329. return 0;
  3330. }
  3331. return priv->variant;
  3332. }
  3333. EXPORT_SYMBOL(wcd938x_get_codec_variant);
  3334. /*
  3335. * wcd938x_info_create_codec_entry - creates wcd938x module
  3336. * @codec_root: The parent directory
  3337. * @component: component instance
  3338. *
  3339. * Creates wcd938x module, variant and version entry under the given
  3340. * parent directory.
  3341. *
  3342. * Return: 0 on success or negative error code on failure.
  3343. */
  3344. int wcd938x_info_create_codec_entry(struct snd_info_entry *codec_root,
  3345. struct snd_soc_component *component)
  3346. {
  3347. struct snd_info_entry *version_entry;
  3348. struct snd_info_entry *variant_entry;
  3349. struct wcd938x_priv *priv;
  3350. struct snd_soc_card *card;
  3351. if (!codec_root || !component)
  3352. return -EINVAL;
  3353. priv = snd_soc_component_get_drvdata(component);
  3354. if (priv->entry) {
  3355. dev_dbg(priv->dev,
  3356. "%s:wcd938x module already created\n", __func__);
  3357. return 0;
  3358. }
  3359. card = component->card;
  3360. priv->entry = snd_info_create_module_entry(codec_root->module,
  3361. "wcd938x", codec_root);
  3362. if (!priv->entry) {
  3363. dev_dbg(component->dev, "%s: failed to create wcd938x entry\n",
  3364. __func__);
  3365. return -ENOMEM;
  3366. }
  3367. priv->entry->mode = S_IFDIR | 0555;
  3368. if (snd_info_register(priv->entry) < 0) {
  3369. snd_info_free_entry(priv->entry);
  3370. return -ENOMEM;
  3371. }
  3372. version_entry = snd_info_create_card_entry(card->snd_card,
  3373. "version",
  3374. priv->entry);
  3375. if (!version_entry) {
  3376. dev_dbg(component->dev, "%s: failed to create wcd938x version entry\n",
  3377. __func__);
  3378. snd_info_free_entry(priv->entry);
  3379. return -ENOMEM;
  3380. }
  3381. version_entry->private_data = priv;
  3382. version_entry->size = WCD938X_VERSION_ENTRY_SIZE;
  3383. version_entry->content = SNDRV_INFO_CONTENT_DATA;
  3384. version_entry->c.ops = &wcd938x_info_ops;
  3385. if (snd_info_register(version_entry) < 0) {
  3386. snd_info_free_entry(version_entry);
  3387. snd_info_free_entry(priv->entry);
  3388. return -ENOMEM;
  3389. }
  3390. priv->version_entry = version_entry;
  3391. variant_entry = snd_info_create_card_entry(card->snd_card,
  3392. "variant",
  3393. priv->entry);
  3394. if (!variant_entry) {
  3395. dev_dbg(component->dev, "%s: failed to create wcd938x variant entry\n",
  3396. __func__);
  3397. snd_info_free_entry(version_entry);
  3398. snd_info_free_entry(priv->entry);
  3399. return -ENOMEM;
  3400. }
  3401. variant_entry->private_data = priv;
  3402. variant_entry->size = WCD938X_VARIANT_ENTRY_SIZE;
  3403. variant_entry->content = SNDRV_INFO_CONTENT_DATA;
  3404. variant_entry->c.ops = &wcd938x_variant_ops;
  3405. if (snd_info_register(variant_entry) < 0) {
  3406. snd_info_free_entry(variant_entry);
  3407. snd_info_free_entry(version_entry);
  3408. snd_info_free_entry(priv->entry);
  3409. return -ENOMEM;
  3410. }
  3411. priv->variant_entry = variant_entry;
  3412. return 0;
  3413. }
  3414. EXPORT_SYMBOL(wcd938x_info_create_codec_entry);
  3415. static int wcd938x_set_micbias_data(struct wcd938x_priv *wcd938x,
  3416. struct wcd938x_pdata *pdata)
  3417. {
  3418. int vout_ctl_1 = 0, vout_ctl_2 = 0, vout_ctl_3 = 0, vout_ctl_4 = 0;
  3419. int rc = 0;
  3420. if (!pdata) {
  3421. dev_err(wcd938x->dev, "%s: NULL pdata\n", __func__);
  3422. return -ENODEV;
  3423. }
  3424. /* set micbias voltage */
  3425. vout_ctl_1 = wcd938x_get_micb_vout_ctl_val(pdata->micbias.micb1_mv);
  3426. vout_ctl_2 = wcd938x_get_micb_vout_ctl_val(pdata->micbias.micb2_mv);
  3427. vout_ctl_3 = wcd938x_get_micb_vout_ctl_val(pdata->micbias.micb3_mv);
  3428. vout_ctl_4 = wcd938x_get_micb_vout_ctl_val(pdata->micbias.micb4_mv);
  3429. if (vout_ctl_1 < 0 || vout_ctl_2 < 0 || vout_ctl_3 < 0 ||
  3430. vout_ctl_4 < 0) {
  3431. rc = -EINVAL;
  3432. goto done;
  3433. }
  3434. regmap_update_bits(wcd938x->regmap, WCD938X_ANA_MICB1, 0x3F,
  3435. vout_ctl_1);
  3436. regmap_update_bits(wcd938x->regmap, WCD938X_ANA_MICB2, 0x3F,
  3437. vout_ctl_2);
  3438. regmap_update_bits(wcd938x->regmap, WCD938X_ANA_MICB3, 0x3F,
  3439. vout_ctl_3);
  3440. regmap_update_bits(wcd938x->regmap, WCD938X_ANA_MICB4, 0x3F,
  3441. vout_ctl_4);
  3442. done:
  3443. return rc;
  3444. }
  3445. static int wcd938x_soc_codec_probe(struct snd_soc_component *component)
  3446. {
  3447. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  3448. struct snd_soc_dapm_context *dapm =
  3449. snd_soc_component_get_dapm(component);
  3450. int variant;
  3451. int ret = -EINVAL;
  3452. dev_info(component->dev, "%s()\n", __func__);
  3453. wcd938x = snd_soc_component_get_drvdata(component);
  3454. if (!wcd938x)
  3455. return -EINVAL;
  3456. wcd938x->component = component;
  3457. snd_soc_component_init_regmap(component, wcd938x->regmap);
  3458. variant = (snd_soc_component_read(component,
  3459. WCD938X_DIGITAL_EFUSE_REG_0) & 0x1E) >> 1;
  3460. wcd938x->variant = variant;
  3461. wcd938x->fw_data = devm_kzalloc(component->dev,
  3462. sizeof(*(wcd938x->fw_data)),
  3463. GFP_KERNEL);
  3464. if (!wcd938x->fw_data) {
  3465. dev_err(component->dev, "Failed to allocate fw_data\n");
  3466. ret = -ENOMEM;
  3467. goto err;
  3468. }
  3469. set_bit(WCD9XXX_MBHC_CAL, wcd938x->fw_data->cal_bit);
  3470. ret = wcd_cal_create_hwdep(wcd938x->fw_data,
  3471. WCD9XXX_CODEC_HWDEP_NODE, component);
  3472. if (ret < 0) {
  3473. dev_err(component->dev, "%s hwdep failed %d\n", __func__, ret);
  3474. goto err_hwdep;
  3475. }
  3476. ret = wcd938x_mbhc_init(&wcd938x->mbhc, component, wcd938x->fw_data);
  3477. if (ret) {
  3478. pr_err("%s: mbhc initialization failed\n", __func__);
  3479. goto err_hwdep;
  3480. }
  3481. snd_soc_dapm_ignore_suspend(dapm, "WCD938X_AIF Playback");
  3482. snd_soc_dapm_ignore_suspend(dapm, "WCD938X_AIF Capture");
  3483. snd_soc_dapm_ignore_suspend(dapm, "AMIC1");
  3484. snd_soc_dapm_ignore_suspend(dapm, "AMIC2");
  3485. snd_soc_dapm_ignore_suspend(dapm, "AMIC3");
  3486. snd_soc_dapm_ignore_suspend(dapm, "AMIC4");
  3487. snd_soc_dapm_ignore_suspend(dapm, "AMIC5");
  3488. snd_soc_dapm_ignore_suspend(dapm, "AMIC6");
  3489. snd_soc_dapm_ignore_suspend(dapm, "AMIC7");
  3490. snd_soc_dapm_ignore_suspend(dapm, "VA AMIC1");
  3491. snd_soc_dapm_ignore_suspend(dapm, "VA AMIC2");
  3492. snd_soc_dapm_ignore_suspend(dapm, "VA AMIC3");
  3493. snd_soc_dapm_ignore_suspend(dapm, "VA AMIC4");
  3494. snd_soc_dapm_ignore_suspend(dapm, "VA AMIC5");
  3495. snd_soc_dapm_ignore_suspend(dapm, "VA AMIC6");
  3496. snd_soc_dapm_ignore_suspend(dapm, "VA AMIC7");
  3497. snd_soc_dapm_ignore_suspend(dapm, "WCD_TX_OUTPUT");
  3498. snd_soc_dapm_ignore_suspend(dapm, "IN1_HPHL");
  3499. snd_soc_dapm_ignore_suspend(dapm, "IN2_HPHR");
  3500. snd_soc_dapm_ignore_suspend(dapm, "IN3_AUX");
  3501. snd_soc_dapm_ignore_suspend(dapm, "EAR");
  3502. snd_soc_dapm_ignore_suspend(dapm, "AUX");
  3503. snd_soc_dapm_ignore_suspend(dapm, "HPHL");
  3504. snd_soc_dapm_ignore_suspend(dapm, "HPHR");
  3505. snd_soc_dapm_ignore_suspend(dapm, "WCD_TX_DUMMY");
  3506. snd_soc_dapm_ignore_suspend(dapm, "WCD_RX_DUMMY");
  3507. snd_soc_dapm_sync(dapm);
  3508. wcd_cls_h_init(&wcd938x->clsh_info);
  3509. wcd938x_init_reg(component);
  3510. if (wcd938x->variant == WCD9380) {
  3511. ret = snd_soc_add_component_controls(component, wcd9380_snd_controls,
  3512. ARRAY_SIZE(wcd9380_snd_controls));
  3513. if (ret < 0) {
  3514. dev_err(component->dev,
  3515. "%s: Failed to add snd ctrls for variant: %d\n",
  3516. __func__, wcd938x->variant);
  3517. goto err_hwdep;
  3518. }
  3519. }
  3520. if (wcd938x->variant == WCD9385) {
  3521. ret = snd_soc_add_component_controls(component, wcd9385_snd_controls,
  3522. ARRAY_SIZE(wcd9385_snd_controls));
  3523. if (ret < 0) {
  3524. dev_err(component->dev,
  3525. "%s: Failed to add snd ctrls for variant: %d\n",
  3526. __func__, wcd938x->variant);
  3527. goto err_hwdep;
  3528. }
  3529. }
  3530. wcd938x->version = WCD938X_VERSION_1_0;
  3531. /* Register event notifier */
  3532. wcd938x->nblock.notifier_call = wcd938x_event_notify;
  3533. if (wcd938x->register_notifier) {
  3534. ret = wcd938x->register_notifier(wcd938x->handle,
  3535. &wcd938x->nblock,
  3536. true);
  3537. if (ret) {
  3538. dev_err(component->dev,
  3539. "%s: Failed to register notifier %d\n",
  3540. __func__, ret);
  3541. return ret;
  3542. }
  3543. }
  3544. return ret;
  3545. err_hwdep:
  3546. wcd938x->fw_data = NULL;
  3547. err:
  3548. return ret;
  3549. }
  3550. static void wcd938x_soc_codec_remove(struct snd_soc_component *component)
  3551. {
  3552. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  3553. if (!wcd938x) {
  3554. dev_err(component->dev, "%s: wcd938x is already NULL\n",
  3555. __func__);
  3556. return;
  3557. }
  3558. if (wcd938x->register_notifier)
  3559. wcd938x->register_notifier(wcd938x->handle,
  3560. &wcd938x->nblock,
  3561. false);
  3562. }
  3563. static int wcd938x_soc_codec_suspend(struct snd_soc_component *component)
  3564. {
  3565. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  3566. if (!wcd938x)
  3567. return 0;
  3568. wcd938x->dapm_bias_off = true;
  3569. return 0;
  3570. }
  3571. static int wcd938x_soc_codec_resume(struct snd_soc_component *component)
  3572. {
  3573. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  3574. if (!wcd938x)
  3575. return 0;
  3576. wcd938x->dapm_bias_off = false;
  3577. return 0;
  3578. }
  3579. static struct snd_soc_component_driver soc_codec_dev_wcd938x = {
  3580. .name = WCD938X_DRV_NAME,
  3581. .probe = wcd938x_soc_codec_probe,
  3582. .remove = wcd938x_soc_codec_remove,
  3583. .controls = wcd938x_snd_controls,
  3584. .num_controls = ARRAY_SIZE(wcd938x_snd_controls),
  3585. .dapm_widgets = wcd938x_dapm_widgets,
  3586. .num_dapm_widgets = ARRAY_SIZE(wcd938x_dapm_widgets),
  3587. .dapm_routes = wcd938x_audio_map,
  3588. .num_dapm_routes = ARRAY_SIZE(wcd938x_audio_map),
  3589. .suspend = wcd938x_soc_codec_suspend,
  3590. .resume = wcd938x_soc_codec_resume,
  3591. };
  3592. static int wcd938x_reset(struct device *dev)
  3593. {
  3594. struct wcd938x_priv *wcd938x = NULL;
  3595. int rc = 0;
  3596. int value = 0;
  3597. if (!dev)
  3598. return -ENODEV;
  3599. wcd938x = dev_get_drvdata(dev);
  3600. if (!wcd938x)
  3601. return -EINVAL;
  3602. if (!wcd938x->rst_np) {
  3603. dev_err(dev, "%s: reset gpio device node not specified\n",
  3604. __func__);
  3605. return -EINVAL;
  3606. }
  3607. value = msm_cdc_pinctrl_get_state(wcd938x->rst_np);
  3608. if (value > 0)
  3609. return 0;
  3610. rc = msm_cdc_pinctrl_select_sleep_state(wcd938x->rst_np);
  3611. if (rc) {
  3612. dev_err(dev, "%s: wcd sleep state request fail!\n",
  3613. __func__);
  3614. return rc;
  3615. }
  3616. /* 20us sleep required after pulling the reset gpio to LOW */
  3617. usleep_range(20, 30);
  3618. rc = msm_cdc_pinctrl_select_active_state(wcd938x->rst_np);
  3619. if (rc) {
  3620. dev_err(dev, "%s: wcd active state request fail!\n",
  3621. __func__);
  3622. return rc;
  3623. }
  3624. /* 20us sleep required after pulling the reset gpio to HIGH */
  3625. usleep_range(20, 30);
  3626. return rc;
  3627. }
  3628. static int wcd938x_read_of_property_u32(struct device *dev, const char *name,
  3629. u32 *val)
  3630. {
  3631. int rc = 0;
  3632. rc = of_property_read_u32(dev->of_node, name, val);
  3633. if (rc)
  3634. dev_err(dev, "%s: Looking up %s property in node %s failed\n",
  3635. __func__, name, dev->of_node->full_name);
  3636. return rc;
  3637. }
  3638. static void wcd938x_dt_parse_micbias_info(struct device *dev,
  3639. struct wcd938x_micbias_setting *mb)
  3640. {
  3641. u32 prop_val = 0;
  3642. int rc = 0;
  3643. /* MB1 */
  3644. if (of_find_property(dev->of_node, "qcom,cdc-micbias1-mv",
  3645. NULL)) {
  3646. rc = wcd938x_read_of_property_u32(dev,
  3647. "qcom,cdc-micbias1-mv",
  3648. &prop_val);
  3649. if (!rc)
  3650. mb->micb1_mv = prop_val;
  3651. } else {
  3652. dev_info(dev, "%s: Micbias1 DT property not found\n",
  3653. __func__);
  3654. }
  3655. /* MB2 */
  3656. if (of_find_property(dev->of_node, "qcom,cdc-micbias2-mv",
  3657. NULL)) {
  3658. rc = wcd938x_read_of_property_u32(dev,
  3659. "qcom,cdc-micbias2-mv",
  3660. &prop_val);
  3661. if (!rc)
  3662. mb->micb2_mv = prop_val;
  3663. } else {
  3664. dev_info(dev, "%s: Micbias2 DT property not found\n",
  3665. __func__);
  3666. }
  3667. /* MB3 */
  3668. if (of_find_property(dev->of_node, "qcom,cdc-micbias3-mv",
  3669. NULL)) {
  3670. rc = wcd938x_read_of_property_u32(dev,
  3671. "qcom,cdc-micbias3-mv",
  3672. &prop_val);
  3673. if (!rc)
  3674. mb->micb3_mv = prop_val;
  3675. } else {
  3676. dev_info(dev, "%s: Micbias3 DT property not found\n",
  3677. __func__);
  3678. }
  3679. /* MB4 */
  3680. if (of_find_property(dev->of_node, "qcom,cdc-micbias4-mv",
  3681. NULL)) {
  3682. rc = wcd938x_read_of_property_u32(dev,
  3683. "qcom,cdc-micbias4-mv",
  3684. &prop_val);
  3685. if (!rc)
  3686. mb->micb4_mv = prop_val;
  3687. } else {
  3688. dev_info(dev, "%s: Micbias4 DT property not found\n",
  3689. __func__);
  3690. }
  3691. }
  3692. static int wcd938x_reset_low(struct device *dev)
  3693. {
  3694. struct wcd938x_priv *wcd938x = NULL;
  3695. int rc = 0;
  3696. if (!dev)
  3697. return -ENODEV;
  3698. wcd938x = dev_get_drvdata(dev);
  3699. if (!wcd938x)
  3700. return -EINVAL;
  3701. if (!wcd938x->rst_np) {
  3702. dev_err(dev, "%s: reset gpio device node not specified\n",
  3703. __func__);
  3704. return -EINVAL;
  3705. }
  3706. rc = msm_cdc_pinctrl_select_sleep_state(wcd938x->rst_np);
  3707. if (rc) {
  3708. dev_err(dev, "%s: wcd sleep state request fail!\n",
  3709. __func__);
  3710. return rc;
  3711. }
  3712. /* 20us sleep required after pulling the reset gpio to LOW */
  3713. usleep_range(20, 30);
  3714. return rc;
  3715. }
  3716. struct wcd938x_pdata *wcd938x_populate_dt_data(struct device *dev)
  3717. {
  3718. struct wcd938x_pdata *pdata = NULL;
  3719. pdata = devm_kzalloc(dev, sizeof(struct wcd938x_pdata),
  3720. GFP_KERNEL);
  3721. if (!pdata)
  3722. return NULL;
  3723. pdata->rst_np = of_parse_phandle(dev->of_node,
  3724. "qcom,wcd-rst-gpio-node", 0);
  3725. if (!pdata->rst_np) {
  3726. dev_err(dev, "%s: Looking up %s property in node %s failed\n",
  3727. __func__, "qcom,wcd-rst-gpio-node",
  3728. dev->of_node->full_name);
  3729. return NULL;
  3730. }
  3731. /* Parse power supplies */
  3732. msm_cdc_get_power_supplies(dev, &pdata->regulator,
  3733. &pdata->num_supplies);
  3734. if (!pdata->regulator || (pdata->num_supplies <= 0)) {
  3735. dev_err(dev, "%s: no power supplies defined for codec\n",
  3736. __func__);
  3737. return NULL;
  3738. }
  3739. pdata->rx_slave = of_parse_phandle(dev->of_node, "qcom,rx-slave", 0);
  3740. pdata->tx_slave = of_parse_phandle(dev->of_node, "qcom,tx-slave", 0);
  3741. wcd938x_dt_parse_micbias_info(dev, &pdata->micbias);
  3742. return pdata;
  3743. }
  3744. static irqreturn_t wcd938x_wd_handle_irq(int irq, void *data)
  3745. {
  3746. pr_err_ratelimited("%s: Watchdog interrupt for irq =%d triggered\n",
  3747. __func__, irq);
  3748. return IRQ_HANDLED;
  3749. }
  3750. static struct snd_soc_dai_driver wcd938x_dai[] = {
  3751. {
  3752. .name = "wcd938x_cdc",
  3753. .playback = {
  3754. .stream_name = "WCD938X_AIF Playback",
  3755. .rates = WCD938X_RATES | WCD938X_FRAC_RATES,
  3756. .formats = WCD938X_FORMATS,
  3757. .rate_max = 384000,
  3758. .rate_min = 8000,
  3759. .channels_min = 1,
  3760. .channels_max = 4,
  3761. },
  3762. .capture = {
  3763. .stream_name = "WCD938X_AIF Capture",
  3764. .rates = WCD938X_RATES | WCD938X_FRAC_RATES,
  3765. .formats = WCD938X_FORMATS,
  3766. .rate_max = 384000,
  3767. .rate_min = 8000,
  3768. .channels_min = 1,
  3769. .channels_max = 4,
  3770. },
  3771. },
  3772. };
  3773. static int wcd938x_bind(struct device *dev)
  3774. {
  3775. int ret = 0, i = 0;
  3776. struct wcd938x_pdata *pdata = dev_get_platdata(dev);
  3777. struct wcd938x_priv *wcd938x = dev_get_drvdata(dev);
  3778. /*
  3779. * Add 5msec delay to provide sufficient time for
  3780. * soundwire auto enumeration of slave devices as
  3781. * as per HW requirement.
  3782. */
  3783. usleep_range(5000, 5010);
  3784. ret = component_bind_all(dev, wcd938x);
  3785. if (ret) {
  3786. dev_err(dev, "%s: Slave bind failed, ret = %d\n",
  3787. __func__, ret);
  3788. return ret;
  3789. }
  3790. wcd938x->rx_swr_dev = get_matching_swr_slave_device(pdata->rx_slave);
  3791. if (!wcd938x->rx_swr_dev) {
  3792. dev_err(dev, "%s: Could not find RX swr slave device\n",
  3793. __func__);
  3794. ret = -ENODEV;
  3795. goto err;
  3796. }
  3797. wcd938x->tx_swr_dev = get_matching_swr_slave_device(pdata->tx_slave);
  3798. if (!wcd938x->tx_swr_dev) {
  3799. dev_err(dev, "%s: Could not find TX swr slave device\n",
  3800. __func__);
  3801. ret = -ENODEV;
  3802. goto err;
  3803. }
  3804. wcd938x->regmap = devm_regmap_init_swr(wcd938x->tx_swr_dev,
  3805. &wcd938x_regmap_config);
  3806. if (!wcd938x->regmap) {
  3807. dev_err(dev, "%s: Regmap init failed\n",
  3808. __func__);
  3809. goto err;
  3810. }
  3811. /* Set all interupts as edge triggered */
  3812. for (i = 0; i < wcd938x_regmap_irq_chip.num_regs; i++)
  3813. regmap_write(wcd938x->regmap,
  3814. (WCD938X_DIGITAL_INTR_LEVEL_0 + i), 0);
  3815. wcd938x_regmap_irq_chip.irq_drv_data = wcd938x;
  3816. wcd938x->irq_info.wcd_regmap_irq_chip = &wcd938x_regmap_irq_chip;
  3817. wcd938x->irq_info.codec_name = "WCD938X";
  3818. wcd938x->irq_info.regmap = wcd938x->regmap;
  3819. wcd938x->irq_info.dev = dev;
  3820. ret = wcd_irq_init(&wcd938x->irq_info, &wcd938x->virq);
  3821. if (ret) {
  3822. dev_err(wcd938x->dev, "%s: IRQ init failed: %d\n",
  3823. __func__, ret);
  3824. goto err;
  3825. }
  3826. wcd938x->tx_swr_dev->slave_irq = wcd938x->virq;
  3827. ret = wcd938x_set_micbias_data(wcd938x, pdata);
  3828. if (ret < 0) {
  3829. dev_err(dev, "%s: bad micbias pdata\n", __func__);
  3830. goto err_irq;
  3831. }
  3832. /* Request for watchdog interrupt */
  3833. wcd_request_irq(&wcd938x->irq_info, WCD938X_IRQ_HPHR_PDM_WD_INT,
  3834. "HPHR PDM WD INT", wcd938x_wd_handle_irq, NULL);
  3835. wcd_request_irq(&wcd938x->irq_info, WCD938X_IRQ_HPHL_PDM_WD_INT,
  3836. "HPHL PDM WD INT", wcd938x_wd_handle_irq, NULL);
  3837. wcd_request_irq(&wcd938x->irq_info, WCD938X_IRQ_AUX_PDM_WD_INT,
  3838. "AUX PDM WD INT", wcd938x_wd_handle_irq, NULL);
  3839. /* Disable watchdog interrupt for HPH and AUX */
  3840. wcd_disable_irq(&wcd938x->irq_info, WCD938X_IRQ_HPHR_PDM_WD_INT);
  3841. wcd_disable_irq(&wcd938x->irq_info, WCD938X_IRQ_HPHL_PDM_WD_INT);
  3842. wcd_disable_irq(&wcd938x->irq_info, WCD938X_IRQ_AUX_PDM_WD_INT);
  3843. ret = snd_soc_register_component(dev, &soc_codec_dev_wcd938x,
  3844. wcd938x_dai, ARRAY_SIZE(wcd938x_dai));
  3845. if (ret) {
  3846. dev_err(dev, "%s: Codec registration failed\n",
  3847. __func__);
  3848. goto err_irq;
  3849. }
  3850. wcd938x->dev_up = true;
  3851. return ret;
  3852. err_irq:
  3853. wcd_irq_exit(&wcd938x->irq_info, wcd938x->virq);
  3854. err:
  3855. component_unbind_all(dev, wcd938x);
  3856. return ret;
  3857. }
  3858. static void wcd938x_unbind(struct device *dev)
  3859. {
  3860. struct wcd938x_priv *wcd938x = dev_get_drvdata(dev);
  3861. wcd_free_irq(&wcd938x->irq_info, WCD938X_IRQ_HPHR_PDM_WD_INT, NULL);
  3862. wcd_free_irq(&wcd938x->irq_info, WCD938X_IRQ_HPHL_PDM_WD_INT, NULL);
  3863. wcd_free_irq(&wcd938x->irq_info, WCD938X_IRQ_AUX_PDM_WD_INT, NULL);
  3864. wcd_irq_exit(&wcd938x->irq_info, wcd938x->virq);
  3865. snd_soc_unregister_component(dev);
  3866. component_unbind_all(dev, wcd938x);
  3867. }
  3868. static const struct of_device_id wcd938x_dt_match[] = {
  3869. { .compatible = "qcom,wcd938x-codec", .data = "wcd938x"},
  3870. {}
  3871. };
  3872. static const struct component_master_ops wcd938x_comp_ops = {
  3873. .bind = wcd938x_bind,
  3874. .unbind = wcd938x_unbind,
  3875. };
  3876. static int wcd938x_compare_of(struct device *dev, void *data)
  3877. {
  3878. return dev->of_node == data;
  3879. }
  3880. static void wcd938x_release_of(struct device *dev, void *data)
  3881. {
  3882. of_node_put(data);
  3883. }
  3884. static int wcd938x_add_slave_components(struct device *dev,
  3885. struct component_match **matchptr)
  3886. {
  3887. struct device_node *np, *rx_node, *tx_node;
  3888. np = dev->of_node;
  3889. rx_node = of_parse_phandle(np, "qcom,rx-slave", 0);
  3890. if (!rx_node) {
  3891. dev_err(dev, "%s: Rx-slave node not defined\n", __func__);
  3892. return -ENODEV;
  3893. }
  3894. of_node_get(rx_node);
  3895. component_match_add_release(dev, matchptr,
  3896. wcd938x_release_of,
  3897. wcd938x_compare_of,
  3898. rx_node);
  3899. tx_node = of_parse_phandle(np, "qcom,tx-slave", 0);
  3900. if (!tx_node) {
  3901. dev_err(dev, "%s: Tx-slave node not defined\n", __func__);
  3902. return -ENODEV;
  3903. }
  3904. of_node_get(tx_node);
  3905. component_match_add_release(dev, matchptr,
  3906. wcd938x_release_of,
  3907. wcd938x_compare_of,
  3908. tx_node);
  3909. return 0;
  3910. }
  3911. static int wcd938x_probe(struct platform_device *pdev)
  3912. {
  3913. struct component_match *match = NULL;
  3914. struct wcd938x_priv *wcd938x = NULL;
  3915. struct wcd938x_pdata *pdata = NULL;
  3916. struct wcd_ctrl_platform_data *plat_data = NULL;
  3917. struct device *dev = &pdev->dev;
  3918. int ret;
  3919. wcd938x = devm_kzalloc(dev, sizeof(struct wcd938x_priv),
  3920. GFP_KERNEL);
  3921. if (!wcd938x)
  3922. return -ENOMEM;
  3923. dev_set_drvdata(dev, wcd938x);
  3924. wcd938x->dev = dev;
  3925. pdata = wcd938x_populate_dt_data(dev);
  3926. if (!pdata) {
  3927. dev_err(dev, "%s: Fail to obtain platform data\n", __func__);
  3928. return -EINVAL;
  3929. }
  3930. dev->platform_data = pdata;
  3931. wcd938x->rst_np = pdata->rst_np;
  3932. ret = msm_cdc_init_supplies(dev, &wcd938x->supplies,
  3933. pdata->regulator, pdata->num_supplies);
  3934. if (!wcd938x->supplies) {
  3935. dev_err(dev, "%s: Cannot init wcd supplies\n",
  3936. __func__);
  3937. return ret;
  3938. }
  3939. plat_data = dev_get_platdata(dev->parent);
  3940. if (!plat_data) {
  3941. dev_err(dev, "%s: platform data from parent is NULL\n",
  3942. __func__);
  3943. return -EINVAL;
  3944. }
  3945. wcd938x->handle = (void *)plat_data->handle;
  3946. if (!wcd938x->handle) {
  3947. dev_err(dev, "%s: handle is NULL\n", __func__);
  3948. return -EINVAL;
  3949. }
  3950. wcd938x->update_wcd_event = plat_data->update_wcd_event;
  3951. if (!wcd938x->update_wcd_event) {
  3952. dev_err(dev, "%s: update_wcd_event api is null!\n",
  3953. __func__);
  3954. return -EINVAL;
  3955. }
  3956. wcd938x->register_notifier = plat_data->register_notifier;
  3957. if (!wcd938x->register_notifier) {
  3958. dev_err(dev, "%s: register_notifier api is null!\n",
  3959. __func__);
  3960. return -EINVAL;
  3961. }
  3962. ret = msm_cdc_enable_static_supplies(&pdev->dev, wcd938x->supplies,
  3963. pdata->regulator,
  3964. pdata->num_supplies);
  3965. if (ret) {
  3966. dev_err(dev, "%s: wcd static supply enable failed!\n",
  3967. __func__);
  3968. return ret;
  3969. }
  3970. ret = wcd938x_parse_port_mapping(dev, "qcom,rx_swr_ch_map",
  3971. CODEC_RX);
  3972. ret |= wcd938x_parse_port_mapping(dev, "qcom,tx_swr_ch_map",
  3973. CODEC_TX);
  3974. if (ret) {
  3975. dev_err(dev, "Failed to read port mapping\n");
  3976. goto err;
  3977. }
  3978. mutex_init(&wcd938x->wakeup_lock);
  3979. mutex_init(&wcd938x->micb_lock);
  3980. ret = wcd938x_add_slave_components(dev, &match);
  3981. if (ret)
  3982. goto err_lock_init;
  3983. wcd938x_reset(dev);
  3984. wcd938x->wakeup = wcd938x_wakeup;
  3985. return component_master_add_with_match(dev,
  3986. &wcd938x_comp_ops, match);
  3987. err_lock_init:
  3988. mutex_destroy(&wcd938x->micb_lock);
  3989. mutex_destroy(&wcd938x->wakeup_lock);
  3990. err:
  3991. return ret;
  3992. }
  3993. static int wcd938x_remove(struct platform_device *pdev)
  3994. {
  3995. struct wcd938x_priv *wcd938x = NULL;
  3996. wcd938x = platform_get_drvdata(pdev);
  3997. component_master_del(&pdev->dev, &wcd938x_comp_ops);
  3998. mutex_destroy(&wcd938x->micb_lock);
  3999. mutex_destroy(&wcd938x->wakeup_lock);
  4000. dev_set_drvdata(&pdev->dev, NULL);
  4001. return 0;
  4002. }
  4003. #ifdef CONFIG_PM_SLEEP
  4004. static int wcd938x_suspend(struct device *dev)
  4005. {
  4006. struct wcd938x_priv *wcd938x = NULL;
  4007. int ret = 0;
  4008. struct wcd938x_pdata *pdata = NULL;
  4009. if (!dev)
  4010. return -ENODEV;
  4011. wcd938x = dev_get_drvdata(dev);
  4012. if (!wcd938x)
  4013. return -EINVAL;
  4014. pdata = dev_get_platdata(wcd938x->dev);
  4015. if (!pdata) {
  4016. dev_err(dev, "%s: pdata is NULL\n", __func__);
  4017. return -EINVAL;
  4018. }
  4019. if (test_bit(ALLOW_BUCK_DISABLE, &wcd938x->status_mask)) {
  4020. ret = msm_cdc_disable_ondemand_supply(wcd938x->dev,
  4021. wcd938x->supplies,
  4022. pdata->regulator,
  4023. pdata->num_supplies,
  4024. "cdc-vdd-buck");
  4025. if (ret == -EINVAL) {
  4026. dev_err(dev, "%s: vdd buck is not disabled\n",
  4027. __func__);
  4028. return 0;
  4029. }
  4030. clear_bit(ALLOW_BUCK_DISABLE, &wcd938x->status_mask);
  4031. }
  4032. if (wcd938x->dapm_bias_off) {
  4033. msm_cdc_set_supplies_lpm_mode(wcd938x->dev,
  4034. wcd938x->supplies,
  4035. pdata->regulator,
  4036. pdata->num_supplies,
  4037. true);
  4038. set_bit(WCD_SUPPLIES_LPM_MODE, &wcd938x->status_mask);
  4039. }
  4040. return 0;
  4041. }
  4042. static int wcd938x_resume(struct device *dev)
  4043. {
  4044. struct wcd938x_priv *wcd938x = NULL;
  4045. struct wcd938x_pdata *pdata = NULL;
  4046. if (!dev)
  4047. return -ENODEV;
  4048. wcd938x = dev_get_drvdata(dev);
  4049. if (!wcd938x)
  4050. return -EINVAL;
  4051. pdata = dev_get_platdata(wcd938x->dev);
  4052. if (!pdata) {
  4053. dev_err(dev, "%s: pdata is NULL\n", __func__);
  4054. return -EINVAL;
  4055. }
  4056. if (test_bit(WCD_SUPPLIES_LPM_MODE, &wcd938x->status_mask)) {
  4057. msm_cdc_set_supplies_lpm_mode(wcd938x->dev,
  4058. wcd938x->supplies,
  4059. pdata->regulator,
  4060. pdata->num_supplies,
  4061. false);
  4062. clear_bit(WCD_SUPPLIES_LPM_MODE, &wcd938x->status_mask);
  4063. }
  4064. return 0;
  4065. }
  4066. static const struct dev_pm_ops wcd938x_dev_pm_ops = {
  4067. .suspend_late = wcd938x_suspend,
  4068. .resume_early = wcd938x_resume,
  4069. };
  4070. #endif
  4071. static struct platform_driver wcd938x_codec_driver = {
  4072. .probe = wcd938x_probe,
  4073. .remove = wcd938x_remove,
  4074. .driver = {
  4075. .name = "wcd938x_codec",
  4076. .owner = THIS_MODULE,
  4077. .of_match_table = of_match_ptr(wcd938x_dt_match),
  4078. #ifdef CONFIG_PM_SLEEP
  4079. .pm = &wcd938x_dev_pm_ops,
  4080. #endif
  4081. .suppress_bind_attrs = true,
  4082. },
  4083. };
  4084. module_platform_driver(wcd938x_codec_driver);
  4085. MODULE_DESCRIPTION("WCD938X Codec driver");
  4086. MODULE_LICENSE("GPL v2");