dp_main.c 301 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738773977407741774277437744774577467747774877497750775177527753775477557756775777587759776077617762776377647765776677677768776977707771777277737774777577767777777877797780778177827783778477857786778777887789779077917792779377947795779677977798779978007801780278037804780578067807780878097810781178127813781478157816781778187819782078217822782378247825782678277828782978307831783278337834783578367837783878397840784178427843784478457846784778487849785078517852785378547855785678577858785978607861786278637864786578667867786878697870787178727873787478757876787778787879788078817882788378847885788678877888788978907891789278937894789578967897789878997900790179027903790479057906790779087909791079117912791379147915791679177918791979207921792279237924792579267927792879297930793179327933793479357936793779387939794079417942794379447945794679477948794979507951795279537954795579567957795879597960796179627963796479657966796779687969797079717972797379747975797679777978797979807981798279837984798579867987798879897990799179927993799479957996799779987999800080018002800380048005800680078008800980108011801280138014801580168017801880198020802180228023802480258026802780288029803080318032803380348035803680378038803980408041804280438044804580468047804880498050805180528053805480558056805780588059806080618062806380648065806680678068806980708071807280738074807580768077807880798080808180828083808480858086808780888089809080918092809380948095809680978098809981008101810281038104810581068107810881098110811181128113811481158116811781188119812081218122812381248125812681278128812981308131813281338134813581368137813881398140814181428143814481458146814781488149815081518152815381548155815681578158815981608161816281638164816581668167816881698170817181728173817481758176817781788179818081818182818381848185818681878188818981908191819281938194819581968197819881998200820182028203820482058206820782088209821082118212821382148215821682178218821982208221822282238224822582268227822882298230823182328233823482358236823782388239824082418242824382448245824682478248824982508251825282538254825582568257825882598260826182628263826482658266826782688269827082718272827382748275827682778278827982808281828282838284828582868287828882898290829182928293829482958296829782988299830083018302830383048305830683078308830983108311831283138314831583168317831883198320832183228323832483258326832783288329833083318332833383348335833683378338833983408341834283438344834583468347834883498350835183528353835483558356835783588359836083618362836383648365836683678368836983708371837283738374837583768377837883798380838183828383838483858386838783888389839083918392839383948395839683978398839984008401840284038404840584068407840884098410841184128413841484158416841784188419842084218422842384248425842684278428842984308431843284338434843584368437843884398440844184428443844484458446844784488449845084518452845384548455845684578458845984608461846284638464846584668467846884698470847184728473847484758476847784788479848084818482848384848485848684878488848984908491849284938494849584968497849884998500850185028503850485058506850785088509851085118512851385148515851685178518851985208521852285238524852585268527852885298530853185328533853485358536853785388539854085418542854385448545854685478548854985508551855285538554855585568557855885598560856185628563856485658566856785688569857085718572857385748575857685778578857985808581858285838584858585868587858885898590859185928593859485958596859785988599860086018602860386048605860686078608860986108611861286138614861586168617861886198620862186228623862486258626862786288629863086318632863386348635863686378638863986408641864286438644864586468647864886498650865186528653865486558656865786588659866086618662866386648665866686678668866986708671867286738674867586768677867886798680868186828683868486858686868786888689869086918692869386948695869686978698869987008701870287038704870587068707870887098710871187128713871487158716871787188719872087218722872387248725872687278728872987308731873287338734873587368737873887398740874187428743874487458746874787488749875087518752875387548755875687578758875987608761876287638764876587668767876887698770877187728773877487758776877787788779878087818782878387848785878687878788878987908791879287938794879587968797879887998800880188028803880488058806880788088809881088118812881388148815881688178818881988208821882288238824882588268827882888298830883188328833883488358836883788388839884088418842884388448845884688478848884988508851885288538854885588568857885888598860886188628863886488658866886788688869887088718872887388748875887688778878887988808881888288838884888588868887888888898890889188928893889488958896889788988899890089018902890389048905890689078908890989108911891289138914891589168917891889198920892189228923892489258926892789288929893089318932893389348935893689378938893989408941894289438944894589468947894889498950895189528953895489558956895789588959896089618962896389648965896689678968896989708971897289738974897589768977897889798980898189828983898489858986898789888989899089918992899389948995899689978998899990009001900290039004900590069007900890099010901190129013901490159016901790189019902090219022902390249025902690279028902990309031903290339034903590369037903890399040904190429043904490459046904790489049905090519052905390549055905690579058905990609061906290639064906590669067906890699070907190729073907490759076907790789079908090819082908390849085908690879088908990909091909290939094909590969097909890999100910191029103910491059106910791089109911091119112911391149115911691179118911991209121912291239124912591269127912891299130913191329133913491359136913791389139914091419142914391449145914691479148914991509151915291539154915591569157915891599160916191629163916491659166916791689169917091719172917391749175917691779178917991809181918291839184918591869187918891899190919191929193919491959196919791989199920092019202920392049205920692079208920992109211921292139214921592169217921892199220922192229223922492259226922792289229923092319232923392349235923692379238923992409241924292439244924592469247924892499250925192529253925492559256925792589259926092619262926392649265926692679268926992709271927292739274927592769277927892799280928192829283928492859286928792889289929092919292929392949295929692979298929993009301930293039304930593069307930893099310931193129313931493159316931793189319932093219322932393249325932693279328932993309331933293339334933593369337933893399340934193429343934493459346934793489349935093519352935393549355935693579358935993609361936293639364936593669367936893699370937193729373937493759376937793789379938093819382938393849385938693879388938993909391939293939394939593969397939893999400940194029403940494059406940794089409941094119412941394149415941694179418941994209421942294239424942594269427942894299430943194329433943494359436943794389439944094419442944394449445944694479448944994509451945294539454945594569457945894599460946194629463946494659466946794689469947094719472947394749475947694779478947994809481948294839484948594869487948894899490949194929493949494959496949794989499950095019502950395049505950695079508950995109511951295139514951595169517951895199520952195229523952495259526952795289529953095319532953395349535953695379538953995409541954295439544954595469547954895499550955195529553955495559556955795589559956095619562956395649565956695679568956995709571957295739574957595769577957895799580958195829583958495859586958795889589959095919592959395949595959695979598959996009601960296039604960596069607960896099610961196129613961496159616961796189619962096219622962396249625962696279628962996309631963296339634963596369637963896399640964196429643964496459646964796489649965096519652965396549655965696579658965996609661966296639664966596669667966896699670967196729673967496759676967796789679968096819682968396849685968696879688968996909691969296939694969596969697969896999700970197029703970497059706970797089709971097119712971397149715971697179718971997209721972297239724972597269727972897299730973197329733973497359736973797389739974097419742974397449745974697479748974997509751975297539754975597569757975897599760976197629763976497659766976797689769977097719772977397749775977697779778977997809781978297839784978597869787978897899790979197929793979497959796979797989799980098019802980398049805980698079808980998109811981298139814981598169817981898199820982198229823982498259826982798289829983098319832983398349835983698379838983998409841984298439844984598469847984898499850985198529853985498559856985798589859986098619862986398649865986698679868986998709871987298739874987598769877987898799880988198829883988498859886988798889889989098919892989398949895989698979898989999009901990299039904990599069907990899099910991199129913991499159916991799189919992099219922992399249925992699279928992999309931993299339934993599369937993899399940994199429943994499459946994799489949995099519952995399549955995699579958995999609961996299639964996599669967996899699970997199729973997499759976997799789979998099819982998399849985998699879988998999909991999299939994999599969997999899991000010001100021000310004100051000610007100081000910010100111001210013100141001510016100171001810019100201002110022100231002410025100261002710028100291003010031100321003310034100351003610037100381003910040100411004210043100441004510046100471004810049100501005110052100531005410055100561005710058100591006010061100621006310064100651006610067100681006910070100711007210073100741007510076100771007810079100801008110082100831008410085100861008710088100891009010091100921009310094100951009610097100981009910100101011010210103101041010510106101071010810109101101011110112101131011410115101161011710118101191012010121101221012310124101251012610127101281012910130101311013210133101341013510136101371013810139101401014110142101431014410145101461014710148101491015010151101521015310154101551015610157101581015910160101611016210163101641016510166101671016810169101701017110172101731017410175101761017710178101791018010181101821018310184101851018610187101881018910190101911019210193101941019510196101971019810199102001020110202102031020410205102061020710208102091021010211102121021310214102151021610217102181021910220102211022210223102241022510226102271022810229102301023110232102331023410235102361023710238102391024010241102421024310244102451024610247102481024910250102511025210253102541025510256102571025810259102601026110262102631026410265102661026710268102691027010271102721027310274102751027610277102781027910280102811028210283102841028510286102871028810289102901029110292102931029410295102961029710298102991030010301103021030310304103051030610307103081030910310103111031210313103141031510316103171031810319103201032110322103231032410325103261032710328103291033010331103321033310334103351033610337103381033910340103411034210343103441034510346103471034810349103501035110352103531035410355103561035710358103591036010361103621036310364103651036610367103681036910370103711037210373103741037510376103771037810379103801038110382103831038410385103861038710388103891039010391103921039310394103951039610397103981039910400104011040210403104041040510406104071040810409104101041110412104131041410415104161041710418104191042010421104221042310424104251042610427104281042910430104311043210433104341043510436104371043810439104401044110442104431044410445104461044710448104491045010451104521045310454104551045610457104581045910460104611046210463104641046510466104671046810469104701047110472104731047410475104761047710478104791048010481104821048310484104851048610487104881048910490104911049210493104941049510496104971049810499105001050110502105031050410505105061050710508105091051010511105121051310514105151051610517105181051910520105211052210523105241052510526105271052810529105301053110532105331053410535105361053710538105391054010541105421054310544105451054610547105481054910550105511055210553105541055510556105571055810559105601056110562105631056410565105661056710568105691057010571105721057310574105751057610577105781057910580105811058210583105841058510586105871058810589105901059110592105931059410595105961059710598105991060010601106021060310604106051060610607106081060910610106111061210613106141061510616106171061810619106201062110622106231062410625106261062710628106291063010631106321063310634106351063610637106381063910640106411064210643106441064510646106471064810649106501065110652106531065410655106561065710658106591066010661106621066310664106651066610667106681066910670106711067210673106741067510676106771067810679106801068110682106831068410685106861068710688106891069010691106921069310694106951069610697106981069910700107011070210703107041070510706107071070810709107101071110712107131071410715107161071710718107191072010721107221072310724107251072610727107281072910730107311073210733107341073510736107371073810739107401074110742107431074410745107461074710748107491075010751107521075310754107551075610757107581075910760107611076210763107641076510766107671076810769107701077110772107731077410775107761077710778107791078010781107821078310784107851078610787107881078910790107911079210793107941079510796107971079810799108001080110802108031080410805108061080710808108091081010811108121081310814108151081610817108181081910820108211082210823108241082510826108271082810829108301083110832108331083410835108361083710838108391084010841108421084310844108451084610847108481084910850108511085210853108541085510856108571085810859108601086110862108631086410865108661086710868108691087010871108721087310874108751087610877108781087910880108811088210883108841088510886108871088810889108901089110892108931089410895108961089710898108991090010901109021090310904109051090610907109081090910910109111091210913109141091510916109171091810919109201092110922109231092410925109261092710928109291093010931109321093310934109351093610937109381093910940109411094210943109441094510946109471094810949109501095110952109531095410955109561095710958109591096010961109621096310964109651096610967109681096910970109711097210973109741097510976109771097810979109801098110982109831098410985109861098710988109891099010991109921099310994109951099610997109981099911000110011100211003110041100511006110071100811009110101101111012110131101411015110161101711018110191102011021110221102311024110251102611027110281102911030110311103211033110341103511036110371103811039110401104111042110431104411045110461104711048110491105011051110521105311054110551105611057110581105911060110611106211063110641106511066110671106811069110701107111072110731107411075110761107711078110791108011081
  1. /*
  2. * Copyright (c) 2016-2019 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #include "dp_rx_mon.h"
  36. #ifdef DP_RATETABLE_SUPPORT
  37. #include "dp_ratetable.h"
  38. #endif
  39. #include <cdp_txrx_handle.h>
  40. #include <wlan_cfg.h>
  41. #include "cdp_txrx_cmn_struct.h"
  42. #include "cdp_txrx_stats_struct.h"
  43. #include "cdp_txrx_cmn_reg.h"
  44. #include <qdf_util.h>
  45. #include "dp_peer.h"
  46. #include "dp_rx_mon.h"
  47. #include "htt_stats.h"
  48. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  49. #include "cfg_ucfg_api.h"
  50. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  51. #include "cdp_txrx_flow_ctrl_v2.h"
  52. #else
  53. static inline void
  54. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  55. {
  56. return;
  57. }
  58. #endif
  59. #include "dp_ipa.h"
  60. #include "dp_cal_client_api.h"
  61. #ifdef CONFIG_MCL
  62. extern int con_mode_monitor;
  63. #ifndef REMOVE_PKT_LOG
  64. #include <pktlog_ac_api.h>
  65. #include <pktlog_ac.h>
  66. #endif
  67. #endif
  68. #ifdef WLAN_RX_PKT_CAPTURE_ENH
  69. #include "dp_rx_mon_feature.h"
  70. #else
  71. /*
  72. * dp_config_enh_rx_capture()- API to enable/disable enhanced rx capture
  73. * @pdev_handle: DP_PDEV handle
  74. * @val: user provided value
  75. *
  76. * Return: QDF_STATUS
  77. */
  78. static QDF_STATUS
  79. dp_config_enh_rx_capture(struct cdp_pdev *pdev_handle, int val)
  80. {
  81. return QDF_STATUS_E_INVAL;
  82. }
  83. #endif
  84. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle);
  85. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force);
  86. static struct dp_soc *
  87. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  88. struct ol_if_ops *ol_ops, uint16_t device_id);
  89. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  90. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  91. uint8_t *peer_mac_addr,
  92. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  93. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  94. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  95. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  96. #ifdef ENABLE_VERBOSE_DEBUG
  97. bool is_dp_verbose_debug_enabled;
  98. #endif
  99. #define DP_INTR_POLL_TIMER_MS 10
  100. /* Generic AST entry aging timer value */
  101. #define DP_AST_AGING_TIMER_DEFAULT_MS 1000
  102. /* WDS AST entry aging timer value */
  103. #define DP_WDS_AST_AGING_TIMER_DEFAULT_MS 120000
  104. #define DP_WDS_AST_AGING_TIMER_CNT \
  105. ((DP_WDS_AST_AGING_TIMER_DEFAULT_MS / DP_AST_AGING_TIMER_DEFAULT_MS) - 1)
  106. #define DP_MCS_LENGTH (6*MAX_MCS)
  107. #define DP_NSS_LENGTH (6*SS_COUNT)
  108. #define DP_MU_GROUP_SHOW 16
  109. #define DP_MU_GROUP_LENGTH (6 * DP_MU_GROUP_SHOW)
  110. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  111. #define DP_MAX_INT_CONTEXTS_STRING_LENGTH (6 * WLAN_CFG_INT_NUM_CONTEXTS)
  112. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  113. #define DP_MAX_MCS_STRING_LEN 30
  114. #define DP_CURR_FW_STATS_AVAIL 19
  115. #define DP_HTT_DBG_EXT_STATS_MAX 256
  116. #define DP_MAX_SLEEP_TIME 100
  117. #ifndef QCA_WIFI_3_0_EMU
  118. #define SUSPEND_DRAIN_WAIT 500
  119. #else
  120. #define SUSPEND_DRAIN_WAIT 3000
  121. #endif
  122. #ifdef IPA_OFFLOAD
  123. /* Exclude IPA rings from the interrupt context */
  124. #define TX_RING_MASK_VAL 0xb
  125. #define RX_RING_MASK_VAL 0x7
  126. #else
  127. #define TX_RING_MASK_VAL 0xF
  128. #define RX_RING_MASK_VAL 0xF
  129. #endif
  130. #define STR_MAXLEN 64
  131. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  132. /* PPDU stats mask sent to FW to enable enhanced stats */
  133. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  134. /* PPDU stats mask sent to FW to support debug sniffer feature */
  135. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  136. /* PPDU stats mask sent to FW to support BPR feature*/
  137. #define DP_PPDU_STATS_CFG_BPR 0x2000
  138. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  139. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  140. DP_PPDU_STATS_CFG_ENH_STATS)
  141. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  142. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  143. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  144. #define RNG_ERR "SRNG setup failed for"
  145. /**
  146. * default_dscp_tid_map - Default DSCP-TID mapping
  147. *
  148. * DSCP TID
  149. * 000000 0
  150. * 001000 1
  151. * 010000 2
  152. * 011000 3
  153. * 100000 4
  154. * 101000 5
  155. * 110000 6
  156. * 111000 7
  157. */
  158. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  159. 0, 0, 0, 0, 0, 0, 0, 0,
  160. 1, 1, 1, 1, 1, 1, 1, 1,
  161. 2, 2, 2, 2, 2, 2, 2, 2,
  162. 3, 3, 3, 3, 3, 3, 3, 3,
  163. 4, 4, 4, 4, 4, 4, 4, 4,
  164. 5, 5, 5, 5, 5, 5, 5, 5,
  165. 6, 6, 6, 6, 6, 6, 6, 6,
  166. 7, 7, 7, 7, 7, 7, 7, 7,
  167. };
  168. /**
  169. * default_pcp_tid_map - Default PCP-TID mapping
  170. *
  171. * PCP TID
  172. * 000 0
  173. * 001 1
  174. * 010 2
  175. * 011 3
  176. * 100 4
  177. * 101 5
  178. * 110 6
  179. * 111 7
  180. */
  181. static uint8_t default_pcp_tid_map[PCP_TID_MAP_MAX] = {
  182. 0, 1, 2, 3, 4, 5, 6, 7,
  183. };
  184. /*
  185. * struct dp_rate_debug
  186. *
  187. * @mcs_type: print string for a given mcs
  188. * @valid: valid mcs rate?
  189. */
  190. struct dp_rate_debug {
  191. char mcs_type[DP_MAX_MCS_STRING_LEN];
  192. uint8_t valid;
  193. };
  194. #define MCS_VALID 1
  195. #define MCS_INVALID 0
  196. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  197. {
  198. {"OFDM 48 Mbps", MCS_VALID},
  199. {"OFDM 24 Mbps", MCS_VALID},
  200. {"OFDM 12 Mbps", MCS_VALID},
  201. {"OFDM 6 Mbps ", MCS_VALID},
  202. {"OFDM 54 Mbps", MCS_VALID},
  203. {"OFDM 36 Mbps", MCS_VALID},
  204. {"OFDM 18 Mbps", MCS_VALID},
  205. {"OFDM 9 Mbps ", MCS_VALID},
  206. {"INVALID ", MCS_INVALID},
  207. {"INVALID ", MCS_INVALID},
  208. {"INVALID ", MCS_INVALID},
  209. {"INVALID ", MCS_INVALID},
  210. {"INVALID ", MCS_VALID},
  211. },
  212. {
  213. {"CCK 11 Mbps Long ", MCS_VALID},
  214. {"CCK 5.5 Mbps Long ", MCS_VALID},
  215. {"CCK 2 Mbps Long ", MCS_VALID},
  216. {"CCK 1 Mbps Long ", MCS_VALID},
  217. {"CCK 11 Mbps Short ", MCS_VALID},
  218. {"CCK 5.5 Mbps Short", MCS_VALID},
  219. {"CCK 2 Mbps Short ", MCS_VALID},
  220. {"INVALID ", MCS_INVALID},
  221. {"INVALID ", MCS_INVALID},
  222. {"INVALID ", MCS_INVALID},
  223. {"INVALID ", MCS_INVALID},
  224. {"INVALID ", MCS_INVALID},
  225. {"INVALID ", MCS_VALID},
  226. },
  227. {
  228. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  229. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  230. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  231. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  232. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  233. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  234. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  235. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  236. {"INVALID ", MCS_INVALID},
  237. {"INVALID ", MCS_INVALID},
  238. {"INVALID ", MCS_INVALID},
  239. {"INVALID ", MCS_INVALID},
  240. {"INVALID ", MCS_VALID},
  241. },
  242. {
  243. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  244. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  245. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  246. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  247. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  248. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  249. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  250. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  251. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  252. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  253. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  254. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  255. {"INVALID ", MCS_VALID},
  256. },
  257. {
  258. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  259. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  260. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  261. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  262. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  263. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  264. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  265. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  266. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  267. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  268. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  269. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  270. {"INVALID ", MCS_VALID},
  271. }
  272. };
  273. /**
  274. * dp_cpu_ring_map_type - dp tx cpu ring map
  275. * @DP_NSS_DEFAULT_MAP: Default mode with no NSS offloaded
  276. * @DP_NSS_FIRST_RADIO_OFFLOADED_MAP: Only First Radio is offloaded
  277. * @DP_NSS_SECOND_RADIO_OFFLOADED_MAP: Only second radio is offloaded
  278. * @DP_NSS_DBDC_OFFLOADED_MAP: Both radios are offloaded
  279. * @DP_NSS_DBTC_OFFLOADED_MAP: All three radios are offloaded
  280. * @DP_NSS_CPU_RING_MAP_MAX: Max cpu ring map val
  281. */
  282. enum dp_cpu_ring_map_types {
  283. DP_NSS_DEFAULT_MAP,
  284. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  285. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  286. DP_NSS_DBDC_OFFLOADED_MAP,
  287. DP_NSS_DBTC_OFFLOADED_MAP,
  288. DP_NSS_CPU_RING_MAP_MAX
  289. };
  290. /**
  291. * @brief Cpu to tx ring map
  292. */
  293. #ifdef CONFIG_WIN
  294. static uint8_t
  295. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  296. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  297. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  298. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  299. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  300. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  301. };
  302. #else
  303. static uint8_t
  304. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  305. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  306. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  307. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  308. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  309. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  310. };
  311. #endif
  312. /**
  313. * @brief Select the type of statistics
  314. */
  315. enum dp_stats_type {
  316. STATS_FW = 0,
  317. STATS_HOST = 1,
  318. STATS_TYPE_MAX = 2,
  319. };
  320. /**
  321. * @brief General Firmware statistics options
  322. *
  323. */
  324. enum dp_fw_stats {
  325. TXRX_FW_STATS_INVALID = -1,
  326. };
  327. /**
  328. * dp_stats_mapping_table - Firmware and Host statistics
  329. * currently supported
  330. */
  331. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  332. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  333. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  334. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  335. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  336. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  337. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  338. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  339. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  340. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  341. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  342. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  343. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  344. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  345. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  346. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  347. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  348. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  349. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  350. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  351. /* Last ENUM for HTT FW STATS */
  352. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  353. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  354. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  355. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  356. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  357. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  358. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  359. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  360. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  361. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  362. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  363. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  364. };
  365. /* MCL specific functions */
  366. #ifdef CONFIG_MCL
  367. /**
  368. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  369. * @soc: pointer to dp_soc handle
  370. * @intr_ctx_num: interrupt context number for which mon mask is needed
  371. *
  372. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  373. * This function is returning 0, since in interrupt mode(softirq based RX),
  374. * we donot want to process monitor mode rings in a softirq.
  375. *
  376. * So, in case packet log is enabled for SAP/STA/P2P modes,
  377. * regular interrupt processing will not process monitor mode rings. It would be
  378. * done in a separate timer context.
  379. *
  380. * Return: 0
  381. */
  382. static inline
  383. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  384. {
  385. return 0;
  386. }
  387. /*
  388. * dp_service_mon_rings()- timer to reap monitor rings
  389. * reqd as we are not getting ppdu end interrupts
  390. * @arg: SoC Handle
  391. *
  392. * Return:
  393. *
  394. */
  395. static void dp_service_mon_rings(void *arg)
  396. {
  397. struct dp_soc *soc = (struct dp_soc *)arg;
  398. int ring = 0, work_done, mac_id;
  399. struct dp_pdev *pdev = NULL;
  400. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  401. pdev = soc->pdev_list[ring];
  402. if (!pdev)
  403. continue;
  404. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  405. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  406. pdev->pdev_id);
  407. work_done = dp_mon_process(soc, mac_for_pdev,
  408. QCA_NAPI_BUDGET);
  409. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  410. FL("Reaped %d descs from Monitor rings"),
  411. work_done);
  412. }
  413. }
  414. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  415. }
  416. #ifndef REMOVE_PKT_LOG
  417. /**
  418. * dp_pkt_log_init() - API to initialize packet log
  419. * @ppdev: physical device handle
  420. * @scn: HIF context
  421. *
  422. * Return: none
  423. */
  424. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  425. {
  426. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  427. if (handle->pkt_log_init) {
  428. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  429. "%s: Packet log not initialized", __func__);
  430. return;
  431. }
  432. pktlog_sethandle(&handle->pl_dev, scn);
  433. pktlog_set_callback_regtype(PKTLOG_DEFAULT_CALLBACK_REGISTRATION);
  434. if (pktlogmod_init(scn)) {
  435. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  436. "%s: pktlogmod_init failed", __func__);
  437. handle->pkt_log_init = false;
  438. } else {
  439. handle->pkt_log_init = true;
  440. }
  441. }
  442. /**
  443. * dp_pkt_log_con_service() - connect packet log service
  444. * @ppdev: physical device handle
  445. * @scn: device context
  446. *
  447. * Return: none
  448. */
  449. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  450. {
  451. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  452. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  453. pktlog_htc_attach();
  454. }
  455. /**
  456. * dp_get_num_rx_contexts() - get number of RX contexts
  457. * @soc_hdl: cdp opaque soc handle
  458. *
  459. * Return: number of RX contexts
  460. */
  461. static int dp_get_num_rx_contexts(struct cdp_soc_t *soc_hdl)
  462. {
  463. int i;
  464. int num_rx_contexts = 0;
  465. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  466. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  467. if (wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i))
  468. num_rx_contexts++;
  469. return num_rx_contexts;
  470. }
  471. /**
  472. * dp_pktlogmod_exit() - API to cleanup pktlog info
  473. * @handle: Pdev handle
  474. *
  475. * Return: none
  476. */
  477. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  478. {
  479. void *scn = (void *)handle->soc->hif_handle;
  480. if (!scn) {
  481. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  482. "%s: Invalid hif(scn) handle", __func__);
  483. return;
  484. }
  485. pktlogmod_exit(scn);
  486. handle->pkt_log_init = false;
  487. }
  488. #endif
  489. #else
  490. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  491. /**
  492. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  493. * @soc: pointer to dp_soc handle
  494. * @intr_ctx_num: interrupt context number for which mon mask is needed
  495. *
  496. * Return: mon mask value
  497. */
  498. static inline
  499. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  500. {
  501. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  502. }
  503. #endif
  504. /**
  505. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  506. * @cdp_opaque_vdev: pointer to cdp_vdev
  507. *
  508. * Return: pointer to dp_vdev
  509. */
  510. static
  511. struct dp_vdev *dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  512. {
  513. return (struct dp_vdev *)cdp_opaque_vdev;
  514. }
  515. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  516. struct cdp_peer *peer_hdl,
  517. uint8_t *mac_addr,
  518. enum cdp_txrx_ast_entry_type type,
  519. uint32_t flags)
  520. {
  521. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  522. (struct dp_peer *)peer_hdl,
  523. mac_addr,
  524. type,
  525. flags);
  526. }
  527. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  528. struct cdp_peer *peer_hdl,
  529. uint8_t *wds_macaddr,
  530. uint32_t flags)
  531. {
  532. int status = -1;
  533. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  534. struct dp_ast_entry *ast_entry = NULL;
  535. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  536. qdf_spin_lock_bh(&soc->ast_lock);
  537. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  538. peer->vdev->pdev->pdev_id);
  539. if (ast_entry) {
  540. status = dp_peer_update_ast(soc,
  541. peer,
  542. ast_entry, flags);
  543. }
  544. qdf_spin_unlock_bh(&soc->ast_lock);
  545. return status;
  546. }
  547. /*
  548. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  549. * @soc_handle: Datapath SOC handle
  550. * @wds_macaddr: WDS entry MAC Address
  551. * Return: None
  552. */
  553. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  554. uint8_t *wds_macaddr,
  555. uint8_t *peer_mac_addr,
  556. void *vdev_handle)
  557. {
  558. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  559. struct dp_ast_entry *ast_entry = NULL;
  560. struct dp_ast_entry *tmp_ast_entry;
  561. struct dp_peer *peer;
  562. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  563. struct dp_pdev *pdev;
  564. if (!vdev)
  565. return;
  566. pdev = vdev->pdev;
  567. if (peer_mac_addr) {
  568. peer = dp_peer_find_hash_find(soc, peer_mac_addr,
  569. 0, vdev->vdev_id);
  570. if (!peer)
  571. return;
  572. qdf_spin_lock_bh(&soc->ast_lock);
  573. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, tmp_ast_entry) {
  574. if ((ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM) ||
  575. (ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  576. dp_peer_del_ast(soc, ast_entry);
  577. }
  578. qdf_spin_unlock_bh(&soc->ast_lock);
  579. dp_peer_unref_delete(peer);
  580. } else if (wds_macaddr) {
  581. qdf_spin_lock_bh(&soc->ast_lock);
  582. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  583. pdev->pdev_id);
  584. if (ast_entry) {
  585. if ((ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM) ||
  586. (ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  587. dp_peer_del_ast(soc, ast_entry);
  588. }
  589. qdf_spin_unlock_bh(&soc->ast_lock);
  590. }
  591. }
  592. /*
  593. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  594. * @soc: Datapath SOC handle
  595. *
  596. * Return: None
  597. */
  598. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  599. void *vdev_hdl)
  600. {
  601. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  602. struct dp_pdev *pdev;
  603. struct dp_vdev *vdev;
  604. struct dp_peer *peer;
  605. struct dp_ast_entry *ase, *temp_ase;
  606. int i;
  607. qdf_spin_lock_bh(&soc->ast_lock);
  608. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  609. pdev = soc->pdev_list[i];
  610. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  611. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  612. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  613. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  614. if ((ase->type ==
  615. CDP_TXRX_AST_TYPE_WDS_HM) ||
  616. (ase->type ==
  617. CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  618. dp_peer_del_ast(soc, ase);
  619. }
  620. }
  621. }
  622. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  623. }
  624. qdf_spin_unlock_bh(&soc->ast_lock);
  625. }
  626. /*
  627. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  628. * @soc: Datapath SOC handle
  629. *
  630. * Return: None
  631. */
  632. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  633. {
  634. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  635. struct dp_pdev *pdev;
  636. struct dp_vdev *vdev;
  637. struct dp_peer *peer;
  638. struct dp_ast_entry *ase, *temp_ase;
  639. int i;
  640. qdf_spin_lock_bh(&soc->ast_lock);
  641. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  642. pdev = soc->pdev_list[i];
  643. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  644. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  645. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  646. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  647. if ((ase->type ==
  648. CDP_TXRX_AST_TYPE_STATIC) ||
  649. (ase->type ==
  650. CDP_TXRX_AST_TYPE_SELF) ||
  651. (ase->type ==
  652. CDP_TXRX_AST_TYPE_STA_BSS))
  653. continue;
  654. dp_peer_del_ast(soc, ase);
  655. }
  656. }
  657. }
  658. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  659. }
  660. qdf_spin_unlock_bh(&soc->ast_lock);
  661. }
  662. /**
  663. * dp_peer_get_ast_info_by_soc_wifi3() - search the soc AST hash table
  664. * and return ast entry information
  665. * of first ast entry found in the
  666. * table with given mac address
  667. *
  668. * @soc : data path soc handle
  669. * @ast_mac_addr : AST entry mac address
  670. * @ast_entry_info : ast entry information
  671. *
  672. * return : true if ast entry found with ast_mac_addr
  673. * false if ast entry not found
  674. */
  675. static bool dp_peer_get_ast_info_by_soc_wifi3
  676. (struct cdp_soc_t *soc_hdl,
  677. uint8_t *ast_mac_addr,
  678. struct cdp_ast_entry_info *ast_entry_info)
  679. {
  680. struct dp_ast_entry *ast_entry;
  681. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  682. qdf_spin_lock_bh(&soc->ast_lock);
  683. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  684. if (!ast_entry || !ast_entry->peer) {
  685. qdf_spin_unlock_bh(&soc->ast_lock);
  686. return false;
  687. }
  688. if (ast_entry->delete_in_progress && !ast_entry->callback) {
  689. qdf_spin_unlock_bh(&soc->ast_lock);
  690. return false;
  691. }
  692. ast_entry_info->type = ast_entry->type;
  693. ast_entry_info->pdev_id = ast_entry->pdev_id;
  694. ast_entry_info->vdev_id = ast_entry->vdev_id;
  695. ast_entry_info->peer_id = ast_entry->peer->peer_ids[0];
  696. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  697. &ast_entry->peer->mac_addr.raw[0],
  698. QDF_MAC_ADDR_SIZE);
  699. qdf_spin_unlock_bh(&soc->ast_lock);
  700. return true;
  701. }
  702. /**
  703. * dp_peer_get_ast_info_by_pdevid_wifi3() - search the soc AST hash table
  704. * and return ast entry information
  705. * if mac address and pdev_id matches
  706. *
  707. * @soc : data path soc handle
  708. * @ast_mac_addr : AST entry mac address
  709. * @pdev_id : pdev_id
  710. * @ast_entry_info : ast entry information
  711. *
  712. * return : true if ast entry found with ast_mac_addr
  713. * false if ast entry not found
  714. */
  715. static bool dp_peer_get_ast_info_by_pdevid_wifi3
  716. (struct cdp_soc_t *soc_hdl,
  717. uint8_t *ast_mac_addr,
  718. uint8_t pdev_id,
  719. struct cdp_ast_entry_info *ast_entry_info)
  720. {
  721. struct dp_ast_entry *ast_entry;
  722. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  723. qdf_spin_lock_bh(&soc->ast_lock);
  724. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr, pdev_id);
  725. if (!ast_entry || !ast_entry->peer) {
  726. qdf_spin_unlock_bh(&soc->ast_lock);
  727. return false;
  728. }
  729. if (ast_entry->delete_in_progress && !ast_entry->callback) {
  730. qdf_spin_unlock_bh(&soc->ast_lock);
  731. return false;
  732. }
  733. ast_entry_info->type = ast_entry->type;
  734. ast_entry_info->pdev_id = ast_entry->pdev_id;
  735. ast_entry_info->vdev_id = ast_entry->vdev_id;
  736. ast_entry_info->peer_id = ast_entry->peer->peer_ids[0];
  737. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  738. &ast_entry->peer->mac_addr.raw[0],
  739. QDF_MAC_ADDR_SIZE);
  740. qdf_spin_unlock_bh(&soc->ast_lock);
  741. return true;
  742. }
  743. /**
  744. * dp_peer_ast_entry_del_by_soc() - delete the ast entry from soc AST hash table
  745. * with given mac address
  746. *
  747. * @soc : data path soc handle
  748. * @ast_mac_addr : AST entry mac address
  749. * @callback : callback function to called on ast delete response from FW
  750. * @cookie : argument to be passed to callback
  751. *
  752. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  753. * is sent
  754. * QDF_STATUS_E_INVAL false if ast entry not found
  755. */
  756. static QDF_STATUS dp_peer_ast_entry_del_by_soc(struct cdp_soc_t *soc_handle,
  757. uint8_t *mac_addr,
  758. txrx_ast_free_cb callback,
  759. void *cookie)
  760. {
  761. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  762. struct dp_ast_entry *ast_entry;
  763. txrx_ast_free_cb cb = NULL;
  764. void *arg = NULL;
  765. qdf_spin_lock_bh(&soc->ast_lock);
  766. ast_entry = dp_peer_ast_hash_find_soc(soc, mac_addr);
  767. if (!ast_entry) {
  768. qdf_spin_unlock_bh(&soc->ast_lock);
  769. return -QDF_STATUS_E_INVAL;
  770. }
  771. if (ast_entry->callback) {
  772. cb = ast_entry->callback;
  773. arg = ast_entry->cookie;
  774. }
  775. ast_entry->callback = callback;
  776. ast_entry->cookie = cookie;
  777. /*
  778. * if delete_in_progress is set AST delete is sent to target
  779. * and host is waiting for response should not send delete
  780. * again
  781. */
  782. if (!ast_entry->delete_in_progress)
  783. dp_peer_del_ast(soc, ast_entry);
  784. qdf_spin_unlock_bh(&soc->ast_lock);
  785. if (cb) {
  786. cb(soc->ctrl_psoc,
  787. soc,
  788. arg,
  789. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  790. }
  791. return QDF_STATUS_SUCCESS;
  792. }
  793. /**
  794. * dp_peer_ast_entry_del_by_pdev() - delete the ast entry from soc AST hash
  795. * table if mac address and pdev_id matches
  796. *
  797. * @soc : data path soc handle
  798. * @ast_mac_addr : AST entry mac address
  799. * @pdev_id : pdev id
  800. * @callback : callback function to called on ast delete response from FW
  801. * @cookie : argument to be passed to callback
  802. *
  803. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  804. * is sent
  805. * QDF_STATUS_E_INVAL false if ast entry not found
  806. */
  807. static QDF_STATUS dp_peer_ast_entry_del_by_pdev(struct cdp_soc_t *soc_handle,
  808. uint8_t *mac_addr,
  809. uint8_t pdev_id,
  810. txrx_ast_free_cb callback,
  811. void *cookie)
  812. {
  813. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  814. struct dp_ast_entry *ast_entry;
  815. txrx_ast_free_cb cb = NULL;
  816. void *arg = NULL;
  817. qdf_spin_lock_bh(&soc->ast_lock);
  818. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, mac_addr, pdev_id);
  819. if (!ast_entry) {
  820. qdf_spin_unlock_bh(&soc->ast_lock);
  821. return -QDF_STATUS_E_INVAL;
  822. }
  823. if (ast_entry->callback) {
  824. cb = ast_entry->callback;
  825. arg = ast_entry->cookie;
  826. }
  827. ast_entry->callback = callback;
  828. ast_entry->cookie = cookie;
  829. /*
  830. * if delete_in_progress is set AST delete is sent to target
  831. * and host is waiting for response should not sent delete
  832. * again
  833. */
  834. if (!ast_entry->delete_in_progress)
  835. dp_peer_del_ast(soc, ast_entry);
  836. qdf_spin_unlock_bh(&soc->ast_lock);
  837. if (cb) {
  838. cb(soc->ctrl_psoc,
  839. soc,
  840. arg,
  841. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  842. }
  843. return QDF_STATUS_SUCCESS;
  844. }
  845. /**
  846. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  847. * @ring_num: ring num of the ring being queried
  848. * @grp_mask: the grp_mask array for the ring type in question.
  849. *
  850. * The grp_mask array is indexed by group number and the bit fields correspond
  851. * to ring numbers. We are finding which interrupt group a ring belongs to.
  852. *
  853. * Return: the index in the grp_mask array with the ring number.
  854. * -QDF_STATUS_E_NOENT if no entry is found
  855. */
  856. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  857. {
  858. int ext_group_num;
  859. int mask = 1 << ring_num;
  860. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  861. ext_group_num++) {
  862. if (mask & grp_mask[ext_group_num])
  863. return ext_group_num;
  864. }
  865. return -QDF_STATUS_E_NOENT;
  866. }
  867. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  868. enum hal_ring_type ring_type,
  869. int ring_num)
  870. {
  871. int *grp_mask;
  872. switch (ring_type) {
  873. case WBM2SW_RELEASE:
  874. /* dp_tx_comp_handler - soc->tx_comp_ring */
  875. if (ring_num < 3)
  876. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  877. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  878. else if (ring_num == 3) {
  879. /* sw treats this as a separate ring type */
  880. grp_mask = &soc->wlan_cfg_ctx->
  881. int_rx_wbm_rel_ring_mask[0];
  882. ring_num = 0;
  883. } else {
  884. qdf_assert(0);
  885. return -QDF_STATUS_E_NOENT;
  886. }
  887. break;
  888. case REO_EXCEPTION:
  889. /* dp_rx_err_process - &soc->reo_exception_ring */
  890. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  891. break;
  892. case REO_DST:
  893. /* dp_rx_process - soc->reo_dest_ring */
  894. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  895. break;
  896. case REO_STATUS:
  897. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  898. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  899. break;
  900. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  901. case RXDMA_MONITOR_STATUS:
  902. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  903. case RXDMA_MONITOR_DST:
  904. /* dp_mon_process */
  905. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  906. break;
  907. case RXDMA_DST:
  908. /* dp_rxdma_err_process */
  909. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  910. break;
  911. case RXDMA_BUF:
  912. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  913. break;
  914. case RXDMA_MONITOR_BUF:
  915. /* TODO: support low_thresh interrupt */
  916. return -QDF_STATUS_E_NOENT;
  917. break;
  918. case TCL_DATA:
  919. case TCL_CMD:
  920. case REO_CMD:
  921. case SW2WBM_RELEASE:
  922. case WBM_IDLE_LINK:
  923. /* normally empty SW_TO_HW rings */
  924. return -QDF_STATUS_E_NOENT;
  925. break;
  926. case TCL_STATUS:
  927. case REO_REINJECT:
  928. /* misc unused rings */
  929. return -QDF_STATUS_E_NOENT;
  930. break;
  931. case CE_SRC:
  932. case CE_DST:
  933. case CE_DST_STATUS:
  934. /* CE_rings - currently handled by hif */
  935. default:
  936. return -QDF_STATUS_E_NOENT;
  937. break;
  938. }
  939. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  940. }
  941. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  942. *ring_params, int ring_type, int ring_num)
  943. {
  944. int msi_group_number;
  945. int msi_data_count;
  946. int ret;
  947. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  948. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  949. &msi_data_count, &msi_data_start,
  950. &msi_irq_start);
  951. if (ret)
  952. return;
  953. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  954. ring_num);
  955. if (msi_group_number < 0) {
  956. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  957. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  958. ring_type, ring_num);
  959. ring_params->msi_addr = 0;
  960. ring_params->msi_data = 0;
  961. return;
  962. }
  963. if (msi_group_number > msi_data_count) {
  964. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  965. FL("2 msi_groups will share an msi; msi_group_num %d"),
  966. msi_group_number);
  967. QDF_ASSERT(0);
  968. }
  969. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  970. ring_params->msi_addr = addr_low;
  971. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  972. ring_params->msi_data = (msi_group_number % msi_data_count)
  973. + msi_data_start;
  974. ring_params->flags |= HAL_SRNG_MSI_INTR;
  975. }
  976. /**
  977. * dp_print_ast_stats() - Dump AST table contents
  978. * @soc: Datapath soc handle
  979. *
  980. * return void
  981. */
  982. #ifdef FEATURE_AST
  983. void dp_print_ast_stats(struct dp_soc *soc)
  984. {
  985. uint8_t i;
  986. uint8_t num_entries = 0;
  987. struct dp_vdev *vdev;
  988. struct dp_pdev *pdev;
  989. struct dp_peer *peer;
  990. struct dp_ast_entry *ase, *tmp_ase;
  991. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  992. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS",
  993. "DA", "HMWDS_SEC"};
  994. DP_PRINT_STATS("AST Stats:");
  995. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  996. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  997. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  998. DP_PRINT_STATS("AST Table:");
  999. qdf_spin_lock_bh(&soc->ast_lock);
  1000. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1001. pdev = soc->pdev_list[i];
  1002. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1003. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1004. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1005. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  1006. DP_PRINT_STATS("%6d mac_addr = %pM"
  1007. " peer_mac_addr = %pM"
  1008. " peer_id = %u"
  1009. " type = %s"
  1010. " next_hop = %d"
  1011. " is_active = %d"
  1012. " is_bss = %d"
  1013. " ast_idx = %d"
  1014. " ast_hash = %d"
  1015. " delete_in_progress = %d"
  1016. " pdev_id = %d"
  1017. " vdev_id = %d",
  1018. ++num_entries,
  1019. ase->mac_addr.raw,
  1020. ase->peer->mac_addr.raw,
  1021. ase->peer->peer_ids[0],
  1022. type[ase->type],
  1023. ase->next_hop,
  1024. ase->is_active,
  1025. ase->is_bss,
  1026. ase->ast_idx,
  1027. ase->ast_hash_value,
  1028. ase->delete_in_progress,
  1029. ase->pdev_id,
  1030. ase->vdev_id);
  1031. }
  1032. }
  1033. }
  1034. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1035. }
  1036. qdf_spin_unlock_bh(&soc->ast_lock);
  1037. }
  1038. #else
  1039. void dp_print_ast_stats(struct dp_soc *soc)
  1040. {
  1041. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  1042. return;
  1043. }
  1044. #endif
  1045. /**
  1046. * dp_print_peer_table() - Dump all Peer stats
  1047. * @vdev: Datapath Vdev handle
  1048. *
  1049. * return void
  1050. */
  1051. static void dp_print_peer_table(struct dp_vdev *vdev)
  1052. {
  1053. struct dp_peer *peer = NULL;
  1054. DP_PRINT_STATS("Dumping Peer Table Stats:");
  1055. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1056. if (!peer) {
  1057. DP_PRINT_STATS("Invalid Peer");
  1058. return;
  1059. }
  1060. DP_PRINT_STATS(" peer_mac_addr = %pM"
  1061. " nawds_enabled = %d"
  1062. " bss_peer = %d"
  1063. " wapi = %d"
  1064. " wds_enabled = %d"
  1065. " delete in progress = %d"
  1066. " peer id = %d",
  1067. peer->mac_addr.raw,
  1068. peer->nawds_enabled,
  1069. peer->bss_peer,
  1070. peer->wapi,
  1071. peer->wds_enabled,
  1072. peer->delete_in_progress,
  1073. peer->peer_ids[0]);
  1074. }
  1075. }
  1076. /*
  1077. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  1078. */
  1079. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  1080. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  1081. {
  1082. void *hal_soc = soc->hal_soc;
  1083. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  1084. /* TODO: See if we should get align size from hal */
  1085. uint32_t ring_base_align = 8;
  1086. struct hal_srng_params ring_params;
  1087. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  1088. /* TODO: Currently hal layer takes care of endianness related settings.
  1089. * See if these settings need to passed from DP layer
  1090. */
  1091. ring_params.flags = 0;
  1092. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  1093. srng->hal_srng = NULL;
  1094. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  1095. srng->num_entries = num_entries;
  1096. if (!dp_is_soc_reinit(soc)) {
  1097. srng->base_vaddr_unaligned =
  1098. qdf_mem_alloc_consistent(soc->osdev,
  1099. soc->osdev->dev,
  1100. srng->alloc_size,
  1101. &srng->base_paddr_unaligned);
  1102. }
  1103. if (!srng->base_vaddr_unaligned) {
  1104. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1105. FL("alloc failed - ring_type: %d, ring_num %d"),
  1106. ring_type, ring_num);
  1107. return QDF_STATUS_E_NOMEM;
  1108. }
  1109. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  1110. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  1111. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  1112. ((unsigned long)(ring_params.ring_base_vaddr) -
  1113. (unsigned long)srng->base_vaddr_unaligned);
  1114. ring_params.num_entries = num_entries;
  1115. dp_verbose_debug("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u",
  1116. ring_type, ring_num,
  1117. (void *)ring_params.ring_base_vaddr,
  1118. (void *)ring_params.ring_base_paddr,
  1119. ring_params.num_entries);
  1120. if (soc->intr_mode == DP_INTR_MSI) {
  1121. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  1122. dp_verbose_debug("Using MSI for ring_type: %d, ring_num %d",
  1123. ring_type, ring_num);
  1124. } else {
  1125. ring_params.msi_data = 0;
  1126. ring_params.msi_addr = 0;
  1127. dp_verbose_debug("Skipping MSI for ring_type: %d, ring_num %d",
  1128. ring_type, ring_num);
  1129. }
  1130. /*
  1131. * Setup interrupt timer and batch counter thresholds for
  1132. * interrupt mitigation based on ring type
  1133. */
  1134. if (ring_type == REO_DST) {
  1135. ring_params.intr_timer_thres_us =
  1136. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1137. ring_params.intr_batch_cntr_thres_entries =
  1138. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  1139. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  1140. ring_params.intr_timer_thres_us =
  1141. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  1142. ring_params.intr_batch_cntr_thres_entries =
  1143. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  1144. } else {
  1145. ring_params.intr_timer_thres_us =
  1146. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1147. ring_params.intr_batch_cntr_thres_entries =
  1148. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1149. }
  1150. /* Enable low threshold interrupts for rx buffer rings (regular and
  1151. * monitor buffer rings.
  1152. * TODO: See if this is required for any other ring
  1153. */
  1154. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  1155. (ring_type == RXDMA_MONITOR_STATUS)) {
  1156. /* TODO: Setting low threshold to 1/8th of ring size
  1157. * see if this needs to be configurable
  1158. */
  1159. ring_params.low_threshold = num_entries >> 3;
  1160. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1161. ring_params.intr_timer_thres_us =
  1162. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1163. ring_params.intr_batch_cntr_thres_entries = 0;
  1164. }
  1165. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  1166. mac_id, &ring_params);
  1167. if (!srng->hal_srng) {
  1168. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1169. srng->alloc_size,
  1170. srng->base_vaddr_unaligned,
  1171. srng->base_paddr_unaligned, 0);
  1172. }
  1173. return 0;
  1174. }
  1175. /*
  1176. * dp_srng_deinit() - Internal function to deinit SRNG rings used by data path
  1177. * @soc: DP SOC handle
  1178. * @srng: source ring structure
  1179. * @ring_type: type of ring
  1180. * @ring_num: ring number
  1181. *
  1182. * Return: None
  1183. */
  1184. static void dp_srng_deinit(struct dp_soc *soc, struct dp_srng *srng,
  1185. int ring_type, int ring_num)
  1186. {
  1187. if (!srng->hal_srng) {
  1188. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1189. FL("Ring type: %d, num:%d not setup"),
  1190. ring_type, ring_num);
  1191. return;
  1192. }
  1193. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1194. srng->hal_srng = NULL;
  1195. }
  1196. /**
  1197. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  1198. * Any buffers allocated and attached to ring entries are expected to be freed
  1199. * before calling this function.
  1200. */
  1201. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  1202. int ring_type, int ring_num)
  1203. {
  1204. if (!dp_is_soc_reinit(soc)) {
  1205. if (!srng->hal_srng && (srng->alloc_size == 0)) {
  1206. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1207. FL("Ring type: %d, num:%d not setup"),
  1208. ring_type, ring_num);
  1209. return;
  1210. }
  1211. if (srng->hal_srng) {
  1212. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1213. srng->hal_srng = NULL;
  1214. }
  1215. }
  1216. if (srng->alloc_size) {
  1217. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1218. srng->alloc_size,
  1219. srng->base_vaddr_unaligned,
  1220. srng->base_paddr_unaligned, 0);
  1221. srng->alloc_size = 0;
  1222. }
  1223. }
  1224. /* TODO: Need this interface from HIF */
  1225. void *hif_get_hal_handle(void *hif_handle);
  1226. /*
  1227. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  1228. * @dp_ctx: DP SOC handle
  1229. * @budget: Number of frames/descriptors that can be processed in one shot
  1230. *
  1231. * Return: remaining budget/quota for the soc device
  1232. */
  1233. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  1234. {
  1235. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1236. struct dp_soc *soc = int_ctx->soc;
  1237. int ring = 0;
  1238. uint32_t work_done = 0;
  1239. int budget = dp_budget;
  1240. uint8_t tx_mask = int_ctx->tx_ring_mask;
  1241. uint8_t rx_mask = int_ctx->rx_ring_mask;
  1242. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  1243. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  1244. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  1245. uint32_t remaining_quota = dp_budget;
  1246. struct dp_pdev *pdev = NULL;
  1247. int mac_id;
  1248. /* Process Tx completion interrupts first to return back buffers */
  1249. while (tx_mask) {
  1250. if (tx_mask & 0x1) {
  1251. work_done = dp_tx_comp_handler(soc,
  1252. soc->tx_comp_ring[ring].hal_srng,
  1253. remaining_quota);
  1254. dp_verbose_debug("tx mask 0x%x ring %d, budget %d, work_done %d",
  1255. tx_mask, ring, budget, work_done);
  1256. budget -= work_done;
  1257. if (budget <= 0)
  1258. goto budget_done;
  1259. remaining_quota = budget;
  1260. }
  1261. tx_mask = tx_mask >> 1;
  1262. ring++;
  1263. }
  1264. /* Process REO Exception ring interrupt */
  1265. if (rx_err_mask) {
  1266. work_done = dp_rx_err_process(soc,
  1267. soc->reo_exception_ring.hal_srng,
  1268. remaining_quota);
  1269. dp_verbose_debug("REO Exception Ring: work_done %d budget %d",
  1270. work_done, budget);
  1271. budget -= work_done;
  1272. if (budget <= 0) {
  1273. goto budget_done;
  1274. }
  1275. remaining_quota = budget;
  1276. }
  1277. /* Process Rx WBM release ring interrupt */
  1278. if (rx_wbm_rel_mask) {
  1279. work_done = dp_rx_wbm_err_process(soc,
  1280. soc->rx_rel_ring.hal_srng, remaining_quota);
  1281. dp_verbose_debug("WBM Release Ring: work_done %d budget %d",
  1282. work_done, budget);
  1283. budget -= work_done;
  1284. if (budget <= 0) {
  1285. goto budget_done;
  1286. }
  1287. remaining_quota = budget;
  1288. }
  1289. /* Process Rx interrupts */
  1290. if (rx_mask) {
  1291. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1292. if (rx_mask & (1 << ring)) {
  1293. work_done = dp_rx_process(int_ctx,
  1294. soc->reo_dest_ring[ring].hal_srng,
  1295. ring,
  1296. remaining_quota);
  1297. dp_verbose_debug("rx mask 0x%x ring %d, work_done %d budget %d",
  1298. rx_mask, ring,
  1299. work_done, budget);
  1300. budget -= work_done;
  1301. if (budget <= 0)
  1302. goto budget_done;
  1303. remaining_quota = budget;
  1304. }
  1305. }
  1306. }
  1307. if (reo_status_mask)
  1308. dp_reo_status_ring_handler(soc);
  1309. /* Process LMAC interrupts */
  1310. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1311. pdev = soc->pdev_list[ring];
  1312. if (!pdev)
  1313. continue;
  1314. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1315. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1316. pdev->pdev_id);
  1317. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1318. work_done = dp_mon_process(soc, mac_for_pdev,
  1319. remaining_quota);
  1320. budget -= work_done;
  1321. if (budget <= 0)
  1322. goto budget_done;
  1323. remaining_quota = budget;
  1324. }
  1325. if (int_ctx->rxdma2host_ring_mask &
  1326. (1 << mac_for_pdev)) {
  1327. work_done = dp_rxdma_err_process(soc,
  1328. mac_for_pdev,
  1329. remaining_quota);
  1330. budget -= work_done;
  1331. if (budget <= 0)
  1332. goto budget_done;
  1333. remaining_quota = budget;
  1334. }
  1335. if (int_ctx->host2rxdma_ring_mask &
  1336. (1 << mac_for_pdev)) {
  1337. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1338. union dp_rx_desc_list_elem_t *tail = NULL;
  1339. struct dp_srng *rx_refill_buf_ring =
  1340. &pdev->rx_refill_buf_ring;
  1341. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1342. 1);
  1343. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1344. rx_refill_buf_ring,
  1345. &soc->rx_desc_buf[mac_for_pdev], 0,
  1346. &desc_list, &tail);
  1347. }
  1348. }
  1349. }
  1350. qdf_lro_flush(int_ctx->lro_ctx);
  1351. budget_done:
  1352. return dp_budget - budget;
  1353. }
  1354. /* dp_interrupt_timer()- timer poll for interrupts
  1355. *
  1356. * @arg: SoC Handle
  1357. *
  1358. * Return:
  1359. *
  1360. */
  1361. static void dp_interrupt_timer(void *arg)
  1362. {
  1363. struct dp_soc *soc = (struct dp_soc *) arg;
  1364. int i;
  1365. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1366. for (i = 0;
  1367. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1368. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1369. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1370. }
  1371. }
  1372. /*
  1373. * dp_soc_attach_poll() - Register handlers for DP interrupts
  1374. * @txrx_soc: DP SOC handle
  1375. *
  1376. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1377. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1378. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1379. *
  1380. * Return: 0 for success, nonzero for failure.
  1381. */
  1382. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1383. {
  1384. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1385. int i;
  1386. soc->intr_mode = DP_INTR_POLL;
  1387. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1388. soc->intr_ctx[i].dp_intr_id = i;
  1389. soc->intr_ctx[i].tx_ring_mask =
  1390. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1391. soc->intr_ctx[i].rx_ring_mask =
  1392. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1393. soc->intr_ctx[i].rx_mon_ring_mask =
  1394. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1395. soc->intr_ctx[i].rx_err_ring_mask =
  1396. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1397. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1398. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1399. soc->intr_ctx[i].reo_status_ring_mask =
  1400. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1401. soc->intr_ctx[i].rxdma2host_ring_mask =
  1402. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1403. soc->intr_ctx[i].soc = soc;
  1404. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1405. }
  1406. qdf_timer_init(soc->osdev, &soc->int_timer,
  1407. dp_interrupt_timer, (void *)soc,
  1408. QDF_TIMER_TYPE_WAKE_APPS);
  1409. return QDF_STATUS_SUCCESS;
  1410. }
  1411. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1412. #if defined(CONFIG_MCL)
  1413. /*
  1414. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1415. * @txrx_soc: DP SOC handle
  1416. *
  1417. * Call the appropriate attach function based on the mode of operation.
  1418. * This is a WAR for enabling monitor mode.
  1419. *
  1420. * Return: 0 for success. nonzero for failure.
  1421. */
  1422. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1423. {
  1424. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1425. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1426. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1427. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1428. "%s: Poll mode", __func__);
  1429. return dp_soc_attach_poll(txrx_soc);
  1430. } else {
  1431. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1432. "%s: Interrupt mode", __func__);
  1433. return dp_soc_interrupt_attach(txrx_soc);
  1434. }
  1435. }
  1436. #else
  1437. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1438. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1439. {
  1440. return dp_soc_attach_poll(txrx_soc);
  1441. }
  1442. #else
  1443. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1444. {
  1445. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1446. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1447. return dp_soc_attach_poll(txrx_soc);
  1448. else
  1449. return dp_soc_interrupt_attach(txrx_soc);
  1450. }
  1451. #endif
  1452. #endif
  1453. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1454. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1455. {
  1456. int j;
  1457. int num_irq = 0;
  1458. int tx_mask =
  1459. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1460. int rx_mask =
  1461. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1462. int rx_mon_mask =
  1463. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1464. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1465. soc->wlan_cfg_ctx, intr_ctx_num);
  1466. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1467. soc->wlan_cfg_ctx, intr_ctx_num);
  1468. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1469. soc->wlan_cfg_ctx, intr_ctx_num);
  1470. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1471. soc->wlan_cfg_ctx, intr_ctx_num);
  1472. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1473. soc->wlan_cfg_ctx, intr_ctx_num);
  1474. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  1475. soc->wlan_cfg_ctx, intr_ctx_num);
  1476. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1477. if (tx_mask & (1 << j)) {
  1478. irq_id_map[num_irq++] =
  1479. (wbm2host_tx_completions_ring1 - j);
  1480. }
  1481. if (rx_mask & (1 << j)) {
  1482. irq_id_map[num_irq++] =
  1483. (reo2host_destination_ring1 - j);
  1484. }
  1485. if (rxdma2host_ring_mask & (1 << j)) {
  1486. irq_id_map[num_irq++] =
  1487. rxdma2host_destination_ring_mac1 -
  1488. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1489. }
  1490. if (host2rxdma_ring_mask & (1 << j)) {
  1491. irq_id_map[num_irq++] =
  1492. host2rxdma_host_buf_ring_mac1 -
  1493. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1494. }
  1495. if (host2rxdma_mon_ring_mask & (1 << j)) {
  1496. irq_id_map[num_irq++] =
  1497. host2rxdma_monitor_ring1 -
  1498. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1499. }
  1500. if (rx_mon_mask & (1 << j)) {
  1501. irq_id_map[num_irq++] =
  1502. ppdu_end_interrupts_mac1 -
  1503. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1504. irq_id_map[num_irq++] =
  1505. rxdma2host_monitor_status_ring_mac1 -
  1506. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1507. }
  1508. if (rx_wbm_rel_ring_mask & (1 << j))
  1509. irq_id_map[num_irq++] = wbm2host_rx_release;
  1510. if (rx_err_ring_mask & (1 << j))
  1511. irq_id_map[num_irq++] = reo2host_exception;
  1512. if (reo_status_ring_mask & (1 << j))
  1513. irq_id_map[num_irq++] = reo2host_status;
  1514. }
  1515. *num_irq_r = num_irq;
  1516. }
  1517. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1518. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1519. int msi_vector_count, int msi_vector_start)
  1520. {
  1521. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1522. soc->wlan_cfg_ctx, intr_ctx_num);
  1523. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1524. soc->wlan_cfg_ctx, intr_ctx_num);
  1525. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1526. soc->wlan_cfg_ctx, intr_ctx_num);
  1527. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1528. soc->wlan_cfg_ctx, intr_ctx_num);
  1529. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1530. soc->wlan_cfg_ctx, intr_ctx_num);
  1531. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1532. soc->wlan_cfg_ctx, intr_ctx_num);
  1533. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1534. soc->wlan_cfg_ctx, intr_ctx_num);
  1535. unsigned int vector =
  1536. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1537. int num_irq = 0;
  1538. soc->intr_mode = DP_INTR_MSI;
  1539. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1540. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1541. irq_id_map[num_irq++] =
  1542. pld_get_msi_irq(soc->osdev->dev, vector);
  1543. *num_irq_r = num_irq;
  1544. }
  1545. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1546. int *irq_id_map, int *num_irq)
  1547. {
  1548. int msi_vector_count, ret;
  1549. uint32_t msi_base_data, msi_vector_start;
  1550. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1551. &msi_vector_count,
  1552. &msi_base_data,
  1553. &msi_vector_start);
  1554. if (ret)
  1555. return dp_soc_interrupt_map_calculate_integrated(soc,
  1556. intr_ctx_num, irq_id_map, num_irq);
  1557. else
  1558. dp_soc_interrupt_map_calculate_msi(soc,
  1559. intr_ctx_num, irq_id_map, num_irq,
  1560. msi_vector_count, msi_vector_start);
  1561. }
  1562. /*
  1563. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1564. * @txrx_soc: DP SOC handle
  1565. *
  1566. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1567. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1568. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1569. *
  1570. * Return: 0 for success. nonzero for failure.
  1571. */
  1572. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1573. {
  1574. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1575. int i = 0;
  1576. int num_irq = 0;
  1577. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1578. int ret = 0;
  1579. /* Map of IRQ ids registered with one interrupt context */
  1580. int irq_id_map[HIF_MAX_GRP_IRQ];
  1581. int tx_mask =
  1582. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1583. int rx_mask =
  1584. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1585. int rx_mon_mask =
  1586. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1587. int rx_err_ring_mask =
  1588. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1589. int rx_wbm_rel_ring_mask =
  1590. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1591. int reo_status_ring_mask =
  1592. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1593. int rxdma2host_ring_mask =
  1594. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1595. int host2rxdma_ring_mask =
  1596. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1597. int host2rxdma_mon_ring_mask =
  1598. wlan_cfg_get_host2rxdma_mon_ring_mask(
  1599. soc->wlan_cfg_ctx, i);
  1600. soc->intr_ctx[i].dp_intr_id = i;
  1601. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1602. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1603. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1604. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1605. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1606. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1607. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1608. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1609. soc->intr_ctx[i].host2rxdma_mon_ring_mask =
  1610. host2rxdma_mon_ring_mask;
  1611. soc->intr_ctx[i].soc = soc;
  1612. num_irq = 0;
  1613. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1614. &num_irq);
  1615. ret = hif_register_ext_group(soc->hif_handle,
  1616. num_irq, irq_id_map, dp_service_srngs,
  1617. &soc->intr_ctx[i], "dp_intr",
  1618. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1619. if (ret) {
  1620. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1621. FL("failed, ret = %d"), ret);
  1622. return QDF_STATUS_E_FAILURE;
  1623. }
  1624. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1625. }
  1626. hif_configure_ext_group_interrupts(soc->hif_handle);
  1627. return QDF_STATUS_SUCCESS;
  1628. }
  1629. /*
  1630. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1631. * @txrx_soc: DP SOC handle
  1632. *
  1633. * Return: void
  1634. */
  1635. static void dp_soc_interrupt_detach(void *txrx_soc)
  1636. {
  1637. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1638. int i;
  1639. if (soc->intr_mode == DP_INTR_POLL) {
  1640. qdf_timer_stop(&soc->int_timer);
  1641. qdf_timer_free(&soc->int_timer);
  1642. } else {
  1643. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1644. }
  1645. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1646. soc->intr_ctx[i].tx_ring_mask = 0;
  1647. soc->intr_ctx[i].rx_ring_mask = 0;
  1648. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1649. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1650. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1651. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1652. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1653. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1654. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  1655. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1656. }
  1657. }
  1658. #define AVG_MAX_MPDUS_PER_TID 128
  1659. #define AVG_TIDS_PER_CLIENT 2
  1660. #define AVG_FLOWS_PER_TID 2
  1661. #define AVG_MSDUS_PER_FLOW 128
  1662. #define AVG_MSDUS_PER_MPDU 4
  1663. /*
  1664. * Allocate and setup link descriptor pool that will be used by HW for
  1665. * various link and queue descriptors and managed by WBM
  1666. */
  1667. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1668. {
  1669. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1670. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1671. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1672. uint32_t num_mpdus_per_link_desc =
  1673. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1674. uint32_t num_msdus_per_link_desc =
  1675. hal_num_msdus_per_link_desc(soc->hal_soc);
  1676. uint32_t num_mpdu_links_per_queue_desc =
  1677. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1678. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1679. uint32_t total_link_descs, total_mem_size;
  1680. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1681. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1682. uint32_t num_link_desc_banks;
  1683. uint32_t last_bank_size = 0;
  1684. uint32_t entry_size, num_entries;
  1685. int i;
  1686. uint32_t desc_id = 0;
  1687. qdf_dma_addr_t *baseaddr = NULL;
  1688. /* Only Tx queue descriptors are allocated from common link descriptor
  1689. * pool Rx queue descriptors are not included in this because (REO queue
  1690. * extension descriptors) they are expected to be allocated contiguously
  1691. * with REO queue descriptors
  1692. */
  1693. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1694. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1695. num_mpdu_queue_descs = num_mpdu_link_descs /
  1696. num_mpdu_links_per_queue_desc;
  1697. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1698. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1699. num_msdus_per_link_desc;
  1700. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1701. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1702. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1703. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1704. /* Round up to power of 2 */
  1705. total_link_descs = 1;
  1706. while (total_link_descs < num_entries)
  1707. total_link_descs <<= 1;
  1708. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1709. FL("total_link_descs: %u, link_desc_size: %d"),
  1710. total_link_descs, link_desc_size);
  1711. total_mem_size = total_link_descs * link_desc_size;
  1712. total_mem_size += link_desc_align;
  1713. if (total_mem_size <= max_alloc_size) {
  1714. num_link_desc_banks = 0;
  1715. last_bank_size = total_mem_size;
  1716. } else {
  1717. num_link_desc_banks = (total_mem_size) /
  1718. (max_alloc_size - link_desc_align);
  1719. last_bank_size = total_mem_size %
  1720. (max_alloc_size - link_desc_align);
  1721. }
  1722. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1723. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1724. total_mem_size, num_link_desc_banks);
  1725. for (i = 0; i < num_link_desc_banks; i++) {
  1726. if (!dp_is_soc_reinit(soc)) {
  1727. baseaddr = &soc->link_desc_banks[i].
  1728. base_paddr_unaligned;
  1729. soc->link_desc_banks[i].base_vaddr_unaligned =
  1730. qdf_mem_alloc_consistent(soc->osdev,
  1731. soc->osdev->dev,
  1732. max_alloc_size,
  1733. baseaddr);
  1734. }
  1735. soc->link_desc_banks[i].size = max_alloc_size;
  1736. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1737. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1738. ((unsigned long)(
  1739. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1740. link_desc_align));
  1741. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1742. soc->link_desc_banks[i].base_paddr_unaligned) +
  1743. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1744. (unsigned long)(
  1745. soc->link_desc_banks[i].base_vaddr_unaligned));
  1746. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1747. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1748. FL("Link descriptor memory alloc failed"));
  1749. goto fail;
  1750. }
  1751. }
  1752. if (last_bank_size) {
  1753. /* Allocate last bank in case total memory required is not exact
  1754. * multiple of max_alloc_size
  1755. */
  1756. if (!dp_is_soc_reinit(soc)) {
  1757. baseaddr = &soc->link_desc_banks[i].
  1758. base_paddr_unaligned;
  1759. soc->link_desc_banks[i].base_vaddr_unaligned =
  1760. qdf_mem_alloc_consistent(soc->osdev,
  1761. soc->osdev->dev,
  1762. last_bank_size,
  1763. baseaddr);
  1764. }
  1765. soc->link_desc_banks[i].size = last_bank_size;
  1766. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1767. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1768. ((unsigned long)(
  1769. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1770. link_desc_align));
  1771. soc->link_desc_banks[i].base_paddr =
  1772. (unsigned long)(
  1773. soc->link_desc_banks[i].base_paddr_unaligned) +
  1774. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1775. (unsigned long)(
  1776. soc->link_desc_banks[i].base_vaddr_unaligned));
  1777. }
  1778. /* Allocate and setup link descriptor idle list for HW internal use */
  1779. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1780. total_mem_size = entry_size * total_link_descs;
  1781. if (total_mem_size <= max_alloc_size) {
  1782. void *desc;
  1783. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1784. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1785. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1786. FL("Link desc idle ring setup failed"));
  1787. goto fail;
  1788. }
  1789. hal_srng_access_start_unlocked(soc->hal_soc,
  1790. soc->wbm_idle_link_ring.hal_srng);
  1791. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1792. soc->link_desc_banks[i].base_paddr; i++) {
  1793. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1794. ((unsigned long)(
  1795. soc->link_desc_banks[i].base_vaddr) -
  1796. (unsigned long)(
  1797. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1798. / link_desc_size;
  1799. unsigned long paddr = (unsigned long)(
  1800. soc->link_desc_banks[i].base_paddr);
  1801. while (num_entries && (desc = hal_srng_src_get_next(
  1802. soc->hal_soc,
  1803. soc->wbm_idle_link_ring.hal_srng))) {
  1804. hal_set_link_desc_addr(desc,
  1805. LINK_DESC_COOKIE(desc_id, i), paddr);
  1806. num_entries--;
  1807. desc_id++;
  1808. paddr += link_desc_size;
  1809. }
  1810. }
  1811. hal_srng_access_end_unlocked(soc->hal_soc,
  1812. soc->wbm_idle_link_ring.hal_srng);
  1813. } else {
  1814. uint32_t num_scatter_bufs;
  1815. uint32_t num_entries_per_buf;
  1816. uint32_t rem_entries;
  1817. uint8_t *scatter_buf_ptr;
  1818. uint16_t scatter_buf_num;
  1819. uint32_t buf_size = 0;
  1820. soc->wbm_idle_scatter_buf_size =
  1821. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1822. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1823. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1824. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1825. soc->hal_soc, total_mem_size,
  1826. soc->wbm_idle_scatter_buf_size);
  1827. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1828. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1829. FL("scatter bufs size out of bounds"));
  1830. goto fail;
  1831. }
  1832. for (i = 0; i < num_scatter_bufs; i++) {
  1833. baseaddr = &soc->wbm_idle_scatter_buf_base_paddr[i];
  1834. if (!dp_is_soc_reinit(soc)) {
  1835. buf_size = soc->wbm_idle_scatter_buf_size;
  1836. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1837. qdf_mem_alloc_consistent(soc->osdev,
  1838. soc->osdev->
  1839. dev,
  1840. buf_size,
  1841. baseaddr);
  1842. }
  1843. if (!soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1844. QDF_TRACE(QDF_MODULE_ID_DP,
  1845. QDF_TRACE_LEVEL_ERROR,
  1846. FL("Scatter lst memory alloc fail"));
  1847. goto fail;
  1848. }
  1849. }
  1850. /* Populate idle list scatter buffers with link descriptor
  1851. * pointers
  1852. */
  1853. scatter_buf_num = 0;
  1854. scatter_buf_ptr = (uint8_t *)(
  1855. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1856. rem_entries = num_entries_per_buf;
  1857. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1858. soc->link_desc_banks[i].base_paddr; i++) {
  1859. uint32_t num_link_descs =
  1860. (soc->link_desc_banks[i].size -
  1861. ((unsigned long)(
  1862. soc->link_desc_banks[i].base_vaddr) -
  1863. (unsigned long)(
  1864. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1865. / link_desc_size;
  1866. unsigned long paddr = (unsigned long)(
  1867. soc->link_desc_banks[i].base_paddr);
  1868. while (num_link_descs) {
  1869. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1870. LINK_DESC_COOKIE(desc_id, i), paddr);
  1871. num_link_descs--;
  1872. desc_id++;
  1873. paddr += link_desc_size;
  1874. rem_entries--;
  1875. if (rem_entries) {
  1876. scatter_buf_ptr += entry_size;
  1877. } else {
  1878. rem_entries = num_entries_per_buf;
  1879. scatter_buf_num++;
  1880. if (scatter_buf_num >= num_scatter_bufs)
  1881. break;
  1882. scatter_buf_ptr = (uint8_t *)(
  1883. soc->wbm_idle_scatter_buf_base_vaddr[
  1884. scatter_buf_num]);
  1885. }
  1886. }
  1887. }
  1888. /* Setup link descriptor idle list in HW */
  1889. hal_setup_link_idle_list(soc->hal_soc,
  1890. soc->wbm_idle_scatter_buf_base_paddr,
  1891. soc->wbm_idle_scatter_buf_base_vaddr,
  1892. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1893. (uint32_t)(scatter_buf_ptr -
  1894. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1895. scatter_buf_num-1])), total_link_descs);
  1896. }
  1897. return 0;
  1898. fail:
  1899. if (soc->wbm_idle_link_ring.hal_srng) {
  1900. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1901. WBM_IDLE_LINK, 0);
  1902. }
  1903. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1904. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1905. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1906. soc->wbm_idle_scatter_buf_size,
  1907. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1908. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1909. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1910. }
  1911. }
  1912. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1913. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1914. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1915. soc->link_desc_banks[i].size,
  1916. soc->link_desc_banks[i].base_vaddr_unaligned,
  1917. soc->link_desc_banks[i].base_paddr_unaligned,
  1918. 0);
  1919. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1920. }
  1921. }
  1922. return QDF_STATUS_E_FAILURE;
  1923. }
  1924. /*
  1925. * Free link descriptor pool that was setup HW
  1926. */
  1927. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1928. {
  1929. int i;
  1930. if (soc->wbm_idle_link_ring.hal_srng) {
  1931. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1932. WBM_IDLE_LINK, 0);
  1933. }
  1934. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1935. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1936. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1937. soc->wbm_idle_scatter_buf_size,
  1938. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1939. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1940. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1941. }
  1942. }
  1943. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1944. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1945. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1946. soc->link_desc_banks[i].size,
  1947. soc->link_desc_banks[i].base_vaddr_unaligned,
  1948. soc->link_desc_banks[i].base_paddr_unaligned,
  1949. 0);
  1950. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1951. }
  1952. }
  1953. }
  1954. #ifdef IPA_OFFLOAD
  1955. #define REO_DST_RING_SIZE_QCA6290 1023
  1956. #ifndef QCA_WIFI_QCA8074_VP
  1957. #define REO_DST_RING_SIZE_QCA8074 1023
  1958. #else
  1959. #define REO_DST_RING_SIZE_QCA8074 8
  1960. #endif /* QCA_WIFI_QCA8074_VP */
  1961. #else
  1962. #define REO_DST_RING_SIZE_QCA6290 1024
  1963. #ifndef QCA_WIFI_QCA8074_VP
  1964. #define REO_DST_RING_SIZE_QCA8074 2048
  1965. #else
  1966. #define REO_DST_RING_SIZE_QCA8074 8
  1967. #endif /* QCA_WIFI_QCA8074_VP */
  1968. #endif /* IPA_OFFLOAD */
  1969. /*
  1970. * dp_ast_aging_timer_fn() - Timer callback function for WDS aging
  1971. * @soc: Datapath SOC handle
  1972. *
  1973. * This is a timer function used to age out stale AST nodes from
  1974. * AST table
  1975. */
  1976. #ifdef FEATURE_WDS
  1977. static void dp_ast_aging_timer_fn(void *soc_hdl)
  1978. {
  1979. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1980. struct dp_pdev *pdev;
  1981. struct dp_vdev *vdev;
  1982. struct dp_peer *peer;
  1983. struct dp_ast_entry *ase, *temp_ase;
  1984. int i;
  1985. bool check_wds_ase = false;
  1986. if (soc->wds_ast_aging_timer_cnt++ >= DP_WDS_AST_AGING_TIMER_CNT) {
  1987. soc->wds_ast_aging_timer_cnt = 0;
  1988. check_wds_ase = true;
  1989. }
  1990. /* Peer list access lock */
  1991. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1992. /* AST list access lock */
  1993. qdf_spin_lock_bh(&soc->ast_lock);
  1994. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1995. pdev = soc->pdev_list[i];
  1996. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1997. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1998. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1999. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  2000. /*
  2001. * Do not expire static ast entries
  2002. * and HM WDS entries
  2003. */
  2004. if (ase->type !=
  2005. CDP_TXRX_AST_TYPE_WDS &&
  2006. ase->type !=
  2007. CDP_TXRX_AST_TYPE_MEC &&
  2008. ase->type !=
  2009. CDP_TXRX_AST_TYPE_DA)
  2010. continue;
  2011. /* Expire MEC entry every n sec.
  2012. * This needs to be expired in
  2013. * case if STA backbone is made as
  2014. * AP backbone, In this case it needs
  2015. * to be re-added as a WDS entry.
  2016. */
  2017. if (ase->is_active && ase->type ==
  2018. CDP_TXRX_AST_TYPE_MEC) {
  2019. ase->is_active = FALSE;
  2020. continue;
  2021. } else if (ase->is_active &&
  2022. check_wds_ase) {
  2023. ase->is_active = FALSE;
  2024. continue;
  2025. }
  2026. if (ase->type ==
  2027. CDP_TXRX_AST_TYPE_MEC) {
  2028. DP_STATS_INC(soc,
  2029. ast.aged_out, 1);
  2030. dp_peer_del_ast(soc, ase);
  2031. } else if (check_wds_ase) {
  2032. DP_STATS_INC(soc,
  2033. ast.aged_out, 1);
  2034. dp_peer_del_ast(soc, ase);
  2035. }
  2036. }
  2037. }
  2038. }
  2039. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2040. }
  2041. qdf_spin_unlock_bh(&soc->ast_lock);
  2042. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2043. if (qdf_atomic_read(&soc->cmn_init_done))
  2044. qdf_timer_mod(&soc->ast_aging_timer,
  2045. DP_AST_AGING_TIMER_DEFAULT_MS);
  2046. }
  2047. /*
  2048. * dp_soc_wds_attach() - Setup WDS timer and AST table
  2049. * @soc: Datapath SOC handle
  2050. *
  2051. * Return: None
  2052. */
  2053. static void dp_soc_wds_attach(struct dp_soc *soc)
  2054. {
  2055. soc->wds_ast_aging_timer_cnt = 0;
  2056. qdf_timer_init(soc->osdev, &soc->ast_aging_timer,
  2057. dp_ast_aging_timer_fn, (void *)soc,
  2058. QDF_TIMER_TYPE_WAKE_APPS);
  2059. qdf_timer_mod(&soc->ast_aging_timer, DP_AST_AGING_TIMER_DEFAULT_MS);
  2060. }
  2061. /*
  2062. * dp_soc_wds_detach() - Detach WDS data structures and timers
  2063. * @txrx_soc: DP SOC handle
  2064. *
  2065. * Return: None
  2066. */
  2067. static void dp_soc_wds_detach(struct dp_soc *soc)
  2068. {
  2069. qdf_timer_stop(&soc->ast_aging_timer);
  2070. qdf_timer_free(&soc->ast_aging_timer);
  2071. }
  2072. #else
  2073. static void dp_soc_wds_attach(struct dp_soc *soc)
  2074. {
  2075. }
  2076. static void dp_soc_wds_detach(struct dp_soc *soc)
  2077. {
  2078. }
  2079. #endif
  2080. /*
  2081. * dp_soc_reset_ring_map() - Reset cpu ring map
  2082. * @soc: Datapath soc handler
  2083. *
  2084. * This api resets the default cpu ring map
  2085. */
  2086. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  2087. {
  2088. uint8_t i;
  2089. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2090. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  2091. switch (nss_config) {
  2092. case dp_nss_cfg_first_radio:
  2093. /*
  2094. * Setting Tx ring map for one nss offloaded radio
  2095. */
  2096. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  2097. break;
  2098. case dp_nss_cfg_second_radio:
  2099. /*
  2100. * Setting Tx ring for two nss offloaded radios
  2101. */
  2102. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  2103. break;
  2104. case dp_nss_cfg_dbdc:
  2105. /*
  2106. * Setting Tx ring map for 2 nss offloaded radios
  2107. */
  2108. soc->tx_ring_map[i] =
  2109. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  2110. break;
  2111. case dp_nss_cfg_dbtc:
  2112. /*
  2113. * Setting Tx ring map for 3 nss offloaded radios
  2114. */
  2115. soc->tx_ring_map[i] =
  2116. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  2117. break;
  2118. default:
  2119. dp_err("tx_ring_map failed due to invalid nss cfg");
  2120. break;
  2121. }
  2122. }
  2123. }
  2124. /*
  2125. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  2126. * @dp_soc - DP soc handle
  2127. * @ring_type - ring type
  2128. * @ring_num - ring_num
  2129. *
  2130. * return 0 or 1
  2131. */
  2132. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  2133. {
  2134. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2135. uint8_t status = 0;
  2136. switch (ring_type) {
  2137. case WBM2SW_RELEASE:
  2138. case REO_DST:
  2139. case RXDMA_BUF:
  2140. status = ((nss_config) & (1 << ring_num));
  2141. break;
  2142. default:
  2143. break;
  2144. }
  2145. return status;
  2146. }
  2147. /*
  2148. * dp_soc_reset_intr_mask() - reset interrupt mask
  2149. * @dp_soc - DP Soc handle
  2150. *
  2151. * Return: Return void
  2152. */
  2153. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  2154. {
  2155. uint8_t j;
  2156. int *grp_mask = NULL;
  2157. int group_number, mask, num_ring;
  2158. /* number of tx ring */
  2159. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  2160. /*
  2161. * group mask for tx completion ring.
  2162. */
  2163. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  2164. /* loop and reset the mask for only offloaded ring */
  2165. for (j = 0; j < num_ring; j++) {
  2166. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  2167. continue;
  2168. }
  2169. /*
  2170. * Group number corresponding to tx offloaded ring.
  2171. */
  2172. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2173. if (group_number < 0) {
  2174. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2175. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2176. WBM2SW_RELEASE, j);
  2177. return;
  2178. }
  2179. /* reset the tx mask for offloaded ring */
  2180. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2181. mask &= (~(1 << j));
  2182. /*
  2183. * reset the interrupt mask for offloaded ring.
  2184. */
  2185. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2186. }
  2187. /* number of rx rings */
  2188. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2189. /*
  2190. * group mask for reo destination ring.
  2191. */
  2192. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  2193. /* loop and reset the mask for only offloaded ring */
  2194. for (j = 0; j < num_ring; j++) {
  2195. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  2196. continue;
  2197. }
  2198. /*
  2199. * Group number corresponding to rx offloaded ring.
  2200. */
  2201. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2202. if (group_number < 0) {
  2203. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2204. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2205. REO_DST, j);
  2206. return;
  2207. }
  2208. /* set the interrupt mask for offloaded ring */
  2209. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2210. mask &= (~(1 << j));
  2211. /*
  2212. * set the interrupt mask to zero for rx offloaded radio.
  2213. */
  2214. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2215. }
  2216. /*
  2217. * group mask for Rx buffer refill ring
  2218. */
  2219. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  2220. /* loop and reset the mask for only offloaded ring */
  2221. for (j = 0; j < MAX_PDEV_CNT; j++) {
  2222. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  2223. continue;
  2224. }
  2225. /*
  2226. * Group number corresponding to rx offloaded ring.
  2227. */
  2228. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2229. if (group_number < 0) {
  2230. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2231. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2232. REO_DST, j);
  2233. return;
  2234. }
  2235. /* set the interrupt mask for offloaded ring */
  2236. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2237. group_number);
  2238. mask &= (~(1 << j));
  2239. /*
  2240. * set the interrupt mask to zero for rx offloaded radio.
  2241. */
  2242. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2243. group_number, mask);
  2244. }
  2245. }
  2246. #ifdef IPA_OFFLOAD
  2247. /**
  2248. * dp_reo_remap_config() - configure reo remap register value based
  2249. * nss configuration.
  2250. * based on offload_radio value below remap configuration
  2251. * get applied.
  2252. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  2253. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  2254. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  2255. * 3 - both Radios handled by NSS (remap not required)
  2256. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  2257. *
  2258. * @remap1: output parameter indicates reo remap 1 register value
  2259. * @remap2: output parameter indicates reo remap 2 register value
  2260. * Return: bool type, true if remap is configured else false.
  2261. */
  2262. static bool dp_reo_remap_config(struct dp_soc *soc,
  2263. uint32_t *remap1,
  2264. uint32_t *remap2)
  2265. {
  2266. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  2267. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  2268. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  2269. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  2270. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  2271. return true;
  2272. }
  2273. #else
  2274. static bool dp_reo_remap_config(struct dp_soc *soc,
  2275. uint32_t *remap1,
  2276. uint32_t *remap2)
  2277. {
  2278. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2279. switch (offload_radio) {
  2280. case dp_nss_cfg_default:
  2281. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2282. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2283. (0x3 << 18) | (0x4 << 21)) << 8;
  2284. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2285. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2286. (0x3 << 18) | (0x4 << 21)) << 8;
  2287. break;
  2288. case dp_nss_cfg_first_radio:
  2289. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  2290. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  2291. (0x2 << 18) | (0x3 << 21)) << 8;
  2292. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  2293. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  2294. (0x4 << 18) | (0x2 << 21)) << 8;
  2295. break;
  2296. case dp_nss_cfg_second_radio:
  2297. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  2298. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  2299. (0x1 << 18) | (0x3 << 21)) << 8;
  2300. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  2301. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  2302. (0x4 << 18) | (0x1 << 21)) << 8;
  2303. break;
  2304. case dp_nss_cfg_dbdc:
  2305. case dp_nss_cfg_dbtc:
  2306. /* return false if both or all are offloaded to NSS */
  2307. return false;
  2308. }
  2309. dp_debug("remap1 %x remap2 %x offload_radio %u",
  2310. *remap1, *remap2, offload_radio);
  2311. return true;
  2312. }
  2313. #endif
  2314. /*
  2315. * dp_reo_frag_dst_set() - configure reo register to set the
  2316. * fragment destination ring
  2317. * @soc : Datapath soc
  2318. * @frag_dst_ring : output parameter to set fragment destination ring
  2319. *
  2320. * Based on offload_radio below fragment destination rings is selected
  2321. * 0 - TCL
  2322. * 1 - SW1
  2323. * 2 - SW2
  2324. * 3 - SW3
  2325. * 4 - SW4
  2326. * 5 - Release
  2327. * 6 - FW
  2328. * 7 - alternate select
  2329. *
  2330. * return: void
  2331. */
  2332. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  2333. {
  2334. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2335. switch (offload_radio) {
  2336. case dp_nss_cfg_default:
  2337. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  2338. break;
  2339. case dp_nss_cfg_dbdc:
  2340. case dp_nss_cfg_dbtc:
  2341. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  2342. break;
  2343. default:
  2344. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2345. FL("dp_reo_frag_dst_set invalid offload radio config"));
  2346. break;
  2347. }
  2348. }
  2349. #ifdef ENABLE_VERBOSE_DEBUG
  2350. static void dp_enable_verbose_debug(struct dp_soc *soc)
  2351. {
  2352. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2353. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2354. if (soc_cfg_ctx->per_pkt_trace & dp_verbose_debug_mask)
  2355. is_dp_verbose_debug_enabled = true;
  2356. if (soc_cfg_ctx->per_pkt_trace & hal_verbose_debug_mask)
  2357. hal_set_verbose_debug(true);
  2358. else
  2359. hal_set_verbose_debug(false);
  2360. }
  2361. #else
  2362. static void dp_enable_verbose_debug(struct dp_soc *soc)
  2363. {
  2364. }
  2365. #endif
  2366. /*
  2367. * dp_soc_cmn_setup() - Common SoC level initializion
  2368. * @soc: Datapath SOC handle
  2369. *
  2370. * This is an internal function used to setup common SOC data structures,
  2371. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2372. */
  2373. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2374. {
  2375. int i;
  2376. struct hal_reo_params reo_params;
  2377. int tx_ring_size;
  2378. int tx_comp_ring_size;
  2379. int reo_dst_ring_size;
  2380. uint32_t entries;
  2381. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2382. if (qdf_atomic_read(&soc->cmn_init_done))
  2383. return 0;
  2384. if (dp_hw_link_desc_pool_setup(soc))
  2385. goto fail1;
  2386. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2387. dp_enable_verbose_debug(soc);
  2388. /* Setup SRNG rings */
  2389. /* Common rings */
  2390. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2391. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  2392. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2393. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2394. goto fail1;
  2395. }
  2396. soc->num_tcl_data_rings = 0;
  2397. /* Tx data rings */
  2398. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2399. soc->num_tcl_data_rings =
  2400. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2401. tx_comp_ring_size =
  2402. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2403. tx_ring_size =
  2404. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2405. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2406. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2407. TCL_DATA, i, 0, tx_ring_size)) {
  2408. QDF_TRACE(QDF_MODULE_ID_DP,
  2409. QDF_TRACE_LEVEL_ERROR,
  2410. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2411. goto fail1;
  2412. }
  2413. /*
  2414. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2415. * count
  2416. */
  2417. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2418. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2419. QDF_TRACE(QDF_MODULE_ID_DP,
  2420. QDF_TRACE_LEVEL_ERROR,
  2421. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2422. goto fail1;
  2423. }
  2424. }
  2425. } else {
  2426. /* This will be incremented during per pdev ring setup */
  2427. soc->num_tcl_data_rings = 0;
  2428. }
  2429. if (dp_tx_soc_attach(soc)) {
  2430. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2431. FL("dp_tx_soc_attach failed"));
  2432. goto fail1;
  2433. }
  2434. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2435. /* TCL command and status rings */
  2436. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2437. entries)) {
  2438. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2439. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2440. goto fail1;
  2441. }
  2442. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2443. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2444. entries)) {
  2445. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2446. FL("dp_srng_setup failed for tcl_status_ring"));
  2447. goto fail1;
  2448. }
  2449. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2450. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2451. * descriptors
  2452. */
  2453. /* Rx data rings */
  2454. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2455. soc->num_reo_dest_rings =
  2456. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2457. QDF_TRACE(QDF_MODULE_ID_DP,
  2458. QDF_TRACE_LEVEL_INFO,
  2459. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2460. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2461. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2462. i, 0, reo_dst_ring_size)) {
  2463. QDF_TRACE(QDF_MODULE_ID_DP,
  2464. QDF_TRACE_LEVEL_ERROR,
  2465. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2466. goto fail1;
  2467. }
  2468. }
  2469. } else {
  2470. /* This will be incremented during per pdev ring setup */
  2471. soc->num_reo_dest_rings = 0;
  2472. }
  2473. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2474. /* LMAC RxDMA to SW Rings configuration */
  2475. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2476. /* Only valid for MCL */
  2477. struct dp_pdev *pdev = soc->pdev_list[0];
  2478. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2479. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2480. RXDMA_DST, 0, i,
  2481. entries)) {
  2482. QDF_TRACE(QDF_MODULE_ID_DP,
  2483. QDF_TRACE_LEVEL_ERROR,
  2484. FL(RNG_ERR "rxdma_err_dst_ring"));
  2485. goto fail1;
  2486. }
  2487. }
  2488. }
  2489. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2490. /* REO reinjection ring */
  2491. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2492. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2493. entries)) {
  2494. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2495. FL("dp_srng_setup failed for reo_reinject_ring"));
  2496. goto fail1;
  2497. }
  2498. /* Rx release ring */
  2499. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2500. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2501. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2502. FL("dp_srng_setup failed for rx_rel_ring"));
  2503. goto fail1;
  2504. }
  2505. /* Rx exception ring */
  2506. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2507. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2508. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2509. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2510. FL("dp_srng_setup failed for reo_exception_ring"));
  2511. goto fail1;
  2512. }
  2513. /* REO command and status rings */
  2514. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2515. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2516. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2517. FL("dp_srng_setup failed for reo_cmd_ring"));
  2518. goto fail1;
  2519. }
  2520. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2521. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2522. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2523. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2524. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2525. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2526. FL("dp_srng_setup failed for reo_status_ring"));
  2527. goto fail1;
  2528. }
  2529. /* Reset the cpu ring map if radio is NSS offloaded */
  2530. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2531. dp_soc_reset_cpu_ring_map(soc);
  2532. dp_soc_reset_intr_mask(soc);
  2533. }
  2534. /* Setup HW REO */
  2535. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2536. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2537. /*
  2538. * Reo ring remap is not required if both radios
  2539. * are offloaded to NSS
  2540. */
  2541. if (!dp_reo_remap_config(soc,
  2542. &reo_params.remap1,
  2543. &reo_params.remap2))
  2544. goto out;
  2545. reo_params.rx_hash_enabled = true;
  2546. }
  2547. /* setup the global rx defrag waitlist */
  2548. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2549. soc->rx.defrag.timeout_ms =
  2550. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2551. soc->rx.defrag.next_flush_ms = 0;
  2552. soc->rx.flags.defrag_timeout_check =
  2553. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2554. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2555. out:
  2556. /*
  2557. * set the fragment destination ring
  2558. */
  2559. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2560. hal_reo_setup(soc->hal_soc, &reo_params);
  2561. qdf_atomic_set(&soc->cmn_init_done, 1);
  2562. dp_soc_wds_attach(soc);
  2563. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2564. return 0;
  2565. fail1:
  2566. /*
  2567. * Cleanup will be done as part of soc_detach, which will
  2568. * be called on pdev attach failure
  2569. */
  2570. return QDF_STATUS_E_FAILURE;
  2571. }
  2572. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2573. static QDF_STATUS dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2574. {
  2575. struct cdp_lro_hash_config lro_hash;
  2576. QDF_STATUS status;
  2577. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2578. !wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx) &&
  2579. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2580. dp_err("LRO, GRO and RX hash disabled");
  2581. return QDF_STATUS_E_FAILURE;
  2582. }
  2583. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2584. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) ||
  2585. wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx)) {
  2586. lro_hash.lro_enable = 1;
  2587. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2588. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2589. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2590. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2591. }
  2592. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2593. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2594. LRO_IPV4_SEED_ARR_SZ));
  2595. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2596. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2597. LRO_IPV6_SEED_ARR_SZ));
  2598. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2599. if (!soc->cdp_soc.ol_ops->lro_hash_config) {
  2600. QDF_BUG(0);
  2601. dp_err("lro_hash_config not configured");
  2602. return QDF_STATUS_E_FAILURE;
  2603. }
  2604. status = soc->cdp_soc.ol_ops->lro_hash_config(pdev->ctrl_pdev,
  2605. &lro_hash);
  2606. if (!QDF_IS_STATUS_SUCCESS(status)) {
  2607. dp_err("failed to send lro_hash_config to FW %u", status);
  2608. return status;
  2609. }
  2610. dp_info("LRO CMD config: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2611. lro_hash.lro_enable, lro_hash.tcp_flag,
  2612. lro_hash.tcp_flag_mask);
  2613. dp_info("toeplitz_hash_ipv4:");
  2614. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2615. (void *)lro_hash.toeplitz_hash_ipv4,
  2616. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2617. LRO_IPV4_SEED_ARR_SZ));
  2618. dp_info("toeplitz_hash_ipv6:");
  2619. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2620. (void *)lro_hash.toeplitz_hash_ipv6,
  2621. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2622. LRO_IPV6_SEED_ARR_SZ));
  2623. return status;
  2624. }
  2625. /*
  2626. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2627. * @soc: data path SoC handle
  2628. * @pdev: Physical device handle
  2629. *
  2630. * Return: 0 - success, > 0 - failure
  2631. */
  2632. #ifdef QCA_HOST2FW_RXBUF_RING
  2633. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2634. struct dp_pdev *pdev)
  2635. {
  2636. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2637. int max_mac_rings;
  2638. int i;
  2639. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2640. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2641. for (i = 0; i < max_mac_rings; i++) {
  2642. dp_verbose_debug("pdev_id %d mac_id %d", pdev->pdev_id, i);
  2643. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2644. RXDMA_BUF, 1, i,
  2645. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2646. QDF_TRACE(QDF_MODULE_ID_DP,
  2647. QDF_TRACE_LEVEL_ERROR,
  2648. FL("failed rx mac ring setup"));
  2649. return QDF_STATUS_E_FAILURE;
  2650. }
  2651. }
  2652. return QDF_STATUS_SUCCESS;
  2653. }
  2654. #else
  2655. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2656. struct dp_pdev *pdev)
  2657. {
  2658. return QDF_STATUS_SUCCESS;
  2659. }
  2660. #endif
  2661. /**
  2662. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2663. * @pdev - DP_PDEV handle
  2664. *
  2665. * Return: void
  2666. */
  2667. static inline void
  2668. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2669. {
  2670. uint8_t map_id;
  2671. struct dp_soc *soc = pdev->soc;
  2672. if (!soc)
  2673. return;
  2674. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2675. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2676. default_dscp_tid_map,
  2677. sizeof(default_dscp_tid_map));
  2678. }
  2679. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2680. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2681. default_dscp_tid_map,
  2682. map_id);
  2683. }
  2684. }
  2685. /**
  2686. * dp_pcp_tid_map_setup(): Initialize the pcp-tid maps
  2687. * @pdev - DP_PDEV handle
  2688. *
  2689. * Return: void
  2690. */
  2691. static inline void
  2692. dp_pcp_tid_map_setup(struct dp_pdev *pdev)
  2693. {
  2694. struct dp_soc *soc = pdev->soc;
  2695. if (!soc)
  2696. return;
  2697. qdf_mem_copy(soc->pcp_tid_map, default_pcp_tid_map,
  2698. sizeof(default_pcp_tid_map));
  2699. hal_tx_set_pcp_tid_map_default(soc->hal_soc, default_pcp_tid_map);
  2700. }
  2701. #ifdef IPA_OFFLOAD
  2702. /**
  2703. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2704. * @soc: data path instance
  2705. * @pdev: core txrx pdev context
  2706. *
  2707. * Return: QDF_STATUS_SUCCESS: success
  2708. * QDF_STATUS_E_RESOURCES: Error return
  2709. */
  2710. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2711. struct dp_pdev *pdev)
  2712. {
  2713. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2714. int entries;
  2715. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2716. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2717. /* Setup second Rx refill buffer ring */
  2718. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2719. IPA_RX_REFILL_BUF_RING_IDX,
  2720. pdev->pdev_id,
  2721. entries)) {
  2722. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2723. FL("dp_srng_setup failed second rx refill ring"));
  2724. return QDF_STATUS_E_FAILURE;
  2725. }
  2726. return QDF_STATUS_SUCCESS;
  2727. }
  2728. /**
  2729. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2730. * @soc: data path instance
  2731. * @pdev: core txrx pdev context
  2732. *
  2733. * Return: void
  2734. */
  2735. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2736. struct dp_pdev *pdev)
  2737. {
  2738. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2739. IPA_RX_REFILL_BUF_RING_IDX);
  2740. }
  2741. #else
  2742. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2743. struct dp_pdev *pdev)
  2744. {
  2745. return QDF_STATUS_SUCCESS;
  2746. }
  2747. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2748. struct dp_pdev *pdev)
  2749. {
  2750. }
  2751. #endif
  2752. #if !defined(DISABLE_MON_CONFIG)
  2753. /**
  2754. * dp_mon_rings_setup() - Initialize Monitor rings based on target
  2755. * @soc: soc handle
  2756. * @pdev: physical device handle
  2757. *
  2758. * Return: nonzero on failure and zero on success
  2759. */
  2760. static
  2761. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2762. {
  2763. int mac_id = 0;
  2764. int pdev_id = pdev->pdev_id;
  2765. int entries;
  2766. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2767. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2768. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2769. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2770. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2771. entries =
  2772. wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2773. if (dp_srng_setup(soc,
  2774. &pdev->rxdma_mon_buf_ring[mac_id],
  2775. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2776. entries)) {
  2777. QDF_TRACE(QDF_MODULE_ID_DP,
  2778. QDF_TRACE_LEVEL_ERROR,
  2779. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2780. return QDF_STATUS_E_NOMEM;
  2781. }
  2782. entries =
  2783. wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2784. if (dp_srng_setup(soc,
  2785. &pdev->rxdma_mon_dst_ring[mac_id],
  2786. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2787. entries)) {
  2788. QDF_TRACE(QDF_MODULE_ID_DP,
  2789. QDF_TRACE_LEVEL_ERROR,
  2790. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2791. return QDF_STATUS_E_NOMEM;
  2792. }
  2793. entries =
  2794. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2795. if (dp_srng_setup(soc,
  2796. &pdev->rxdma_mon_status_ring[mac_id],
  2797. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2798. entries)) {
  2799. QDF_TRACE(QDF_MODULE_ID_DP,
  2800. QDF_TRACE_LEVEL_ERROR,
  2801. FL(RNG_ERR "rxdma_mon_status_ring"));
  2802. return QDF_STATUS_E_NOMEM;
  2803. }
  2804. entries =
  2805. wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2806. if (dp_srng_setup(soc,
  2807. &pdev->rxdma_mon_desc_ring[mac_id],
  2808. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2809. entries)) {
  2810. QDF_TRACE(QDF_MODULE_ID_DP,
  2811. QDF_TRACE_LEVEL_ERROR,
  2812. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2813. return QDF_STATUS_E_NOMEM;
  2814. }
  2815. } else {
  2816. entries =
  2817. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2818. if (dp_srng_setup(soc,
  2819. &pdev->rxdma_mon_status_ring[mac_id],
  2820. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2821. entries)) {
  2822. QDF_TRACE(QDF_MODULE_ID_DP,
  2823. QDF_TRACE_LEVEL_ERROR,
  2824. FL(RNG_ERR "rxdma_mon_status_ring"));
  2825. return QDF_STATUS_E_NOMEM;
  2826. }
  2827. }
  2828. }
  2829. return QDF_STATUS_SUCCESS;
  2830. }
  2831. #else
  2832. static
  2833. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2834. {
  2835. return QDF_STATUS_SUCCESS;
  2836. }
  2837. #endif
  2838. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2839. * @pdev_hdl: pdev handle
  2840. */
  2841. #ifdef ATH_SUPPORT_EXT_STAT
  2842. void dp_iterate_update_peer_list(void *pdev_hdl)
  2843. {
  2844. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2845. struct dp_soc *soc = pdev->soc;
  2846. struct dp_vdev *vdev = NULL;
  2847. struct dp_peer *peer = NULL;
  2848. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2849. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2850. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2851. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2852. dp_cal_client_update_peer_stats(&peer->stats);
  2853. }
  2854. }
  2855. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2856. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2857. }
  2858. #else
  2859. void dp_iterate_update_peer_list(void *pdev_hdl)
  2860. {
  2861. }
  2862. #endif
  2863. /*
  2864. * dp_pdev_attach_wifi3() - attach txrx pdev
  2865. * @ctrl_pdev: Opaque PDEV object
  2866. * @txrx_soc: Datapath SOC handle
  2867. * @htc_handle: HTC handle for host-target interface
  2868. * @qdf_osdev: QDF OS device
  2869. * @pdev_id: PDEV ID
  2870. *
  2871. * Return: DP PDEV handle on success, NULL on failure
  2872. */
  2873. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2874. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2875. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2876. {
  2877. int tx_ring_size;
  2878. int tx_comp_ring_size;
  2879. int reo_dst_ring_size;
  2880. int entries;
  2881. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2882. int nss_cfg;
  2883. void *sojourn_buf;
  2884. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2885. struct dp_pdev *pdev = NULL;
  2886. if (dp_is_soc_reinit(soc))
  2887. pdev = soc->pdev_list[pdev_id];
  2888. else
  2889. pdev = qdf_mem_malloc(sizeof(*pdev));
  2890. if (!pdev) {
  2891. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2892. FL("DP PDEV memory allocation failed"));
  2893. goto fail0;
  2894. }
  2895. /*
  2896. * Variable to prevent double pdev deinitialization during
  2897. * radio detach execution .i.e. in the absence of any vdev.
  2898. */
  2899. pdev->pdev_deinit = 0;
  2900. pdev->invalid_peer = qdf_mem_malloc(sizeof(struct dp_peer));
  2901. if (!pdev->invalid_peer) {
  2902. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2903. FL("Invalid peer memory allocation failed"));
  2904. qdf_mem_free(pdev);
  2905. goto fail0;
  2906. }
  2907. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2908. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2909. if (!pdev->wlan_cfg_ctx) {
  2910. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2911. FL("pdev cfg_attach failed"));
  2912. qdf_mem_free(pdev->invalid_peer);
  2913. qdf_mem_free(pdev);
  2914. goto fail0;
  2915. }
  2916. /*
  2917. * set nss pdev config based on soc config
  2918. */
  2919. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2920. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2921. (nss_cfg & (1 << pdev_id)));
  2922. pdev->soc = soc;
  2923. pdev->ctrl_pdev = ctrl_pdev;
  2924. pdev->pdev_id = pdev_id;
  2925. soc->pdev_list[pdev_id] = pdev;
  2926. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  2927. soc->pdev_count++;
  2928. TAILQ_INIT(&pdev->vdev_list);
  2929. qdf_spinlock_create(&pdev->vdev_list_lock);
  2930. pdev->vdev_count = 0;
  2931. qdf_spinlock_create(&pdev->tx_mutex);
  2932. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2933. TAILQ_INIT(&pdev->neighbour_peers_list);
  2934. pdev->neighbour_peers_added = false;
  2935. pdev->monitor_configured = false;
  2936. if (dp_soc_cmn_setup(soc)) {
  2937. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2938. FL("dp_soc_cmn_setup failed"));
  2939. goto fail1;
  2940. }
  2941. /* Setup per PDEV TCL rings if configured */
  2942. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2943. tx_ring_size =
  2944. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2945. tx_comp_ring_size =
  2946. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2947. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2948. pdev_id, pdev_id, tx_ring_size)) {
  2949. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2950. FL("dp_srng_setup failed for tcl_data_ring"));
  2951. goto fail1;
  2952. }
  2953. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2954. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2955. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2956. FL("dp_srng_setup failed for tx_comp_ring"));
  2957. goto fail1;
  2958. }
  2959. soc->num_tcl_data_rings++;
  2960. }
  2961. /* Tx specific init */
  2962. if (dp_tx_pdev_attach(pdev)) {
  2963. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2964. FL("dp_tx_pdev_attach failed"));
  2965. goto fail1;
  2966. }
  2967. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2968. /* Setup per PDEV REO rings if configured */
  2969. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2970. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2971. pdev_id, pdev_id, reo_dst_ring_size)) {
  2972. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2973. FL("dp_srng_setup failed for reo_dest_ringn"));
  2974. goto fail1;
  2975. }
  2976. soc->num_reo_dest_rings++;
  2977. }
  2978. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2979. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2980. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2981. FL("dp_srng_setup failed rx refill ring"));
  2982. goto fail1;
  2983. }
  2984. if (dp_rxdma_ring_setup(soc, pdev)) {
  2985. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2986. FL("RXDMA ring config failed"));
  2987. goto fail1;
  2988. }
  2989. if (dp_mon_rings_setup(soc, pdev)) {
  2990. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2991. FL("MONITOR rings setup failed"));
  2992. goto fail1;
  2993. }
  2994. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2995. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2996. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2997. 0, pdev_id,
  2998. entries)) {
  2999. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3000. FL(RNG_ERR "rxdma_err_dst_ring"));
  3001. goto fail1;
  3002. }
  3003. }
  3004. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  3005. goto fail1;
  3006. if (dp_ipa_ring_resource_setup(soc, pdev))
  3007. goto fail1;
  3008. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  3009. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3010. FL("dp_ipa_uc_attach failed"));
  3011. goto fail1;
  3012. }
  3013. /* Rx specific init */
  3014. if (dp_rx_pdev_attach(pdev)) {
  3015. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3016. FL("dp_rx_pdev_attach failed"));
  3017. goto fail1;
  3018. }
  3019. DP_STATS_INIT(pdev);
  3020. /* Monitor filter init */
  3021. pdev->mon_filter_mode = MON_FILTER_ALL;
  3022. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  3023. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  3024. pdev->fp_data_filter = FILTER_DATA_ALL;
  3025. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  3026. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  3027. pdev->mo_data_filter = FILTER_DATA_ALL;
  3028. dp_local_peer_id_pool_init(pdev);
  3029. dp_dscp_tid_map_setup(pdev);
  3030. dp_pcp_tid_map_setup(pdev);
  3031. /* Rx monitor mode specific init */
  3032. if (dp_rx_pdev_mon_attach(pdev)) {
  3033. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3034. "dp_rx_pdev_mon_attach failed");
  3035. goto fail1;
  3036. }
  3037. if (dp_wdi_event_attach(pdev)) {
  3038. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3039. "dp_wdi_evet_attach failed");
  3040. goto fail1;
  3041. }
  3042. /* set the reo destination during initialization */
  3043. pdev->reo_dest = pdev->pdev_id + 1;
  3044. /*
  3045. * initialize ppdu tlv list
  3046. */
  3047. TAILQ_INIT(&pdev->ppdu_info_list);
  3048. pdev->tlv_count = 0;
  3049. pdev->list_depth = 0;
  3050. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  3051. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  3052. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  3053. TRUE);
  3054. if (pdev->sojourn_buf) {
  3055. sojourn_buf = qdf_nbuf_data(pdev->sojourn_buf);
  3056. qdf_mem_zero(sojourn_buf, sizeof(struct cdp_tx_sojourn_stats));
  3057. }
  3058. /* initlialize cal client timer */
  3059. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  3060. &dp_iterate_update_peer_list);
  3061. qdf_event_create(&pdev->fw_peer_stats_event);
  3062. pdev->num_tx_allowed = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  3063. return (struct cdp_pdev *)pdev;
  3064. fail1:
  3065. dp_pdev_detach((struct cdp_pdev *)pdev, 0);
  3066. fail0:
  3067. return NULL;
  3068. }
  3069. /*
  3070. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  3071. * @soc: data path SoC handle
  3072. * @pdev: Physical device handle
  3073. *
  3074. * Return: void
  3075. */
  3076. #ifdef QCA_HOST2FW_RXBUF_RING
  3077. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  3078. struct dp_pdev *pdev)
  3079. {
  3080. int max_mac_rings =
  3081. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  3082. int i;
  3083. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  3084. max_mac_rings : MAX_RX_MAC_RINGS;
  3085. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  3086. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  3087. RXDMA_BUF, 1);
  3088. qdf_timer_free(&soc->mon_reap_timer);
  3089. }
  3090. #else
  3091. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  3092. struct dp_pdev *pdev)
  3093. {
  3094. }
  3095. #endif
  3096. /*
  3097. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  3098. * @pdev: device object
  3099. *
  3100. * Return: void
  3101. */
  3102. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  3103. {
  3104. struct dp_neighbour_peer *peer = NULL;
  3105. struct dp_neighbour_peer *temp_peer = NULL;
  3106. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  3107. neighbour_peer_list_elem, temp_peer) {
  3108. /* delete this peer from the list */
  3109. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3110. peer, neighbour_peer_list_elem);
  3111. qdf_mem_free(peer);
  3112. }
  3113. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  3114. }
  3115. /**
  3116. * dp_htt_ppdu_stats_detach() - detach stats resources
  3117. * @pdev: Datapath PDEV handle
  3118. *
  3119. * Return: void
  3120. */
  3121. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  3122. {
  3123. struct ppdu_info *ppdu_info, *ppdu_info_next;
  3124. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  3125. ppdu_info_list_elem, ppdu_info_next) {
  3126. if (!ppdu_info)
  3127. break;
  3128. qdf_assert_always(ppdu_info->nbuf);
  3129. qdf_nbuf_free(ppdu_info->nbuf);
  3130. qdf_mem_free(ppdu_info);
  3131. }
  3132. }
  3133. #if !defined(DISABLE_MON_CONFIG)
  3134. static
  3135. void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  3136. int mac_id)
  3137. {
  3138. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3139. dp_srng_cleanup(soc,
  3140. &pdev->rxdma_mon_buf_ring[mac_id],
  3141. RXDMA_MONITOR_BUF, 0);
  3142. dp_srng_cleanup(soc,
  3143. &pdev->rxdma_mon_dst_ring[mac_id],
  3144. RXDMA_MONITOR_DST, 0);
  3145. dp_srng_cleanup(soc,
  3146. &pdev->rxdma_mon_status_ring[mac_id],
  3147. RXDMA_MONITOR_STATUS, 0);
  3148. dp_srng_cleanup(soc,
  3149. &pdev->rxdma_mon_desc_ring[mac_id],
  3150. RXDMA_MONITOR_DESC, 0);
  3151. dp_srng_cleanup(soc,
  3152. &pdev->rxdma_err_dst_ring[mac_id],
  3153. RXDMA_DST, 0);
  3154. } else {
  3155. dp_srng_cleanup(soc,
  3156. &pdev->rxdma_mon_status_ring[mac_id],
  3157. RXDMA_MONITOR_STATUS, 0);
  3158. dp_srng_cleanup(soc,
  3159. &pdev->rxdma_err_dst_ring[mac_id],
  3160. RXDMA_DST, 0);
  3161. }
  3162. }
  3163. #else
  3164. static void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  3165. int mac_id)
  3166. {
  3167. }
  3168. #endif
  3169. /**
  3170. * dp_mon_ring_deinit() - Placeholder to deinitialize Monitor rings
  3171. *
  3172. * @soc: soc handle
  3173. * @pdev: datapath physical dev handle
  3174. * @mac_id: mac number
  3175. *
  3176. * Return: None
  3177. */
  3178. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  3179. int mac_id)
  3180. {
  3181. }
  3182. /**
  3183. * dp_pdev_mem_reset() - Reset txrx pdev memory
  3184. * @pdev: dp pdev handle
  3185. *
  3186. * Return: None
  3187. */
  3188. static void dp_pdev_mem_reset(struct dp_pdev *pdev)
  3189. {
  3190. uint16_t len = 0;
  3191. uint8_t *dp_pdev_offset = (uint8_t *)pdev;
  3192. len = sizeof(struct dp_pdev) -
  3193. offsetof(struct dp_pdev, pdev_deinit) -
  3194. sizeof(pdev->pdev_deinit);
  3195. dp_pdev_offset = dp_pdev_offset +
  3196. offsetof(struct dp_pdev, pdev_deinit) +
  3197. sizeof(pdev->pdev_deinit);
  3198. qdf_mem_zero(dp_pdev_offset, len);
  3199. }
  3200. /**
  3201. * dp_pdev_deinit() - Deinit txrx pdev
  3202. * @txrx_pdev: Datapath PDEV handle
  3203. * @force: Force deinit
  3204. *
  3205. * Return: None
  3206. */
  3207. static void dp_pdev_deinit(struct cdp_pdev *txrx_pdev, int force)
  3208. {
  3209. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3210. struct dp_soc *soc = pdev->soc;
  3211. qdf_nbuf_t curr_nbuf, next_nbuf;
  3212. int mac_id;
  3213. /*
  3214. * Prevent double pdev deinitialization during radio detach
  3215. * execution .i.e. in the absence of any vdev
  3216. */
  3217. if (pdev->pdev_deinit)
  3218. return;
  3219. pdev->pdev_deinit = 1;
  3220. dp_wdi_event_detach(pdev);
  3221. dp_tx_pdev_detach(pdev);
  3222. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3223. dp_srng_deinit(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3224. TCL_DATA, pdev->pdev_id);
  3225. dp_srng_deinit(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3226. WBM2SW_RELEASE, pdev->pdev_id);
  3227. }
  3228. dp_pktlogmod_exit(pdev);
  3229. dp_rx_pdev_detach(pdev);
  3230. dp_rx_pdev_mon_detach(pdev);
  3231. dp_neighbour_peers_detach(pdev);
  3232. qdf_spinlock_destroy(&pdev->tx_mutex);
  3233. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  3234. dp_ipa_uc_detach(soc, pdev);
  3235. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  3236. /* Cleanup per PDEV REO rings if configured */
  3237. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3238. dp_srng_deinit(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3239. REO_DST, pdev->pdev_id);
  3240. }
  3241. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3242. dp_rxdma_ring_cleanup(soc, pdev);
  3243. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3244. dp_mon_ring_deinit(soc, pdev, mac_id);
  3245. dp_srng_deinit(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3246. RXDMA_DST, 0);
  3247. }
  3248. curr_nbuf = pdev->invalid_peer_head_msdu;
  3249. while (curr_nbuf) {
  3250. next_nbuf = qdf_nbuf_next(curr_nbuf);
  3251. qdf_nbuf_free(curr_nbuf);
  3252. curr_nbuf = next_nbuf;
  3253. }
  3254. pdev->invalid_peer_head_msdu = NULL;
  3255. pdev->invalid_peer_tail_msdu = NULL;
  3256. dp_htt_ppdu_stats_detach(pdev);
  3257. qdf_nbuf_free(pdev->sojourn_buf);
  3258. dp_cal_client_detach(&pdev->cal_client_ctx);
  3259. soc->pdev_count--;
  3260. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  3261. qdf_mem_free(pdev->invalid_peer);
  3262. qdf_mem_free(pdev->dp_txrx_handle);
  3263. dp_pdev_mem_reset(pdev);
  3264. }
  3265. /**
  3266. * dp_pdev_deinit_wifi3() - Deinit txrx pdev
  3267. * @txrx_pdev: Datapath PDEV handle
  3268. * @force: Force deinit
  3269. *
  3270. * Return: None
  3271. */
  3272. static void dp_pdev_deinit_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3273. {
  3274. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3275. struct dp_soc *soc = pdev->soc;
  3276. soc->dp_soc_reinit = TRUE;
  3277. dp_pdev_deinit(txrx_pdev, force);
  3278. }
  3279. /*
  3280. * dp_pdev_detach() - Complete rest of pdev detach
  3281. * @txrx_pdev: Datapath PDEV handle
  3282. * @force: Force deinit
  3283. *
  3284. * Return: None
  3285. */
  3286. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force)
  3287. {
  3288. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3289. struct dp_soc *soc = pdev->soc;
  3290. struct rx_desc_pool *rx_desc_pool;
  3291. int mac_id, mac_for_pdev;
  3292. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3293. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3294. TCL_DATA, pdev->pdev_id);
  3295. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3296. WBM2SW_RELEASE, pdev->pdev_id);
  3297. }
  3298. dp_mon_link_free(pdev);
  3299. /* Cleanup per PDEV REO rings if configured */
  3300. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3301. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3302. REO_DST, pdev->pdev_id);
  3303. }
  3304. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3305. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3306. dp_mon_ring_cleanup(soc, pdev, mac_id);
  3307. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3308. RXDMA_DST, 0);
  3309. if (dp_is_soc_reinit(soc)) {
  3310. mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  3311. pdev->pdev_id);
  3312. rx_desc_pool = &soc->rx_desc_status[mac_for_pdev];
  3313. dp_rx_desc_free_array(soc, rx_desc_pool);
  3314. rx_desc_pool = &soc->rx_desc_mon[mac_for_pdev];
  3315. dp_rx_desc_free_array(soc, rx_desc_pool);
  3316. }
  3317. }
  3318. if (dp_is_soc_reinit(soc)) {
  3319. rx_desc_pool = &soc->rx_desc_buf[pdev->pdev_id];
  3320. dp_rx_desc_free_array(soc, rx_desc_pool);
  3321. }
  3322. soc->pdev_list[pdev->pdev_id] = NULL;
  3323. qdf_mem_free(pdev);
  3324. }
  3325. /*
  3326. * dp_pdev_detach_wifi3() - detach txrx pdev
  3327. * @txrx_pdev: Datapath PDEV handle
  3328. * @force: Force detach
  3329. *
  3330. * Return: None
  3331. */
  3332. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3333. {
  3334. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3335. struct dp_soc *soc = pdev->soc;
  3336. if (dp_is_soc_reinit(soc)) {
  3337. dp_pdev_detach(txrx_pdev, force);
  3338. } else {
  3339. dp_pdev_deinit(txrx_pdev, force);
  3340. dp_pdev_detach(txrx_pdev, force);
  3341. }
  3342. }
  3343. /*
  3344. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  3345. * @soc: DP SOC handle
  3346. */
  3347. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  3348. {
  3349. struct reo_desc_list_node *desc;
  3350. struct dp_rx_tid *rx_tid;
  3351. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  3352. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  3353. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  3354. rx_tid = &desc->rx_tid;
  3355. qdf_mem_unmap_nbytes_single(soc->osdev,
  3356. rx_tid->hw_qdesc_paddr,
  3357. QDF_DMA_BIDIRECTIONAL,
  3358. rx_tid->hw_qdesc_alloc_size);
  3359. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  3360. qdf_mem_free(desc);
  3361. }
  3362. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  3363. qdf_list_destroy(&soc->reo_desc_freelist);
  3364. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  3365. }
  3366. /**
  3367. * dp_soc_mem_reset() - Reset Dp Soc memory
  3368. * @soc: DP handle
  3369. *
  3370. * Return: None
  3371. */
  3372. static void dp_soc_mem_reset(struct dp_soc *soc)
  3373. {
  3374. uint16_t len = 0;
  3375. uint8_t *dp_soc_offset = (uint8_t *)soc;
  3376. len = sizeof(struct dp_soc) -
  3377. offsetof(struct dp_soc, dp_soc_reinit) -
  3378. sizeof(soc->dp_soc_reinit);
  3379. dp_soc_offset = dp_soc_offset +
  3380. offsetof(struct dp_soc, dp_soc_reinit) +
  3381. sizeof(soc->dp_soc_reinit);
  3382. qdf_mem_zero(dp_soc_offset, len);
  3383. }
  3384. /**
  3385. * dp_soc_deinit() - Deinitialize txrx SOC
  3386. * @txrx_soc: Opaque DP SOC handle
  3387. *
  3388. * Return: None
  3389. */
  3390. static void dp_soc_deinit(void *txrx_soc)
  3391. {
  3392. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3393. int i;
  3394. qdf_atomic_set(&soc->cmn_init_done, 0);
  3395. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3396. if (soc->pdev_list[i])
  3397. dp_pdev_deinit((struct cdp_pdev *)
  3398. soc->pdev_list[i], 1);
  3399. }
  3400. qdf_flush_work(&soc->htt_stats.work);
  3401. qdf_disable_work(&soc->htt_stats.work);
  3402. /* Free pending htt stats messages */
  3403. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  3404. dp_reo_cmdlist_destroy(soc);
  3405. dp_peer_find_detach(soc);
  3406. /* Free the ring memories */
  3407. /* Common rings */
  3408. dp_srng_deinit(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3409. /* Tx data rings */
  3410. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3411. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3412. dp_srng_deinit(soc, &soc->tcl_data_ring[i],
  3413. TCL_DATA, i);
  3414. dp_srng_deinit(soc, &soc->tx_comp_ring[i],
  3415. WBM2SW_RELEASE, i);
  3416. }
  3417. }
  3418. /* TCL command and status rings */
  3419. dp_srng_deinit(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3420. dp_srng_deinit(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3421. /* Rx data rings */
  3422. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3423. soc->num_reo_dest_rings =
  3424. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3425. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3426. /* TODO: Get number of rings and ring sizes
  3427. * from wlan_cfg
  3428. */
  3429. dp_srng_deinit(soc, &soc->reo_dest_ring[i],
  3430. REO_DST, i);
  3431. }
  3432. }
  3433. /* REO reinjection ring */
  3434. dp_srng_deinit(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3435. /* Rx release ring */
  3436. dp_srng_deinit(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3437. /* Rx exception ring */
  3438. /* TODO: Better to store ring_type and ring_num in
  3439. * dp_srng during setup
  3440. */
  3441. dp_srng_deinit(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3442. /* REO command and status rings */
  3443. dp_srng_deinit(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3444. dp_srng_deinit(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3445. dp_soc_wds_detach(soc);
  3446. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  3447. qdf_spinlock_destroy(&soc->htt_stats.lock);
  3448. htt_soc_htc_dealloc(soc->htt_handle);
  3449. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  3450. dp_reo_cmdlist_destroy(soc);
  3451. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  3452. dp_reo_desc_freelist_destroy(soc);
  3453. qdf_spinlock_destroy(&soc->ast_lock);
  3454. dp_soc_mem_reset(soc);
  3455. }
  3456. /**
  3457. * dp_soc_deinit_wifi3() - Deinitialize txrx SOC
  3458. * @txrx_soc: Opaque DP SOC handle
  3459. *
  3460. * Return: None
  3461. */
  3462. static void dp_soc_deinit_wifi3(void *txrx_soc)
  3463. {
  3464. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3465. soc->dp_soc_reinit = 1;
  3466. dp_soc_deinit(txrx_soc);
  3467. }
  3468. /*
  3469. * dp_soc_detach() - Detach rest of txrx SOC
  3470. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3471. *
  3472. * Return: None
  3473. */
  3474. static void dp_soc_detach(void *txrx_soc)
  3475. {
  3476. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3477. int i;
  3478. qdf_atomic_set(&soc->cmn_init_done, 0);
  3479. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  3480. * SW descriptors
  3481. */
  3482. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3483. if (soc->pdev_list[i])
  3484. dp_pdev_detach((struct cdp_pdev *)
  3485. soc->pdev_list[i], 1);
  3486. }
  3487. /* Free the ring memories */
  3488. /* Common rings */
  3489. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3490. dp_tx_soc_detach(soc);
  3491. /* Tx data rings */
  3492. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3493. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3494. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  3495. TCL_DATA, i);
  3496. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  3497. WBM2SW_RELEASE, i);
  3498. }
  3499. }
  3500. /* TCL command and status rings */
  3501. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3502. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3503. /* Rx data rings */
  3504. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3505. soc->num_reo_dest_rings =
  3506. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3507. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3508. /* TODO: Get number of rings and ring sizes
  3509. * from wlan_cfg
  3510. */
  3511. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  3512. REO_DST, i);
  3513. }
  3514. }
  3515. /* REO reinjection ring */
  3516. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3517. /* Rx release ring */
  3518. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3519. /* Rx exception ring */
  3520. /* TODO: Better to store ring_type and ring_num in
  3521. * dp_srng during setup
  3522. */
  3523. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3524. /* REO command and status rings */
  3525. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3526. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3527. dp_hw_link_desc_pool_cleanup(soc);
  3528. htt_soc_detach(soc->htt_handle);
  3529. soc->dp_soc_reinit = 0;
  3530. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  3531. qdf_mem_free(soc);
  3532. }
  3533. /*
  3534. * dp_soc_detach_wifi3() - Detach txrx SOC
  3535. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3536. *
  3537. * Return: None
  3538. */
  3539. static void dp_soc_detach_wifi3(void *txrx_soc)
  3540. {
  3541. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3542. if (dp_is_soc_reinit(soc)) {
  3543. dp_soc_detach(txrx_soc);
  3544. } else {
  3545. dp_soc_deinit(txrx_soc);
  3546. dp_soc_detach(txrx_soc);
  3547. }
  3548. }
  3549. #if !defined(DISABLE_MON_CONFIG)
  3550. /**
  3551. * dp_mon_htt_srng_setup() - Prepare HTT messages for Monitor rings
  3552. * @soc: soc handle
  3553. * @pdev: physical device handle
  3554. * @mac_id: ring number
  3555. * @mac_for_pdev: mac_id
  3556. *
  3557. * Return: non-zero for failure, zero for success
  3558. */
  3559. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3560. struct dp_pdev *pdev,
  3561. int mac_id,
  3562. int mac_for_pdev)
  3563. {
  3564. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3565. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3566. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3567. pdev->rxdma_mon_buf_ring[mac_id]
  3568. .hal_srng,
  3569. RXDMA_MONITOR_BUF);
  3570. if (status != QDF_STATUS_SUCCESS) {
  3571. dp_err("Failed to send htt srng setup message for Rxdma mon buf ring");
  3572. return status;
  3573. }
  3574. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3575. pdev->rxdma_mon_dst_ring[mac_id]
  3576. .hal_srng,
  3577. RXDMA_MONITOR_DST);
  3578. if (status != QDF_STATUS_SUCCESS) {
  3579. dp_err("Failed to send htt srng setup message for Rxdma mon dst ring");
  3580. return status;
  3581. }
  3582. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3583. pdev->rxdma_mon_status_ring[mac_id]
  3584. .hal_srng,
  3585. RXDMA_MONITOR_STATUS);
  3586. if (status != QDF_STATUS_SUCCESS) {
  3587. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3588. return status;
  3589. }
  3590. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3591. pdev->rxdma_mon_desc_ring[mac_id]
  3592. .hal_srng,
  3593. RXDMA_MONITOR_DESC);
  3594. if (status != QDF_STATUS_SUCCESS) {
  3595. dp_err("Failed to send htt srng message for Rxdma mon desc ring");
  3596. return status;
  3597. }
  3598. } else {
  3599. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3600. pdev->rxdma_mon_status_ring[mac_id]
  3601. .hal_srng,
  3602. RXDMA_MONITOR_STATUS);
  3603. if (status != QDF_STATUS_SUCCESS) {
  3604. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3605. return status;
  3606. }
  3607. }
  3608. return status;
  3609. }
  3610. #else
  3611. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3612. struct dp_pdev *pdev,
  3613. int mac_id,
  3614. int mac_for_pdev)
  3615. {
  3616. return QDF_STATUS_SUCCESS;
  3617. }
  3618. #endif
  3619. /*
  3620. * dp_rxdma_ring_config() - configure the RX DMA rings
  3621. *
  3622. * This function is used to configure the MAC rings.
  3623. * On MCL host provides buffers in Host2FW ring
  3624. * FW refills (copies) buffers to the ring and updates
  3625. * ring_idx in register
  3626. *
  3627. * @soc: data path SoC handle
  3628. *
  3629. * Return: zero on success, non-zero on failure
  3630. */
  3631. #ifdef QCA_HOST2FW_RXBUF_RING
  3632. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3633. {
  3634. int i;
  3635. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3636. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3637. struct dp_pdev *pdev = soc->pdev_list[i];
  3638. if (pdev) {
  3639. int mac_id;
  3640. bool dbs_enable = 0;
  3641. int max_mac_rings =
  3642. wlan_cfg_get_num_mac_rings
  3643. (pdev->wlan_cfg_ctx);
  3644. htt_srng_setup(soc->htt_handle, 0,
  3645. pdev->rx_refill_buf_ring.hal_srng,
  3646. RXDMA_BUF);
  3647. if (pdev->rx_refill_buf_ring2.hal_srng)
  3648. htt_srng_setup(soc->htt_handle, 0,
  3649. pdev->rx_refill_buf_ring2.hal_srng,
  3650. RXDMA_BUF);
  3651. if (soc->cdp_soc.ol_ops->
  3652. is_hw_dbs_2x2_capable) {
  3653. dbs_enable = soc->cdp_soc.ol_ops->
  3654. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  3655. }
  3656. if (dbs_enable) {
  3657. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3658. QDF_TRACE_LEVEL_ERROR,
  3659. FL("DBS enabled max_mac_rings %d"),
  3660. max_mac_rings);
  3661. } else {
  3662. max_mac_rings = 1;
  3663. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3664. QDF_TRACE_LEVEL_ERROR,
  3665. FL("DBS disabled, max_mac_rings %d"),
  3666. max_mac_rings);
  3667. }
  3668. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3669. FL("pdev_id %d max_mac_rings %d"),
  3670. pdev->pdev_id, max_mac_rings);
  3671. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3672. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3673. mac_id, pdev->pdev_id);
  3674. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3675. QDF_TRACE_LEVEL_ERROR,
  3676. FL("mac_id %d"), mac_for_pdev);
  3677. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3678. pdev->rx_mac_buf_ring[mac_id]
  3679. .hal_srng,
  3680. RXDMA_BUF);
  3681. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3682. pdev->rxdma_err_dst_ring[mac_id]
  3683. .hal_srng,
  3684. RXDMA_DST);
  3685. /* Configure monitor mode rings */
  3686. status = dp_mon_htt_srng_setup(soc, pdev,
  3687. mac_id,
  3688. mac_for_pdev);
  3689. if (status != QDF_STATUS_SUCCESS) {
  3690. dp_err("Failed to send htt monitor messages to target");
  3691. return status;
  3692. }
  3693. }
  3694. }
  3695. }
  3696. /*
  3697. * Timer to reap rxdma status rings.
  3698. * Needed until we enable ppdu end interrupts
  3699. */
  3700. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3701. dp_service_mon_rings, (void *)soc,
  3702. QDF_TIMER_TYPE_WAKE_APPS);
  3703. soc->reap_timer_init = 1;
  3704. return status;
  3705. }
  3706. #else
  3707. /* This is only for WIN */
  3708. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3709. {
  3710. int i;
  3711. int mac_id;
  3712. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3713. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3714. struct dp_pdev *pdev = soc->pdev_list[i];
  3715. if (!pdev)
  3716. continue;
  3717. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3718. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3719. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3720. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3721. #ifndef DISABLE_MON_CONFIG
  3722. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3723. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3724. RXDMA_MONITOR_BUF);
  3725. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3726. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3727. RXDMA_MONITOR_DST);
  3728. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3729. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3730. RXDMA_MONITOR_STATUS);
  3731. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3732. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3733. RXDMA_MONITOR_DESC);
  3734. #endif
  3735. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3736. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3737. RXDMA_DST);
  3738. }
  3739. }
  3740. return status;
  3741. }
  3742. #endif
  3743. #ifdef NO_RX_PKT_HDR_TLV
  3744. static QDF_STATUS
  3745. dp_rxdma_ring_sel_cfg(struct dp_soc *soc)
  3746. {
  3747. int i;
  3748. int mac_id;
  3749. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  3750. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3751. htt_tlv_filter.mpdu_start = 1;
  3752. htt_tlv_filter.msdu_start = 1;
  3753. htt_tlv_filter.mpdu_end = 1;
  3754. htt_tlv_filter.msdu_end = 1;
  3755. htt_tlv_filter.attention = 1;
  3756. htt_tlv_filter.packet = 1;
  3757. htt_tlv_filter.packet_header = 0;
  3758. htt_tlv_filter.ppdu_start = 0;
  3759. htt_tlv_filter.ppdu_end = 0;
  3760. htt_tlv_filter.ppdu_end_user_stats = 0;
  3761. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  3762. htt_tlv_filter.ppdu_end_status_done = 0;
  3763. htt_tlv_filter.enable_fp = 1;
  3764. htt_tlv_filter.enable_md = 0;
  3765. htt_tlv_filter.enable_md = 0;
  3766. htt_tlv_filter.enable_mo = 0;
  3767. htt_tlv_filter.fp_mgmt_filter = 0;
  3768. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_BA_REQ;
  3769. htt_tlv_filter.fp_data_filter = (FILTER_DATA_UCAST |
  3770. FILTER_DATA_MCAST |
  3771. FILTER_DATA_DATA);
  3772. htt_tlv_filter.mo_mgmt_filter = 0;
  3773. htt_tlv_filter.mo_ctrl_filter = 0;
  3774. htt_tlv_filter.mo_data_filter = 0;
  3775. htt_tlv_filter.md_data_filter = 0;
  3776. htt_tlv_filter.offset_valid = true;
  3777. htt_tlv_filter.rx_packet_offset = RX_PKT_TLVS_LEN;
  3778. /*Not subscribing rx_pkt_header*/
  3779. htt_tlv_filter.rx_header_offset = 0;
  3780. htt_tlv_filter.rx_mpdu_start_offset =
  3781. HAL_RX_PKT_TLV_MPDU_START_OFFSET(soc->hal_soc);
  3782. htt_tlv_filter.rx_mpdu_end_offset =
  3783. HAL_RX_PKT_TLV_MPDU_END_OFFSET(soc->hal_soc);
  3784. htt_tlv_filter.rx_msdu_start_offset =
  3785. HAL_RX_PKT_TLV_MSDU_START_OFFSET(soc->hal_soc);
  3786. htt_tlv_filter.rx_msdu_end_offset =
  3787. HAL_RX_PKT_TLV_MSDU_END_OFFSET(soc->hal_soc);
  3788. htt_tlv_filter.rx_attn_offset =
  3789. HAL_RX_PKT_TLV_ATTN_OFFSET(soc->hal_soc);
  3790. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3791. struct dp_pdev *pdev = soc->pdev_list[i];
  3792. if (!pdev)
  3793. continue;
  3794. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3795. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  3796. pdev->pdev_id);
  3797. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3798. pdev->rx_refill_buf_ring.hal_srng,
  3799. RXDMA_BUF, RX_BUFFER_SIZE,
  3800. &htt_tlv_filter);
  3801. }
  3802. }
  3803. return status;
  3804. }
  3805. #else
  3806. static QDF_STATUS
  3807. dp_rxdma_ring_sel_cfg(struct dp_soc *soc)
  3808. {
  3809. return QDF_STATUS_SUCCESS;
  3810. }
  3811. #endif
  3812. /*
  3813. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3814. * @cdp_soc: Opaque Datapath SOC handle
  3815. *
  3816. * Return: zero on success, non-zero on failure
  3817. */
  3818. static QDF_STATUS
  3819. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3820. {
  3821. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3822. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3823. htt_soc_attach_target(soc->htt_handle);
  3824. status = dp_rxdma_ring_config(soc);
  3825. if (status != QDF_STATUS_SUCCESS) {
  3826. dp_err("Failed to send htt srng setup messages to target");
  3827. return status;
  3828. }
  3829. status = dp_rxdma_ring_sel_cfg(soc);
  3830. if (status != QDF_STATUS_SUCCESS) {
  3831. dp_err("Failed to send htt ring config message to target");
  3832. return status;
  3833. }
  3834. DP_STATS_INIT(soc);
  3835. /* initialize work queue for stats processing */
  3836. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3837. return QDF_STATUS_SUCCESS;
  3838. }
  3839. /*
  3840. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3841. * @txrx_soc: Datapath SOC handle
  3842. */
  3843. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3844. {
  3845. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3846. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3847. }
  3848. /*
  3849. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3850. * @txrx_soc: Datapath SOC handle
  3851. * @nss_cfg: nss config
  3852. */
  3853. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3854. {
  3855. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3856. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3857. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3858. /*
  3859. * TODO: masked out based on the per offloaded radio
  3860. */
  3861. switch (config) {
  3862. case dp_nss_cfg_default:
  3863. break;
  3864. case dp_nss_cfg_dbdc:
  3865. case dp_nss_cfg_dbtc:
  3866. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3867. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3868. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3869. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3870. break;
  3871. default:
  3872. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3873. "Invalid offload config %d", config);
  3874. }
  3875. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3876. FL("nss-wifi<0> nss config is enabled"));
  3877. }
  3878. /*
  3879. * dp_vdev_attach_wifi3() - attach txrx vdev
  3880. * @txrx_pdev: Datapath PDEV handle
  3881. * @vdev_mac_addr: MAC address of the virtual interface
  3882. * @vdev_id: VDEV Id
  3883. * @wlan_op_mode: VDEV operating mode
  3884. *
  3885. * Return: DP VDEV handle on success, NULL on failure
  3886. */
  3887. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3888. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3889. {
  3890. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3891. struct dp_soc *soc = pdev->soc;
  3892. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3893. if (!vdev) {
  3894. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3895. FL("DP VDEV memory allocation failed"));
  3896. goto fail0;
  3897. }
  3898. vdev->pdev = pdev;
  3899. vdev->vdev_id = vdev_id;
  3900. vdev->opmode = op_mode;
  3901. vdev->osdev = soc->osdev;
  3902. vdev->osif_rx = NULL;
  3903. vdev->osif_rsim_rx_decap = NULL;
  3904. vdev->osif_get_key = NULL;
  3905. vdev->osif_rx_mon = NULL;
  3906. vdev->osif_tx_free_ext = NULL;
  3907. vdev->osif_vdev = NULL;
  3908. vdev->delete.pending = 0;
  3909. vdev->safemode = 0;
  3910. vdev->drop_unenc = 1;
  3911. vdev->sec_type = cdp_sec_type_none;
  3912. #ifdef notyet
  3913. vdev->filters_num = 0;
  3914. #endif
  3915. qdf_mem_copy(
  3916. &vdev->mac_addr.raw[0], vdev_mac_addr, QDF_MAC_ADDR_SIZE);
  3917. /* TODO: Initialize default HTT meta data that will be used in
  3918. * TCL descriptors for packets transmitted from this VDEV
  3919. */
  3920. TAILQ_INIT(&vdev->peer_list);
  3921. if ((soc->intr_mode == DP_INTR_POLL) &&
  3922. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3923. if ((pdev->vdev_count == 0) ||
  3924. (wlan_op_mode_monitor == vdev->opmode))
  3925. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3926. }
  3927. if (wlan_op_mode_monitor == vdev->opmode) {
  3928. pdev->monitor_vdev = vdev;
  3929. return (struct cdp_vdev *)vdev;
  3930. }
  3931. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3932. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3933. vdev->dscp_tid_map_id = 0;
  3934. vdev->mcast_enhancement_en = 0;
  3935. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3936. vdev->prev_tx_enq_tstamp = 0;
  3937. vdev->prev_rx_deliver_tstamp = 0;
  3938. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3939. /* add this vdev into the pdev's list */
  3940. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3941. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3942. pdev->vdev_count++;
  3943. dp_tx_vdev_attach(vdev);
  3944. if (pdev->vdev_count == 1)
  3945. dp_lro_hash_setup(soc, pdev);
  3946. dp_info("Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3947. DP_STATS_INIT(vdev);
  3948. if (wlan_op_mode_sta == vdev->opmode)
  3949. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3950. vdev->mac_addr.raw,
  3951. NULL);
  3952. return (struct cdp_vdev *)vdev;
  3953. fail0:
  3954. return NULL;
  3955. }
  3956. /**
  3957. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3958. * @vdev: Datapath VDEV handle
  3959. * @osif_vdev: OSIF vdev handle
  3960. * @ctrl_vdev: UMAC vdev handle
  3961. * @txrx_ops: Tx and Rx operations
  3962. *
  3963. * Return: DP VDEV handle on success, NULL on failure
  3964. */
  3965. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3966. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3967. struct ol_txrx_ops *txrx_ops)
  3968. {
  3969. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3970. vdev->osif_vdev = osif_vdev;
  3971. vdev->ctrl_vdev = ctrl_vdev;
  3972. vdev->osif_rx = txrx_ops->rx.rx;
  3973. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3974. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3975. vdev->osif_get_key = txrx_ops->get_key;
  3976. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3977. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3978. vdev->tx_comp = txrx_ops->tx.tx_comp;
  3979. #ifdef notyet
  3980. #if ATH_SUPPORT_WAPI
  3981. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3982. #endif
  3983. #endif
  3984. #ifdef UMAC_SUPPORT_PROXY_ARP
  3985. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3986. #endif
  3987. vdev->me_convert = txrx_ops->me_convert;
  3988. /* TODO: Enable the following once Tx code is integrated */
  3989. if (vdev->mesh_vdev)
  3990. txrx_ops->tx.tx = dp_tx_send_mesh;
  3991. else
  3992. txrx_ops->tx.tx = dp_tx_send;
  3993. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3994. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3995. "DP Vdev Register success");
  3996. }
  3997. /**
  3998. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3999. * @vdev: Datapath VDEV handle
  4000. * @unmap_only: Flag to indicate "only unmap"
  4001. *
  4002. * Return: void
  4003. */
  4004. static void dp_vdev_flush_peers(struct cdp_vdev *vdev_handle, bool unmap_only)
  4005. {
  4006. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4007. struct dp_pdev *pdev = vdev->pdev;
  4008. struct dp_soc *soc = pdev->soc;
  4009. struct dp_peer *peer;
  4010. uint16_t *peer_ids;
  4011. struct dp_ast_entry *ase, *tmp_ase;
  4012. uint8_t i = 0, j = 0;
  4013. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  4014. if (!peer_ids) {
  4015. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4016. "DP alloc failure - unable to flush peers");
  4017. return;
  4018. }
  4019. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4020. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4021. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  4022. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  4023. if (j < soc->max_peers)
  4024. peer_ids[j++] = peer->peer_ids[i];
  4025. }
  4026. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4027. for (i = 0; i < j ; i++) {
  4028. if (unmap_only) {
  4029. peer = __dp_peer_find_by_id(soc, peer_ids[i]);
  4030. if (peer) {
  4031. if (soc->is_peer_map_unmap_v2) {
  4032. /* free AST entries of peer before
  4033. * release peer reference
  4034. */
  4035. DP_PEER_ITERATE_ASE_LIST(peer, ase,
  4036. tmp_ase) {
  4037. dp_rx_peer_unmap_handler
  4038. (soc, peer_ids[i],
  4039. vdev->vdev_id,
  4040. ase->mac_addr.raw,
  4041. 1);
  4042. }
  4043. }
  4044. dp_rx_peer_unmap_handler(soc, peer_ids[i],
  4045. vdev->vdev_id,
  4046. peer->mac_addr.raw,
  4047. 0);
  4048. }
  4049. } else {
  4050. peer = dp_peer_find_by_id(soc, peer_ids[i]);
  4051. if (peer) {
  4052. dp_info("peer: %pM is getting flush",
  4053. peer->mac_addr.raw);
  4054. if (soc->is_peer_map_unmap_v2) {
  4055. /* free AST entries of peer before
  4056. * release peer reference
  4057. */
  4058. DP_PEER_ITERATE_ASE_LIST(peer, ase,
  4059. tmp_ase) {
  4060. dp_rx_peer_unmap_handler
  4061. (soc, peer_ids[i],
  4062. vdev->vdev_id,
  4063. ase->mac_addr.raw,
  4064. 1);
  4065. }
  4066. }
  4067. dp_peer_delete_wifi3(peer, 0);
  4068. /*
  4069. * we need to call dp_peer_unref_del_find_by_id
  4070. * to remove additional ref count incremented
  4071. * by dp_peer_find_by_id() call.
  4072. *
  4073. * Hold the ref count while executing
  4074. * dp_peer_delete_wifi3() call.
  4075. *
  4076. */
  4077. dp_peer_unref_del_find_by_id(peer);
  4078. dp_rx_peer_unmap_handler(soc, peer_ids[i],
  4079. vdev->vdev_id,
  4080. peer->mac_addr.raw, 0);
  4081. }
  4082. }
  4083. }
  4084. qdf_mem_free(peer_ids);
  4085. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4086. FL("Flushed peers for vdev object %pK "), vdev);
  4087. }
  4088. /*
  4089. * dp_vdev_detach_wifi3() - Detach txrx vdev
  4090. * @txrx_vdev: Datapath VDEV handle
  4091. * @callback: Callback OL_IF on completion of detach
  4092. * @cb_context: Callback context
  4093. *
  4094. */
  4095. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  4096. ol_txrx_vdev_delete_cb callback, void *cb_context)
  4097. {
  4098. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4099. struct dp_pdev *pdev;
  4100. struct dp_soc *soc;
  4101. struct dp_neighbour_peer *peer = NULL;
  4102. struct dp_neighbour_peer *temp_peer = NULL;
  4103. /* preconditions */
  4104. qdf_assert_always(vdev);
  4105. pdev = vdev->pdev;
  4106. soc = pdev->soc;
  4107. if (wlan_op_mode_monitor == vdev->opmode)
  4108. goto free_vdev;
  4109. if (wlan_op_mode_sta == vdev->opmode)
  4110. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  4111. /*
  4112. * If Target is hung, flush all peers before detaching vdev
  4113. * this will free all references held due to missing
  4114. * unmap commands from Target
  4115. */
  4116. if (!hif_is_target_ready(HIF_GET_SOFTC(soc->hif_handle)))
  4117. dp_vdev_flush_peers((struct cdp_vdev *)vdev, false);
  4118. /*
  4119. * Use peer_ref_mutex while accessing peer_list, in case
  4120. * a peer is in the process of being removed from the list.
  4121. */
  4122. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4123. /* check that the vdev has no peers allocated */
  4124. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  4125. /* debug print - will be removed later */
  4126. dp_warn("not deleting vdev object %pK (%pM) until deletion finishes for all its peers",
  4127. vdev, vdev->mac_addr.raw);
  4128. /* indicate that the vdev needs to be deleted */
  4129. vdev->delete.pending = 1;
  4130. vdev->delete.callback = callback;
  4131. vdev->delete.context = cb_context;
  4132. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4133. return;
  4134. }
  4135. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4136. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4137. if (!soc->hw_nac_monitor_support) {
  4138. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  4139. neighbour_peer_list_elem) {
  4140. QDF_ASSERT(peer->vdev != vdev);
  4141. }
  4142. } else {
  4143. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  4144. neighbour_peer_list_elem, temp_peer) {
  4145. if (peer->vdev == vdev) {
  4146. TAILQ_REMOVE(&pdev->neighbour_peers_list, peer,
  4147. neighbour_peer_list_elem);
  4148. qdf_mem_free(peer);
  4149. }
  4150. }
  4151. }
  4152. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4153. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4154. dp_tx_vdev_detach(vdev);
  4155. /* remove the vdev from its parent pdev's list */
  4156. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4157. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4158. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  4159. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4160. free_vdev:
  4161. qdf_mem_free(vdev);
  4162. if (callback)
  4163. callback(cb_context);
  4164. }
  4165. /*
  4166. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  4167. * @soc - datapath soc handle
  4168. * @peer - datapath peer handle
  4169. *
  4170. * Delete the AST entries belonging to a peer
  4171. */
  4172. #ifdef FEATURE_AST
  4173. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  4174. struct dp_peer *peer)
  4175. {
  4176. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  4177. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  4178. dp_peer_del_ast(soc, ast_entry);
  4179. peer->self_ast_entry = NULL;
  4180. }
  4181. #else
  4182. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  4183. struct dp_peer *peer)
  4184. {
  4185. }
  4186. #endif
  4187. #if ATH_SUPPORT_WRAP
  4188. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  4189. uint8_t *peer_mac_addr)
  4190. {
  4191. struct dp_peer *peer;
  4192. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  4193. 0, vdev->vdev_id);
  4194. if (!peer)
  4195. return NULL;
  4196. if (peer->bss_peer)
  4197. return peer;
  4198. dp_peer_unref_delete(peer);
  4199. return NULL;
  4200. }
  4201. #else
  4202. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  4203. uint8_t *peer_mac_addr)
  4204. {
  4205. struct dp_peer *peer;
  4206. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  4207. 0, vdev->vdev_id);
  4208. if (!peer)
  4209. return NULL;
  4210. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  4211. return peer;
  4212. dp_peer_unref_delete(peer);
  4213. return NULL;
  4214. }
  4215. #endif
  4216. #ifdef FEATURE_AST
  4217. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  4218. struct dp_pdev *pdev,
  4219. uint8_t *peer_mac_addr)
  4220. {
  4221. struct dp_ast_entry *ast_entry;
  4222. qdf_spin_lock_bh(&soc->ast_lock);
  4223. if (soc->ast_override_support)
  4224. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, peer_mac_addr,
  4225. pdev->pdev_id);
  4226. else
  4227. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  4228. if (ast_entry && ast_entry->next_hop &&
  4229. !ast_entry->delete_in_progress)
  4230. dp_peer_del_ast(soc, ast_entry);
  4231. qdf_spin_unlock_bh(&soc->ast_lock);
  4232. }
  4233. #endif
  4234. /*
  4235. * dp_peer_create_wifi3() - attach txrx peer
  4236. * @txrx_vdev: Datapath VDEV handle
  4237. * @peer_mac_addr: Peer MAC address
  4238. *
  4239. * Return: DP peeer handle on success, NULL on failure
  4240. */
  4241. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  4242. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  4243. {
  4244. struct dp_peer *peer;
  4245. int i;
  4246. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4247. struct dp_pdev *pdev;
  4248. struct dp_soc *soc;
  4249. struct cdp_peer_cookie peer_cookie;
  4250. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  4251. /* preconditions */
  4252. qdf_assert(vdev);
  4253. qdf_assert(peer_mac_addr);
  4254. pdev = vdev->pdev;
  4255. soc = pdev->soc;
  4256. /*
  4257. * If a peer entry with given MAC address already exists,
  4258. * reuse the peer and reset the state of peer.
  4259. */
  4260. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  4261. if (peer) {
  4262. qdf_atomic_init(&peer->is_default_route_set);
  4263. dp_peer_cleanup(vdev, peer);
  4264. qdf_spin_lock_bh(&soc->ast_lock);
  4265. dp_peer_delete_ast_entries(soc, peer);
  4266. peer->delete_in_progress = false;
  4267. qdf_spin_unlock_bh(&soc->ast_lock);
  4268. if ((vdev->opmode == wlan_op_mode_sta) &&
  4269. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4270. QDF_MAC_ADDR_SIZE)) {
  4271. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4272. }
  4273. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4274. /*
  4275. * Control path maintains a node count which is incremented
  4276. * for every new peer create command. Since new peer is not being
  4277. * created and earlier reference is reused here,
  4278. * peer_unref_delete event is sent to control path to
  4279. * increment the count back.
  4280. */
  4281. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  4282. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4283. peer->mac_addr.raw, vdev->mac_addr.raw,
  4284. vdev->opmode, peer->ctrl_peer, ctrl_peer);
  4285. }
  4286. peer->ctrl_peer = ctrl_peer;
  4287. dp_local_peer_id_alloc(pdev, peer);
  4288. DP_STATS_INIT(peer);
  4289. return (void *)peer;
  4290. } else {
  4291. /*
  4292. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  4293. * need to remove the AST entry which was earlier added as a WDS
  4294. * entry.
  4295. * If an AST entry exists, but no peer entry exists with a given
  4296. * MAC addresses, we could deduce it as a WDS entry
  4297. */
  4298. dp_peer_ast_handle_roam_del(soc, pdev, peer_mac_addr);
  4299. }
  4300. #ifdef notyet
  4301. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  4302. soc->mempool_ol_ath_peer);
  4303. #else
  4304. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  4305. #endif
  4306. if (!peer)
  4307. return NULL; /* failure */
  4308. qdf_mem_zero(peer, sizeof(struct dp_peer));
  4309. TAILQ_INIT(&peer->ast_entry_list);
  4310. /* store provided params */
  4311. peer->vdev = vdev;
  4312. peer->ctrl_peer = ctrl_peer;
  4313. if ((vdev->opmode == wlan_op_mode_sta) &&
  4314. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4315. QDF_MAC_ADDR_SIZE)) {
  4316. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4317. }
  4318. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4319. qdf_spinlock_create(&peer->peer_info_lock);
  4320. qdf_mem_copy(
  4321. &peer->mac_addr.raw[0], peer_mac_addr, QDF_MAC_ADDR_SIZE);
  4322. /* TODO: See of rx_opt_proc is really required */
  4323. peer->rx_opt_proc = soc->rx_opt_proc;
  4324. /* initialize the peer_id */
  4325. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  4326. peer->peer_ids[i] = HTT_INVALID_PEER;
  4327. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4328. qdf_atomic_init(&peer->ref_cnt);
  4329. /* keep one reference for attach */
  4330. qdf_atomic_inc(&peer->ref_cnt);
  4331. /* add this peer into the vdev's list */
  4332. if (wlan_op_mode_sta == vdev->opmode)
  4333. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  4334. else
  4335. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  4336. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4337. /* TODO: See if hash based search is required */
  4338. dp_peer_find_hash_add(soc, peer);
  4339. /* Initialize the peer state */
  4340. peer->state = OL_TXRX_PEER_STATE_DISC;
  4341. dp_info("vdev %pK created peer %pK (%pM) ref_cnt: %d",
  4342. vdev, peer, peer->mac_addr.raw,
  4343. qdf_atomic_read(&peer->ref_cnt));
  4344. /*
  4345. * For every peer MAp message search and set if bss_peer
  4346. */
  4347. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  4348. dp_info("vdev bss_peer!!");
  4349. peer->bss_peer = 1;
  4350. vdev->vap_bss_peer = peer;
  4351. }
  4352. for (i = 0; i < DP_MAX_TIDS; i++)
  4353. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  4354. dp_local_peer_id_alloc(pdev, peer);
  4355. DP_STATS_INIT(peer);
  4356. qdf_mem_copy(peer_cookie.mac_addr, peer->mac_addr.raw,
  4357. QDF_MAC_ADDR_SIZE);
  4358. peer_cookie.ctx = NULL;
  4359. peer_cookie.cookie = pdev->next_peer_cookie++;
  4360. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  4361. dp_wdi_event_handler(WDI_EVENT_PEER_CREATE, pdev->soc,
  4362. (void *)&peer_cookie,
  4363. peer->peer_ids[0], WDI_NO_VAL, pdev->pdev_id);
  4364. #endif
  4365. if (soc->wlanstats_enabled) {
  4366. if (!peer_cookie.ctx) {
  4367. pdev->next_peer_cookie--;
  4368. qdf_err("Failed to initialize peer rate stats");
  4369. } else {
  4370. peer->wlanstats_ctx = (void *)peer_cookie.ctx;
  4371. }
  4372. }
  4373. return (void *)peer;
  4374. }
  4375. /*
  4376. * dp_vdev_get_default_reo_hash() - get reo dest ring and hash values for a vdev
  4377. * @vdev: Datapath VDEV handle
  4378. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4379. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4380. *
  4381. * Return: None
  4382. */
  4383. static
  4384. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  4385. enum cdp_host_reo_dest_ring *reo_dest,
  4386. bool *hash_based)
  4387. {
  4388. struct dp_soc *soc;
  4389. struct dp_pdev *pdev;
  4390. pdev = vdev->pdev;
  4391. soc = pdev->soc;
  4392. /*
  4393. * hash based steering is disabled for Radios which are offloaded
  4394. * to NSS
  4395. */
  4396. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  4397. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  4398. /*
  4399. * Below line of code will ensure the proper reo_dest ring is chosen
  4400. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  4401. */
  4402. *reo_dest = pdev->reo_dest;
  4403. }
  4404. #ifdef IPA_OFFLOAD
  4405. /*
  4406. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4407. * @vdev: Datapath VDEV handle
  4408. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4409. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4410. *
  4411. * If IPA is enabled in ini, for SAP mode, disable hash based
  4412. * steering, use default reo_dst ring for RX. Use config values for other modes.
  4413. * Return: None
  4414. */
  4415. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4416. enum cdp_host_reo_dest_ring *reo_dest,
  4417. bool *hash_based)
  4418. {
  4419. struct dp_soc *soc;
  4420. struct dp_pdev *pdev;
  4421. pdev = vdev->pdev;
  4422. soc = pdev->soc;
  4423. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4424. /*
  4425. * If IPA is enabled, disable hash-based flow steering and set
  4426. * reo_dest_ring_4 as the REO ring to receive packets on.
  4427. * IPA is configured to reap reo_dest_ring_4.
  4428. *
  4429. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  4430. * value enum value is from 1 - 4.
  4431. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  4432. */
  4433. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4434. if (vdev->opmode == wlan_op_mode_ap) {
  4435. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  4436. *hash_based = 0;
  4437. }
  4438. }
  4439. }
  4440. #else
  4441. /*
  4442. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4443. * @vdev: Datapath VDEV handle
  4444. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4445. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4446. *
  4447. * Use system config values for hash based steering.
  4448. * Return: None
  4449. */
  4450. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4451. enum cdp_host_reo_dest_ring *reo_dest,
  4452. bool *hash_based)
  4453. {
  4454. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4455. }
  4456. #endif /* IPA_OFFLOAD */
  4457. /*
  4458. * dp_peer_setup_wifi3() - initialize the peer
  4459. * @vdev_hdl: virtual device object
  4460. * @peer: Peer object
  4461. *
  4462. * Return: void
  4463. */
  4464. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  4465. {
  4466. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  4467. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4468. struct dp_pdev *pdev;
  4469. struct dp_soc *soc;
  4470. bool hash_based = 0;
  4471. enum cdp_host_reo_dest_ring reo_dest;
  4472. /* preconditions */
  4473. qdf_assert(vdev);
  4474. qdf_assert(peer);
  4475. pdev = vdev->pdev;
  4476. soc = pdev->soc;
  4477. peer->last_assoc_rcvd = 0;
  4478. peer->last_disassoc_rcvd = 0;
  4479. peer->last_deauth_rcvd = 0;
  4480. dp_peer_setup_get_reo_hash(vdev, &reo_dest, &hash_based);
  4481. dp_info("pdev: %d vdev :%d opmode:%u hash-based-steering:%d default-reo_dest:%u",
  4482. pdev->pdev_id, vdev->vdev_id,
  4483. vdev->opmode, hash_based, reo_dest);
  4484. /*
  4485. * There are corner cases where the AD1 = AD2 = "VAPs address"
  4486. * i.e both the devices have same MAC address. In these
  4487. * cases we want such pkts to be processed in NULL Q handler
  4488. * which is REO2TCL ring. for this reason we should
  4489. * not setup reo_queues and default route for bss_peer.
  4490. */
  4491. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap)
  4492. return;
  4493. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  4494. /* TODO: Check the destination ring number to be passed to FW */
  4495. soc->cdp_soc.ol_ops->peer_set_default_routing(
  4496. pdev->ctrl_pdev, peer->mac_addr.raw,
  4497. peer->vdev->vdev_id, hash_based, reo_dest);
  4498. }
  4499. qdf_atomic_set(&peer->is_default_route_set, 1);
  4500. dp_peer_rx_init(pdev, peer);
  4501. return;
  4502. }
  4503. /*
  4504. * dp_cp_peer_del_resp_handler - Handle the peer delete response
  4505. * @soc_hdl: Datapath SOC handle
  4506. * @vdev_hdl: virtual device object
  4507. * @mac_addr: Mac address of the peer
  4508. *
  4509. * Return: void
  4510. */
  4511. static void dp_cp_peer_del_resp_handler(struct cdp_soc_t *soc_hdl,
  4512. struct cdp_vdev *vdev_hdl,
  4513. uint8_t *mac_addr)
  4514. {
  4515. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  4516. struct dp_ast_entry *ast_entry = NULL;
  4517. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4518. txrx_ast_free_cb cb = NULL;
  4519. void *cookie;
  4520. qdf_spin_lock_bh(&soc->ast_lock);
  4521. if (soc->ast_override_support)
  4522. ast_entry =
  4523. dp_peer_ast_hash_find_by_pdevid(soc, mac_addr,
  4524. vdev->pdev->pdev_id);
  4525. else
  4526. ast_entry = dp_peer_ast_hash_find_soc(soc, mac_addr);
  4527. /* in case of qwrap we have multiple BSS peers
  4528. * with same mac address
  4529. *
  4530. * AST entry for this mac address will be created
  4531. * only for one peer hence it will be NULL here
  4532. */
  4533. if (!ast_entry || ast_entry->peer || !ast_entry->delete_in_progress) {
  4534. qdf_spin_unlock_bh(&soc->ast_lock);
  4535. return;
  4536. }
  4537. if (ast_entry->is_mapped)
  4538. soc->ast_table[ast_entry->ast_idx] = NULL;
  4539. DP_STATS_INC(soc, ast.deleted, 1);
  4540. dp_peer_ast_hash_remove(soc, ast_entry);
  4541. cb = ast_entry->callback;
  4542. cookie = ast_entry->cookie;
  4543. ast_entry->callback = NULL;
  4544. ast_entry->cookie = NULL;
  4545. soc->num_ast_entries--;
  4546. qdf_spin_unlock_bh(&soc->ast_lock);
  4547. if (cb) {
  4548. cb(soc->ctrl_psoc,
  4549. soc,
  4550. cookie,
  4551. CDP_TXRX_AST_DELETED);
  4552. }
  4553. qdf_mem_free(ast_entry);
  4554. }
  4555. /*
  4556. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  4557. * @vdev_handle: virtual device object
  4558. * @htt_pkt_type: type of pkt
  4559. *
  4560. * Return: void
  4561. */
  4562. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  4563. enum htt_cmn_pkt_type val)
  4564. {
  4565. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4566. vdev->tx_encap_type = val;
  4567. }
  4568. /*
  4569. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  4570. * @vdev_handle: virtual device object
  4571. * @htt_pkt_type: type of pkt
  4572. *
  4573. * Return: void
  4574. */
  4575. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  4576. enum htt_cmn_pkt_type val)
  4577. {
  4578. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4579. vdev->rx_decap_type = val;
  4580. }
  4581. /*
  4582. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  4583. * @txrx_soc: cdp soc handle
  4584. * @ac: Access category
  4585. * @value: timeout value in millisec
  4586. *
  4587. * Return: void
  4588. */
  4589. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4590. uint8_t ac, uint32_t value)
  4591. {
  4592. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4593. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  4594. }
  4595. /*
  4596. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  4597. * @txrx_soc: cdp soc handle
  4598. * @ac: access category
  4599. * @value: timeout value in millisec
  4600. *
  4601. * Return: void
  4602. */
  4603. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4604. uint8_t ac, uint32_t *value)
  4605. {
  4606. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4607. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  4608. }
  4609. /*
  4610. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  4611. * @pdev_handle: physical device object
  4612. * @val: reo destination ring index (1 - 4)
  4613. *
  4614. * Return: void
  4615. */
  4616. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  4617. enum cdp_host_reo_dest_ring val)
  4618. {
  4619. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4620. if (pdev)
  4621. pdev->reo_dest = val;
  4622. }
  4623. /*
  4624. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  4625. * @pdev_handle: physical device object
  4626. *
  4627. * Return: reo destination ring index
  4628. */
  4629. static enum cdp_host_reo_dest_ring
  4630. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  4631. {
  4632. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4633. if (pdev)
  4634. return pdev->reo_dest;
  4635. else
  4636. return cdp_host_reo_dest_ring_unknown;
  4637. }
  4638. /*
  4639. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  4640. * @pdev_handle: device object
  4641. * @val: value to be set
  4642. *
  4643. * Return: void
  4644. */
  4645. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  4646. uint32_t val)
  4647. {
  4648. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4649. /* Enable/Disable smart mesh filtering. This flag will be checked
  4650. * during rx processing to check if packets are from NAC clients.
  4651. */
  4652. pdev->filter_neighbour_peers = val;
  4653. return 0;
  4654. }
  4655. /*
  4656. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  4657. * address for smart mesh filtering
  4658. * @vdev_handle: virtual device object
  4659. * @cmd: Add/Del command
  4660. * @macaddr: nac client mac address
  4661. *
  4662. * Return: void
  4663. */
  4664. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  4665. uint32_t cmd, uint8_t *macaddr)
  4666. {
  4667. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4668. struct dp_pdev *pdev = vdev->pdev;
  4669. struct dp_neighbour_peer *peer = NULL;
  4670. if (!macaddr)
  4671. goto fail0;
  4672. /* Store address of NAC (neighbour peer) which will be checked
  4673. * against TA of received packets.
  4674. */
  4675. if (cmd == DP_NAC_PARAM_ADD) {
  4676. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  4677. sizeof(*peer));
  4678. if (!peer) {
  4679. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4680. FL("DP neighbour peer node memory allocation failed"));
  4681. goto fail0;
  4682. }
  4683. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  4684. macaddr, QDF_MAC_ADDR_SIZE);
  4685. peer->vdev = vdev;
  4686. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4687. /* add this neighbour peer into the list */
  4688. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  4689. neighbour_peer_list_elem);
  4690. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4691. /* first neighbour */
  4692. if (!pdev->neighbour_peers_added) {
  4693. pdev->neighbour_peers_added = true;
  4694. dp_ppdu_ring_cfg(pdev);
  4695. }
  4696. return 1;
  4697. } else if (cmd == DP_NAC_PARAM_DEL) {
  4698. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4699. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  4700. neighbour_peer_list_elem) {
  4701. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  4702. macaddr, QDF_MAC_ADDR_SIZE)) {
  4703. /* delete this peer from the list */
  4704. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  4705. peer, neighbour_peer_list_elem);
  4706. qdf_mem_free(peer);
  4707. break;
  4708. }
  4709. }
  4710. /* last neighbour deleted */
  4711. if (TAILQ_EMPTY(&pdev->neighbour_peers_list)) {
  4712. pdev->neighbour_peers_added = false;
  4713. dp_ppdu_ring_cfg(pdev);
  4714. }
  4715. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4716. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  4717. !pdev->enhanced_stats_en)
  4718. dp_ppdu_ring_reset(pdev);
  4719. return 1;
  4720. }
  4721. fail0:
  4722. return 0;
  4723. }
  4724. /*
  4725. * dp_get_sec_type() - Get the security type
  4726. * @peer: Datapath peer handle
  4727. * @sec_idx: Security id (mcast, ucast)
  4728. *
  4729. * return sec_type: Security type
  4730. */
  4731. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  4732. {
  4733. struct dp_peer *dpeer = (struct dp_peer *)peer;
  4734. return dpeer->security[sec_idx].sec_type;
  4735. }
  4736. /*
  4737. * dp_peer_authorize() - authorize txrx peer
  4738. * @peer_handle: Datapath peer handle
  4739. * @authorize
  4740. *
  4741. */
  4742. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  4743. {
  4744. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4745. struct dp_soc *soc;
  4746. if (peer) {
  4747. soc = peer->vdev->pdev->soc;
  4748. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4749. peer->authorize = authorize ? 1 : 0;
  4750. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4751. }
  4752. }
  4753. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  4754. struct dp_pdev *pdev,
  4755. struct dp_peer *peer,
  4756. uint32_t vdev_id)
  4757. {
  4758. struct dp_vdev *vdev = NULL;
  4759. struct dp_peer *bss_peer = NULL;
  4760. uint8_t *m_addr = NULL;
  4761. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4762. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4763. if (vdev->vdev_id == vdev_id)
  4764. break;
  4765. }
  4766. if (!vdev) {
  4767. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4768. "vdev is NULL");
  4769. } else {
  4770. if (vdev->vap_bss_peer == peer)
  4771. vdev->vap_bss_peer = NULL;
  4772. m_addr = peer->mac_addr.raw;
  4773. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  4774. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4775. m_addr, vdev->mac_addr.raw, vdev->opmode,
  4776. peer->ctrl_peer, NULL);
  4777. if (vdev && vdev->vap_bss_peer) {
  4778. bss_peer = vdev->vap_bss_peer;
  4779. DP_UPDATE_STATS(vdev, peer);
  4780. }
  4781. }
  4782. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4783. /*
  4784. * Peer AST list hast to be empty here
  4785. */
  4786. DP_AST_ASSERT(TAILQ_EMPTY(&peer->ast_entry_list));
  4787. qdf_mem_free(peer);
  4788. }
  4789. /**
  4790. * dp_delete_pending_vdev() - check and process vdev delete
  4791. * @pdev: DP specific pdev pointer
  4792. * @vdev: DP specific vdev pointer
  4793. * @vdev_id: vdev id corresponding to vdev
  4794. *
  4795. * This API does following:
  4796. * 1) It releases tx flow pools buffers as vdev is
  4797. * going down and no peers are associated.
  4798. * 2) It also detaches vdev before cleaning vdev (struct dp_vdev) memory
  4799. */
  4800. static void dp_delete_pending_vdev(struct dp_pdev *pdev, struct dp_vdev *vdev,
  4801. uint8_t vdev_id)
  4802. {
  4803. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  4804. void *vdev_delete_context = NULL;
  4805. vdev_delete_cb = vdev->delete.callback;
  4806. vdev_delete_context = vdev->delete.context;
  4807. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4808. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  4809. vdev, vdev->mac_addr.raw);
  4810. /* all peers are gone, go ahead and delete it */
  4811. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4812. FLOW_TYPE_VDEV, vdev_id);
  4813. dp_tx_vdev_detach(vdev);
  4814. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4815. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4816. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4817. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4818. FL("deleting vdev object %pK (%pM)"),
  4819. vdev, vdev->mac_addr.raw);
  4820. qdf_mem_free(vdev);
  4821. vdev = NULL;
  4822. if (vdev_delete_cb)
  4823. vdev_delete_cb(vdev_delete_context);
  4824. }
  4825. /*
  4826. * dp_peer_unref_delete() - unref and delete peer
  4827. * @peer_handle: Datapath peer handle
  4828. *
  4829. */
  4830. void dp_peer_unref_delete(void *peer_handle)
  4831. {
  4832. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4833. struct dp_vdev *vdev = peer->vdev;
  4834. struct dp_pdev *pdev = vdev->pdev;
  4835. struct dp_soc *soc = pdev->soc;
  4836. struct dp_peer *tmppeer;
  4837. int found = 0;
  4838. uint16_t peer_id;
  4839. uint16_t vdev_id;
  4840. bool delete_vdev;
  4841. struct cdp_peer_cookie peer_cookie;
  4842. /*
  4843. * Hold the lock all the way from checking if the peer ref count
  4844. * is zero until the peer references are removed from the hash
  4845. * table and vdev list (if the peer ref count is zero).
  4846. * This protects against a new HL tx operation starting to use the
  4847. * peer object just after this function concludes it's done being used.
  4848. * Furthermore, the lock needs to be held while checking whether the
  4849. * vdev's list of peers is empty, to make sure that list is not modified
  4850. * concurrently with the empty check.
  4851. */
  4852. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4853. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  4854. peer_id = peer->peer_ids[0];
  4855. vdev_id = vdev->vdev_id;
  4856. /*
  4857. * Make sure that the reference to the peer in
  4858. * peer object map is removed
  4859. */
  4860. if (peer_id != HTT_INVALID_PEER)
  4861. soc->peer_id_to_obj_map[peer_id] = NULL;
  4862. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  4863. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  4864. /* remove the reference to the peer from the hash table */
  4865. dp_peer_find_hash_remove(soc, peer);
  4866. qdf_spin_lock_bh(&soc->ast_lock);
  4867. if (peer->self_ast_entry) {
  4868. dp_peer_del_ast(soc, peer->self_ast_entry);
  4869. peer->self_ast_entry = NULL;
  4870. }
  4871. qdf_spin_unlock_bh(&soc->ast_lock);
  4872. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  4873. if (tmppeer == peer) {
  4874. found = 1;
  4875. break;
  4876. }
  4877. }
  4878. if (found) {
  4879. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  4880. peer_list_elem);
  4881. } else {
  4882. /*Ignoring the remove operation as peer not found*/
  4883. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  4884. "peer:%pK not found in vdev:%pK peerlist:%pK",
  4885. peer, vdev, &peer->vdev->peer_list);
  4886. }
  4887. /* send peer destroy event to upper layer */
  4888. qdf_mem_copy(peer_cookie.mac_addr, peer->mac_addr.raw,
  4889. QDF_MAC_ADDR_SIZE);
  4890. peer_cookie.ctx = NULL;
  4891. peer_cookie.ctx = (void *)peer->wlanstats_ctx;
  4892. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  4893. dp_wdi_event_handler(WDI_EVENT_PEER_DESTROY,
  4894. pdev->soc,
  4895. (void *)&peer_cookie,
  4896. peer->peer_ids[0],
  4897. WDI_NO_VAL,
  4898. pdev->pdev_id);
  4899. #endif
  4900. peer->wlanstats_ctx = NULL;
  4901. /* cleanup the peer data */
  4902. dp_peer_cleanup(vdev, peer);
  4903. /* check whether the parent vdev has no peers left */
  4904. if (TAILQ_EMPTY(&vdev->peer_list)) {
  4905. /*
  4906. * capture vdev delete pending flag's status
  4907. * while holding peer_ref_mutex lock
  4908. */
  4909. delete_vdev = vdev->delete.pending;
  4910. /*
  4911. * Now that there are no references to the peer, we can
  4912. * release the peer reference lock.
  4913. */
  4914. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4915. /*
  4916. * Check if the parent vdev was waiting for its peers
  4917. * to be deleted, in order for it to be deleted too.
  4918. */
  4919. if (delete_vdev)
  4920. dp_delete_pending_vdev(pdev, vdev, vdev_id);
  4921. } else {
  4922. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4923. }
  4924. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev_id);
  4925. } else {
  4926. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4927. }
  4928. }
  4929. /*
  4930. * dp_peer_detach_wifi3() – Detach txrx peer
  4931. * @peer_handle: Datapath peer handle
  4932. * @bitmap: bitmap indicating special handling of request.
  4933. *
  4934. */
  4935. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4936. {
  4937. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4938. /* redirect the peer's rx delivery function to point to a
  4939. * discard func
  4940. */
  4941. peer->rx_opt_proc = dp_rx_discard;
  4942. /* Do not make ctrl_peer to NULL for connected sta peers.
  4943. * We need ctrl_peer to release the reference during dp
  4944. * peer free. This reference was held for
  4945. * obj_mgr peer during the creation of dp peer.
  4946. */
  4947. if (!(peer->vdev && (peer->vdev->opmode != wlan_op_mode_sta) &&
  4948. !peer->bss_peer))
  4949. peer->ctrl_peer = NULL;
  4950. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4951. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4952. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4953. qdf_spinlock_destroy(&peer->peer_info_lock);
  4954. /*
  4955. * Remove the reference added during peer_attach.
  4956. * The peer will still be left allocated until the
  4957. * PEER_UNMAP message arrives to remove the other
  4958. * reference, added by the PEER_MAP message.
  4959. */
  4960. dp_peer_unref_delete(peer_handle);
  4961. }
  4962. /*
  4963. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4964. * @peer_handle: Datapath peer handle
  4965. *
  4966. */
  4967. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4968. {
  4969. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4970. return vdev->mac_addr.raw;
  4971. }
  4972. /*
  4973. * dp_vdev_set_wds() - Enable per packet stats
  4974. * @vdev_handle: DP VDEV handle
  4975. * @val: value
  4976. *
  4977. * Return: none
  4978. */
  4979. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4980. {
  4981. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4982. vdev->wds_enabled = val;
  4983. return 0;
  4984. }
  4985. /*
  4986. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4987. * @peer_handle: Datapath peer handle
  4988. *
  4989. */
  4990. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4991. uint8_t vdev_id)
  4992. {
  4993. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4994. struct dp_vdev *vdev = NULL;
  4995. if (qdf_unlikely(!pdev))
  4996. return NULL;
  4997. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4998. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4999. if (vdev->delete.pending)
  5000. continue;
  5001. if (vdev->vdev_id == vdev_id)
  5002. break;
  5003. }
  5004. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  5005. return (struct cdp_vdev *)vdev;
  5006. }
  5007. /*
  5008. * dp_get_mon_vdev_from_pdev_wifi3() - Get vdev handle of monitor mode
  5009. * @dev: PDEV handle
  5010. *
  5011. * Return: VDEV handle of monitor mode
  5012. */
  5013. static struct cdp_vdev *dp_get_mon_vdev_from_pdev_wifi3(struct cdp_pdev *dev)
  5014. {
  5015. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  5016. if (qdf_unlikely(!pdev))
  5017. return NULL;
  5018. return (struct cdp_vdev *)pdev->monitor_vdev;
  5019. }
  5020. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  5021. {
  5022. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5023. return vdev->opmode;
  5024. }
  5025. static
  5026. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  5027. ol_txrx_rx_fp *stack_fn_p,
  5028. ol_osif_vdev_handle *osif_vdev_p)
  5029. {
  5030. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  5031. qdf_assert(vdev);
  5032. *stack_fn_p = vdev->osif_rx_stack;
  5033. *osif_vdev_p = vdev->osif_vdev;
  5034. }
  5035. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  5036. {
  5037. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  5038. struct dp_pdev *pdev = vdev->pdev;
  5039. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  5040. }
  5041. /**
  5042. * dp_monitor_mode_ring_config() - Send the tlv config to fw for monitor buffer
  5043. * ring based on target
  5044. * @soc: soc handle
  5045. * @mac_for_pdev: pdev_id
  5046. * @pdev: physical device handle
  5047. * @ring_num: mac id
  5048. * @htt_tlv_filter: tlv filter
  5049. *
  5050. * Return: zero on success, non-zero on failure
  5051. */
  5052. static inline
  5053. QDF_STATUS dp_monitor_mode_ring_config(struct dp_soc *soc, uint8_t mac_for_pdev,
  5054. struct dp_pdev *pdev, uint8_t ring_num,
  5055. struct htt_rx_ring_tlv_filter htt_tlv_filter)
  5056. {
  5057. QDF_STATUS status;
  5058. if (soc->wlan_cfg_ctx->rxdma1_enable)
  5059. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5060. pdev->rxdma_mon_buf_ring[ring_num]
  5061. .hal_srng,
  5062. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE,
  5063. &htt_tlv_filter);
  5064. else
  5065. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5066. pdev->rx_mac_buf_ring[ring_num]
  5067. .hal_srng,
  5068. RXDMA_BUF, RX_BUFFER_SIZE,
  5069. &htt_tlv_filter);
  5070. return status;
  5071. }
  5072. /**
  5073. * dp_reset_monitor_mode() - Disable monitor mode
  5074. * @pdev_handle: Datapath PDEV handle
  5075. *
  5076. * Return: QDF_STATUS
  5077. */
  5078. QDF_STATUS dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  5079. {
  5080. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5081. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5082. struct dp_soc *soc = pdev->soc;
  5083. uint8_t pdev_id;
  5084. int mac_id;
  5085. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5086. pdev_id = pdev->pdev_id;
  5087. soc = pdev->soc;
  5088. qdf_spin_lock_bh(&pdev->mon_lock);
  5089. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5090. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5091. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5092. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5093. pdev, mac_id,
  5094. htt_tlv_filter);
  5095. if (status != QDF_STATUS_SUCCESS) {
  5096. dp_err("Failed to send tlv filter for monitor mode rings");
  5097. return status;
  5098. }
  5099. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5100. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5101. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  5102. &htt_tlv_filter);
  5103. }
  5104. pdev->monitor_vdev = NULL;
  5105. pdev->mcopy_mode = 0;
  5106. pdev->monitor_configured = false;
  5107. qdf_spin_unlock_bh(&pdev->mon_lock);
  5108. return QDF_STATUS_SUCCESS;
  5109. }
  5110. /**
  5111. * dp_set_nac() - set peer_nac
  5112. * @peer_handle: Datapath PEER handle
  5113. *
  5114. * Return: void
  5115. */
  5116. static void dp_set_nac(struct cdp_peer *peer_handle)
  5117. {
  5118. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5119. peer->nac = 1;
  5120. }
  5121. /**
  5122. * dp_get_tx_pending() - read pending tx
  5123. * @pdev_handle: Datapath PDEV handle
  5124. *
  5125. * Return: outstanding tx
  5126. */
  5127. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  5128. {
  5129. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5130. return qdf_atomic_read(&pdev->num_tx_outstanding);
  5131. }
  5132. /**
  5133. * dp_get_peer_mac_from_peer_id() - get peer mac
  5134. * @pdev_handle: Datapath PDEV handle
  5135. * @peer_id: Peer ID
  5136. * @peer_mac: MAC addr of PEER
  5137. *
  5138. * Return: void
  5139. */
  5140. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  5141. uint32_t peer_id, uint8_t *peer_mac)
  5142. {
  5143. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5144. struct dp_peer *peer;
  5145. if (pdev && peer_mac) {
  5146. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  5147. if (peer) {
  5148. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  5149. QDF_MAC_ADDR_SIZE);
  5150. dp_peer_unref_del_find_by_id(peer);
  5151. }
  5152. }
  5153. }
  5154. /**
  5155. * dp_pdev_configure_monitor_rings() - configure monitor rings
  5156. * @vdev_handle: Datapath VDEV handle
  5157. *
  5158. * Return: QDF_STATUS
  5159. */
  5160. QDF_STATUS dp_pdev_configure_monitor_rings(struct dp_pdev *pdev)
  5161. {
  5162. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5163. struct dp_soc *soc;
  5164. uint8_t pdev_id;
  5165. int mac_id;
  5166. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5167. pdev_id = pdev->pdev_id;
  5168. soc = pdev->soc;
  5169. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  5170. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  5171. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  5172. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  5173. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  5174. pdev->mo_data_filter);
  5175. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5176. htt_tlv_filter.mpdu_start = 1;
  5177. htt_tlv_filter.msdu_start = 1;
  5178. htt_tlv_filter.packet = 1;
  5179. htt_tlv_filter.msdu_end = 1;
  5180. htt_tlv_filter.mpdu_end = 1;
  5181. htt_tlv_filter.packet_header = 1;
  5182. htt_tlv_filter.attention = 1;
  5183. htt_tlv_filter.ppdu_start = 0;
  5184. htt_tlv_filter.ppdu_end = 0;
  5185. htt_tlv_filter.ppdu_end_user_stats = 0;
  5186. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  5187. htt_tlv_filter.ppdu_end_status_done = 0;
  5188. htt_tlv_filter.header_per_msdu = 1;
  5189. htt_tlv_filter.enable_fp =
  5190. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  5191. htt_tlv_filter.enable_md = 0;
  5192. htt_tlv_filter.enable_mo =
  5193. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  5194. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  5195. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  5196. if (pdev->mcopy_mode) {
  5197. htt_tlv_filter.fp_data_filter = 0;
  5198. htt_tlv_filter.mo_data_filter = 0;
  5199. } else {
  5200. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  5201. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  5202. }
  5203. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  5204. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  5205. htt_tlv_filter.offset_valid = false;
  5206. if ((pdev->rx_enh_capture_mode == CDP_RX_ENH_CAPTURE_MPDU) ||
  5207. (pdev->rx_enh_capture_mode == CDP_RX_ENH_CAPTURE_MPDU_MSDU)) {
  5208. htt_tlv_filter.fp_mgmt_filter = 0;
  5209. htt_tlv_filter.fp_ctrl_filter = 0;
  5210. htt_tlv_filter.fp_data_filter = 0;
  5211. htt_tlv_filter.mo_mgmt_filter = 0;
  5212. htt_tlv_filter.mo_ctrl_filter = 0;
  5213. htt_tlv_filter.mo_data_filter = 0;
  5214. }
  5215. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5216. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5217. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5218. pdev, mac_id,
  5219. htt_tlv_filter);
  5220. if (status != QDF_STATUS_SUCCESS) {
  5221. dp_err("Failed to send tlv filter for monitor mode rings");
  5222. return status;
  5223. }
  5224. }
  5225. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5226. htt_tlv_filter.mpdu_start = 1;
  5227. htt_tlv_filter.msdu_start = 0;
  5228. htt_tlv_filter.packet = 0;
  5229. htt_tlv_filter.msdu_end = 0;
  5230. htt_tlv_filter.mpdu_end = 0;
  5231. if ((pdev->rx_enh_capture_mode == CDP_RX_ENH_CAPTURE_MPDU) ||
  5232. (pdev->rx_enh_capture_mode == CDP_RX_ENH_CAPTURE_MPDU_MSDU)) {
  5233. htt_tlv_filter.mpdu_end = 1;
  5234. }
  5235. htt_tlv_filter.attention = 0;
  5236. htt_tlv_filter.ppdu_start = 1;
  5237. htt_tlv_filter.ppdu_end = 1;
  5238. htt_tlv_filter.ppdu_end_user_stats = 1;
  5239. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5240. htt_tlv_filter.ppdu_end_status_done = 1;
  5241. htt_tlv_filter.enable_fp = 1;
  5242. htt_tlv_filter.enable_md = 0;
  5243. htt_tlv_filter.enable_mo = 1;
  5244. if (pdev->mcopy_mode ||
  5245. (pdev->rx_enh_capture_mode != CDP_RX_ENH_CAPTURE_DISABLED)) {
  5246. htt_tlv_filter.packet_header = 1;
  5247. if (pdev->rx_enh_capture_mode == CDP_RX_ENH_CAPTURE_MPDU) {
  5248. htt_tlv_filter.header_per_msdu = 0;
  5249. htt_tlv_filter.enable_mo = 0;
  5250. } else if (pdev->rx_enh_capture_mode ==
  5251. CDP_RX_ENH_CAPTURE_MPDU_MSDU) {
  5252. htt_tlv_filter.header_per_msdu = 1;
  5253. htt_tlv_filter.enable_mo = 0;
  5254. }
  5255. }
  5256. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5257. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5258. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5259. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5260. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5261. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5262. htt_tlv_filter.offset_valid = false;
  5263. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5264. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5265. pdev->pdev_id);
  5266. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5267. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5268. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5269. }
  5270. return status;
  5271. }
  5272. /**
  5273. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  5274. * @vdev_handle: Datapath VDEV handle
  5275. * @smart_monitor: Flag to denote if its smart monitor mode
  5276. *
  5277. * Return: 0 on success, not 0 on failure
  5278. */
  5279. static QDF_STATUS dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  5280. uint8_t special_monitor)
  5281. {
  5282. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5283. struct dp_pdev *pdev;
  5284. qdf_assert(vdev);
  5285. pdev = vdev->pdev;
  5286. pdev->monitor_vdev = vdev;
  5287. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  5288. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  5289. pdev, pdev->pdev_id, pdev->soc, vdev);
  5290. /*
  5291. * do not configure monitor buf ring and filter for smart and
  5292. * lite monitor
  5293. * for smart monitor filters are added along with first NAC
  5294. * for lite monitor required configuration done through
  5295. * dp_set_pdev_param
  5296. */
  5297. if (special_monitor)
  5298. return QDF_STATUS_SUCCESS;
  5299. /*Check if current pdev's monitor_vdev exists */
  5300. if (pdev->monitor_configured) {
  5301. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5302. "monitor vap already created vdev=%pK\n", vdev);
  5303. qdf_assert(vdev);
  5304. return QDF_STATUS_E_RESOURCES;
  5305. }
  5306. pdev->monitor_configured = true;
  5307. return dp_pdev_configure_monitor_rings(pdev);
  5308. }
  5309. /**
  5310. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  5311. * @pdev_handle: Datapath PDEV handle
  5312. * @filter_val: Flag to select Filter for monitor mode
  5313. * Return: 0 on success, not 0 on failure
  5314. */
  5315. static QDF_STATUS
  5316. dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  5317. struct cdp_monitor_filter *filter_val)
  5318. {
  5319. /* Many monitor VAPs can exists in a system but only one can be up at
  5320. * anytime
  5321. */
  5322. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5323. struct dp_vdev *vdev = pdev->monitor_vdev;
  5324. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5325. struct dp_soc *soc;
  5326. uint8_t pdev_id;
  5327. int mac_id;
  5328. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5329. pdev_id = pdev->pdev_id;
  5330. soc = pdev->soc;
  5331. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  5332. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  5333. pdev, pdev_id, soc, vdev);
  5334. /*Check if current pdev's monitor_vdev exists */
  5335. if (!pdev->monitor_vdev) {
  5336. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5337. "vdev=%pK", vdev);
  5338. qdf_assert(vdev);
  5339. }
  5340. /* update filter mode, type in pdev structure */
  5341. pdev->mon_filter_mode = filter_val->mode;
  5342. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  5343. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  5344. pdev->fp_data_filter = filter_val->fp_data;
  5345. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  5346. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  5347. pdev->mo_data_filter = filter_val->mo_data;
  5348. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  5349. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  5350. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  5351. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  5352. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  5353. pdev->mo_data_filter);
  5354. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5355. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5356. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5357. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5358. pdev, mac_id,
  5359. htt_tlv_filter);
  5360. if (status != QDF_STATUS_SUCCESS) {
  5361. dp_err("Failed to send tlv filter for monitor mode rings");
  5362. return status;
  5363. }
  5364. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5365. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5366. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5367. }
  5368. htt_tlv_filter.mpdu_start = 1;
  5369. htt_tlv_filter.msdu_start = 1;
  5370. htt_tlv_filter.packet = 1;
  5371. htt_tlv_filter.msdu_end = 1;
  5372. htt_tlv_filter.mpdu_end = 1;
  5373. htt_tlv_filter.packet_header = 1;
  5374. htt_tlv_filter.attention = 1;
  5375. htt_tlv_filter.ppdu_start = 0;
  5376. htt_tlv_filter.ppdu_end = 0;
  5377. htt_tlv_filter.ppdu_end_user_stats = 0;
  5378. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  5379. htt_tlv_filter.ppdu_end_status_done = 0;
  5380. htt_tlv_filter.header_per_msdu = 1;
  5381. htt_tlv_filter.enable_fp =
  5382. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  5383. htt_tlv_filter.enable_md = 0;
  5384. htt_tlv_filter.enable_mo =
  5385. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  5386. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  5387. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  5388. if (pdev->mcopy_mode)
  5389. htt_tlv_filter.fp_data_filter = 0;
  5390. else
  5391. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  5392. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  5393. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  5394. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  5395. htt_tlv_filter.offset_valid = false;
  5396. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5397. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5398. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5399. pdev, mac_id,
  5400. htt_tlv_filter);
  5401. if (status != QDF_STATUS_SUCCESS) {
  5402. dp_err("Failed to send tlv filter for monitor mode rings");
  5403. return status;
  5404. }
  5405. }
  5406. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5407. htt_tlv_filter.mpdu_start = 1;
  5408. htt_tlv_filter.msdu_start = 0;
  5409. htt_tlv_filter.packet = 0;
  5410. htt_tlv_filter.msdu_end = 0;
  5411. htt_tlv_filter.mpdu_end = 0;
  5412. htt_tlv_filter.attention = 0;
  5413. htt_tlv_filter.ppdu_start = 1;
  5414. htt_tlv_filter.ppdu_end = 1;
  5415. htt_tlv_filter.ppdu_end_user_stats = 1;
  5416. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5417. htt_tlv_filter.ppdu_end_status_done = 1;
  5418. htt_tlv_filter.enable_fp = 1;
  5419. htt_tlv_filter.enable_md = 0;
  5420. htt_tlv_filter.enable_mo = 1;
  5421. if (pdev->mcopy_mode) {
  5422. htt_tlv_filter.packet_header = 1;
  5423. }
  5424. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5425. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5426. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5427. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5428. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5429. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5430. htt_tlv_filter.offset_valid = false;
  5431. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5432. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5433. pdev->pdev_id);
  5434. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5435. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5436. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5437. }
  5438. return QDF_STATUS_SUCCESS;
  5439. }
  5440. /**
  5441. * dp_get_pdev_id_frm_pdev() - get pdev_id
  5442. * @pdev_handle: Datapath PDEV handle
  5443. *
  5444. * Return: pdev_id
  5445. */
  5446. static
  5447. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  5448. {
  5449. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5450. return pdev->pdev_id;
  5451. }
  5452. /**
  5453. * dp_get_delay_stats_flag() - get delay stats flag
  5454. * @pdev_handle: Datapath PDEV handle
  5455. *
  5456. * Return: 0 if flag is disabled else 1
  5457. */
  5458. static
  5459. bool dp_get_delay_stats_flag(struct cdp_pdev *pdev_handle)
  5460. {
  5461. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5462. return pdev->delay_stats_flag;
  5463. }
  5464. /**
  5465. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  5466. * @pdev_handle: Datapath PDEV handle
  5467. * @chan_noise_floor: Channel Noise Floor
  5468. *
  5469. * Return: void
  5470. */
  5471. static
  5472. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  5473. int16_t chan_noise_floor)
  5474. {
  5475. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5476. pdev->chan_noise_floor = chan_noise_floor;
  5477. }
  5478. /**
  5479. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  5480. * @vdev_handle: Datapath VDEV handle
  5481. * Return: true on ucast filter flag set
  5482. */
  5483. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  5484. {
  5485. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5486. struct dp_pdev *pdev;
  5487. pdev = vdev->pdev;
  5488. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  5489. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  5490. return true;
  5491. return false;
  5492. }
  5493. /**
  5494. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  5495. * @vdev_handle: Datapath VDEV handle
  5496. * Return: true on mcast filter flag set
  5497. */
  5498. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  5499. {
  5500. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5501. struct dp_pdev *pdev;
  5502. pdev = vdev->pdev;
  5503. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  5504. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  5505. return true;
  5506. return false;
  5507. }
  5508. /**
  5509. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  5510. * @vdev_handle: Datapath VDEV handle
  5511. * Return: true on non data filter flag set
  5512. */
  5513. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  5514. {
  5515. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5516. struct dp_pdev *pdev;
  5517. pdev = vdev->pdev;
  5518. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  5519. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  5520. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  5521. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  5522. return true;
  5523. }
  5524. }
  5525. return false;
  5526. }
  5527. #ifdef MESH_MODE_SUPPORT
  5528. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  5529. {
  5530. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5531. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5532. FL("val %d"), val);
  5533. vdev->mesh_vdev = val;
  5534. }
  5535. /*
  5536. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  5537. * @vdev_hdl: virtual device object
  5538. * @val: value to be set
  5539. *
  5540. * Return: void
  5541. */
  5542. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  5543. {
  5544. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5545. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5546. FL("val %d"), val);
  5547. vdev->mesh_rx_filter = val;
  5548. }
  5549. #endif
  5550. /*
  5551. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  5552. * Current scope is bar received count
  5553. *
  5554. * @pdev_handle: DP_PDEV handle
  5555. *
  5556. * Return: void
  5557. */
  5558. #define STATS_PROC_TIMEOUT (HZ/1000)
  5559. static void
  5560. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  5561. {
  5562. struct dp_vdev *vdev;
  5563. struct dp_peer *peer;
  5564. uint32_t waitcnt;
  5565. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5566. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5567. if (!peer) {
  5568. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5569. FL("DP Invalid Peer refernce"));
  5570. return;
  5571. }
  5572. if (peer->delete_in_progress) {
  5573. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5574. FL("DP Peer deletion in progress"));
  5575. continue;
  5576. }
  5577. qdf_atomic_inc(&peer->ref_cnt);
  5578. waitcnt = 0;
  5579. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  5580. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  5581. && waitcnt < 10) {
  5582. schedule_timeout_interruptible(
  5583. STATS_PROC_TIMEOUT);
  5584. waitcnt++;
  5585. }
  5586. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  5587. dp_peer_unref_delete(peer);
  5588. }
  5589. }
  5590. }
  5591. /**
  5592. * dp_rx_bar_stats_cb(): BAR received stats callback
  5593. * @soc: SOC handle
  5594. * @cb_ctxt: Call back context
  5595. * @reo_status: Reo status
  5596. *
  5597. * return: void
  5598. */
  5599. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  5600. union hal_reo_status *reo_status)
  5601. {
  5602. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  5603. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  5604. if (!qdf_atomic_read(&soc->cmn_init_done))
  5605. return;
  5606. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  5607. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  5608. queue_status->header.status);
  5609. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5610. return;
  5611. }
  5612. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  5613. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5614. }
  5615. /**
  5616. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  5617. * @vdev: DP VDEV handle
  5618. *
  5619. * return: void
  5620. */
  5621. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  5622. struct cdp_vdev_stats *vdev_stats)
  5623. {
  5624. struct dp_peer *peer = NULL;
  5625. struct dp_soc *soc = NULL;
  5626. if (!vdev || !vdev->pdev)
  5627. return;
  5628. soc = vdev->pdev->soc;
  5629. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  5630. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  5631. dp_update_vdev_stats(vdev_stats, peer);
  5632. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5633. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5634. vdev_stats, vdev->vdev_id,
  5635. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5636. #endif
  5637. }
  5638. /**
  5639. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  5640. * @pdev: DP PDEV handle
  5641. *
  5642. * return: void
  5643. */
  5644. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  5645. {
  5646. struct dp_vdev *vdev = NULL;
  5647. struct dp_soc *soc;
  5648. struct cdp_vdev_stats *vdev_stats =
  5649. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5650. if (!vdev_stats) {
  5651. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5652. "DP alloc failure - unable to get alloc vdev stats");
  5653. return;
  5654. }
  5655. qdf_mem_zero(&pdev->stats.tx, sizeof(pdev->stats.tx));
  5656. qdf_mem_zero(&pdev->stats.rx, sizeof(pdev->stats.rx));
  5657. qdf_mem_zero(&pdev->stats.tx_i, sizeof(pdev->stats.tx_i));
  5658. if (pdev->mcopy_mode)
  5659. DP_UPDATE_STATS(pdev, pdev->invalid_peer);
  5660. soc = pdev->soc;
  5661. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5662. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  5663. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5664. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5665. dp_update_pdev_stats(pdev, vdev_stats);
  5666. dp_update_pdev_ingress_stats(pdev, vdev);
  5667. }
  5668. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  5669. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5670. qdf_mem_free(vdev_stats);
  5671. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5672. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  5673. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  5674. #endif
  5675. }
  5676. /**
  5677. * dp_vdev_getstats() - get vdev packet level stats
  5678. * @vdev_handle: Datapath VDEV handle
  5679. * @stats: cdp network device stats structure
  5680. *
  5681. * Return: void
  5682. */
  5683. static void dp_vdev_getstats(void *vdev_handle,
  5684. struct cdp_dev_stats *stats)
  5685. {
  5686. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5687. struct dp_pdev *pdev;
  5688. struct dp_soc *soc;
  5689. struct cdp_vdev_stats *vdev_stats;
  5690. if (!vdev)
  5691. return;
  5692. pdev = vdev->pdev;
  5693. if (!pdev)
  5694. return;
  5695. soc = pdev->soc;
  5696. vdev_stats = qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5697. if (!vdev_stats) {
  5698. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5699. "DP alloc failure - unable to get alloc vdev stats");
  5700. return;
  5701. }
  5702. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5703. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5704. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5705. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  5706. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  5707. stats->tx_errors = vdev_stats->tx.tx_failed +
  5708. vdev_stats->tx_i.dropped.dropped_pkt.num;
  5709. stats->tx_dropped = stats->tx_errors;
  5710. stats->rx_packets = vdev_stats->rx.unicast.num +
  5711. vdev_stats->rx.multicast.num +
  5712. vdev_stats->rx.bcast.num;
  5713. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  5714. vdev_stats->rx.multicast.bytes +
  5715. vdev_stats->rx.bcast.bytes;
  5716. qdf_mem_free(vdev_stats);
  5717. }
  5718. /**
  5719. * dp_pdev_getstats() - get pdev packet level stats
  5720. * @pdev_handle: Datapath PDEV handle
  5721. * @stats: cdp network device stats structure
  5722. *
  5723. * Return: void
  5724. */
  5725. static void dp_pdev_getstats(void *pdev_handle,
  5726. struct cdp_dev_stats *stats)
  5727. {
  5728. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5729. dp_aggregate_pdev_stats(pdev);
  5730. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  5731. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  5732. stats->tx_errors = pdev->stats.tx.tx_failed +
  5733. pdev->stats.tx_i.dropped.dropped_pkt.num;
  5734. stats->tx_dropped = stats->tx_errors;
  5735. stats->rx_packets = pdev->stats.rx.unicast.num +
  5736. pdev->stats.rx.multicast.num +
  5737. pdev->stats.rx.bcast.num;
  5738. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  5739. pdev->stats.rx.multicast.bytes +
  5740. pdev->stats.rx.bcast.bytes;
  5741. }
  5742. /**
  5743. * dp_get_device_stats() - get interface level packet stats
  5744. * @handle: device handle
  5745. * @stats: cdp network device stats structure
  5746. * @type: device type pdev/vdev
  5747. *
  5748. * Return: void
  5749. */
  5750. static void dp_get_device_stats(void *handle,
  5751. struct cdp_dev_stats *stats, uint8_t type)
  5752. {
  5753. switch (type) {
  5754. case UPDATE_VDEV_STATS:
  5755. dp_vdev_getstats(handle, stats);
  5756. break;
  5757. case UPDATE_PDEV_STATS:
  5758. dp_pdev_getstats(handle, stats);
  5759. break;
  5760. default:
  5761. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5762. "apstats cannot be updated for this input "
  5763. "type %d", type);
  5764. break;
  5765. }
  5766. }
  5767. /**
  5768. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  5769. * @pdev: DP_PDEV Handle
  5770. *
  5771. * Return:void
  5772. */
  5773. static inline void
  5774. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  5775. {
  5776. uint8_t i = 0, index = 0;
  5777. DP_PRINT_STATS("PDEV Tx Stats:\n");
  5778. DP_PRINT_STATS("Received From Stack:");
  5779. DP_PRINT_STATS(" Packets = %d",
  5780. pdev->stats.tx_i.rcvd.num);
  5781. DP_PRINT_STATS(" Bytes = %llu",
  5782. pdev->stats.tx_i.rcvd.bytes);
  5783. DP_PRINT_STATS("Processed:");
  5784. DP_PRINT_STATS(" Packets = %d",
  5785. pdev->stats.tx_i.processed.num);
  5786. DP_PRINT_STATS(" Bytes = %llu",
  5787. pdev->stats.tx_i.processed.bytes);
  5788. DP_PRINT_STATS("Total Completions:");
  5789. DP_PRINT_STATS(" Packets = %u",
  5790. pdev->stats.tx.comp_pkt.num);
  5791. DP_PRINT_STATS(" Bytes = %llu",
  5792. pdev->stats.tx.comp_pkt.bytes);
  5793. DP_PRINT_STATS("Successful Completions:");
  5794. DP_PRINT_STATS(" Packets = %u",
  5795. pdev->stats.tx.tx_success.num);
  5796. DP_PRINT_STATS(" Bytes = %llu",
  5797. pdev->stats.tx.tx_success.bytes);
  5798. DP_PRINT_STATS("Dropped:");
  5799. DP_PRINT_STATS(" Total = %d",
  5800. pdev->stats.tx_i.dropped.dropped_pkt.num);
  5801. DP_PRINT_STATS(" Dma_map_error = %d",
  5802. pdev->stats.tx_i.dropped.dma_error);
  5803. DP_PRINT_STATS(" Ring Full = %d",
  5804. pdev->stats.tx_i.dropped.ring_full);
  5805. DP_PRINT_STATS(" Descriptor Not available = %d",
  5806. pdev->stats.tx_i.dropped.desc_na.num);
  5807. DP_PRINT_STATS(" HW enqueue failed= %d",
  5808. pdev->stats.tx_i.dropped.enqueue_fail);
  5809. DP_PRINT_STATS(" Resources Full = %d",
  5810. pdev->stats.tx_i.dropped.res_full);
  5811. DP_PRINT_STATS(" FW removed Pkts = %u",
  5812. pdev->stats.tx.dropped.fw_rem.num);
  5813. DP_PRINT_STATS(" FW removed bytes= %llu",
  5814. pdev->stats.tx.dropped.fw_rem.bytes);
  5815. DP_PRINT_STATS(" FW removed transmitted = %d",
  5816. pdev->stats.tx.dropped.fw_rem_tx);
  5817. DP_PRINT_STATS(" FW removed untransmitted = %d",
  5818. pdev->stats.tx.dropped.fw_rem_notx);
  5819. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  5820. pdev->stats.tx.dropped.fw_reason1);
  5821. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  5822. pdev->stats.tx.dropped.fw_reason2);
  5823. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  5824. pdev->stats.tx.dropped.fw_reason3);
  5825. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  5826. pdev->stats.tx.dropped.age_out);
  5827. DP_PRINT_STATS(" headroom insufficient = %d",
  5828. pdev->stats.tx_i.dropped.headroom_insufficient);
  5829. DP_PRINT_STATS(" Multicast:");
  5830. DP_PRINT_STATS(" Packets: %u",
  5831. pdev->stats.tx.mcast.num);
  5832. DP_PRINT_STATS(" Bytes: %llu",
  5833. pdev->stats.tx.mcast.bytes);
  5834. DP_PRINT_STATS("Scatter Gather:");
  5835. DP_PRINT_STATS(" Packets = %d",
  5836. pdev->stats.tx_i.sg.sg_pkt.num);
  5837. DP_PRINT_STATS(" Bytes = %llu",
  5838. pdev->stats.tx_i.sg.sg_pkt.bytes);
  5839. DP_PRINT_STATS(" Dropped By Host = %d",
  5840. pdev->stats.tx_i.sg.dropped_host.num);
  5841. DP_PRINT_STATS(" Dropped By Target = %d",
  5842. pdev->stats.tx_i.sg.dropped_target);
  5843. DP_PRINT_STATS("TSO:");
  5844. DP_PRINT_STATS(" Number of Segments = %d",
  5845. pdev->stats.tx_i.tso.num_seg);
  5846. DP_PRINT_STATS(" Packets = %d",
  5847. pdev->stats.tx_i.tso.tso_pkt.num);
  5848. DP_PRINT_STATS(" Bytes = %llu",
  5849. pdev->stats.tx_i.tso.tso_pkt.bytes);
  5850. DP_PRINT_STATS(" Dropped By Host = %d",
  5851. pdev->stats.tx_i.tso.dropped_host.num);
  5852. DP_PRINT_STATS("Mcast Enhancement:");
  5853. DP_PRINT_STATS(" Packets = %d",
  5854. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  5855. DP_PRINT_STATS(" Bytes = %llu",
  5856. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  5857. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  5858. pdev->stats.tx_i.mcast_en.dropped_map_error);
  5859. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  5860. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  5861. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  5862. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  5863. DP_PRINT_STATS(" Unicast sent = %d",
  5864. pdev->stats.tx_i.mcast_en.ucast);
  5865. DP_PRINT_STATS("Raw:");
  5866. DP_PRINT_STATS(" Packets = %d",
  5867. pdev->stats.tx_i.raw.raw_pkt.num);
  5868. DP_PRINT_STATS(" Bytes = %llu",
  5869. pdev->stats.tx_i.raw.raw_pkt.bytes);
  5870. DP_PRINT_STATS(" DMA map error = %d",
  5871. pdev->stats.tx_i.raw.dma_map_error);
  5872. DP_PRINT_STATS("Reinjected:");
  5873. DP_PRINT_STATS(" Packets = %d",
  5874. pdev->stats.tx_i.reinject_pkts.num);
  5875. DP_PRINT_STATS(" Bytes = %llu\n",
  5876. pdev->stats.tx_i.reinject_pkts.bytes);
  5877. DP_PRINT_STATS("Inspected:");
  5878. DP_PRINT_STATS(" Packets = %d",
  5879. pdev->stats.tx_i.inspect_pkts.num);
  5880. DP_PRINT_STATS(" Bytes = %llu",
  5881. pdev->stats.tx_i.inspect_pkts.bytes);
  5882. DP_PRINT_STATS("Nawds Multicast:");
  5883. DP_PRINT_STATS(" Packets = %d",
  5884. pdev->stats.tx_i.nawds_mcast.num);
  5885. DP_PRINT_STATS(" Bytes = %llu",
  5886. pdev->stats.tx_i.nawds_mcast.bytes);
  5887. DP_PRINT_STATS("CCE Classified:");
  5888. DP_PRINT_STATS(" CCE Classified Packets: %u",
  5889. pdev->stats.tx_i.cce_classified);
  5890. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  5891. pdev->stats.tx_i.cce_classified_raw);
  5892. DP_PRINT_STATS("Mesh stats:");
  5893. DP_PRINT_STATS(" frames to firmware: %u",
  5894. pdev->stats.tx_i.mesh.exception_fw);
  5895. DP_PRINT_STATS(" completions from fw: %u",
  5896. pdev->stats.tx_i.mesh.completion_fw);
  5897. DP_PRINT_STATS("PPDU stats counter");
  5898. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  5899. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  5900. pdev->stats.ppdu_stats_counter[index]);
  5901. }
  5902. for (i = 0; i < CDP_WDI_NUM_EVENTS; i++) {
  5903. if (!pdev->stats.wdi_event[i])
  5904. DP_PRINT_STATS("Wdi msgs received from fw[%d]:%d",
  5905. i, pdev->stats.wdi_event[i]);
  5906. }
  5907. }
  5908. /**
  5909. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  5910. * @pdev: DP_PDEV Handle
  5911. *
  5912. * Return: void
  5913. */
  5914. static inline void
  5915. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  5916. {
  5917. DP_PRINT_STATS("PDEV Rx Stats:\n");
  5918. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  5919. DP_PRINT_STATS(" Packets = %d %d %d %d",
  5920. pdev->stats.rx.rcvd_reo[0].num,
  5921. pdev->stats.rx.rcvd_reo[1].num,
  5922. pdev->stats.rx.rcvd_reo[2].num,
  5923. pdev->stats.rx.rcvd_reo[3].num);
  5924. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  5925. pdev->stats.rx.rcvd_reo[0].bytes,
  5926. pdev->stats.rx.rcvd_reo[1].bytes,
  5927. pdev->stats.rx.rcvd_reo[2].bytes,
  5928. pdev->stats.rx.rcvd_reo[3].bytes);
  5929. DP_PRINT_STATS("Replenished:");
  5930. DP_PRINT_STATS(" Packets = %d",
  5931. pdev->stats.replenish.pkts.num);
  5932. DP_PRINT_STATS(" Bytes = %llu",
  5933. pdev->stats.replenish.pkts.bytes);
  5934. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  5935. pdev->stats.buf_freelist);
  5936. DP_PRINT_STATS(" Low threshold intr = %d",
  5937. pdev->stats.replenish.low_thresh_intrs);
  5938. DP_PRINT_STATS("Dropped:");
  5939. DP_PRINT_STATS(" msdu_not_done = %d",
  5940. pdev->stats.dropped.msdu_not_done);
  5941. DP_PRINT_STATS(" wifi parse = %d",
  5942. pdev->stats.dropped.wifi_parse);
  5943. DP_PRINT_STATS(" mon_rx_drop = %d",
  5944. pdev->stats.dropped.mon_rx_drop);
  5945. DP_PRINT_STATS(" mec_drop = %d",
  5946. pdev->stats.rx.mec_drop.num);
  5947. DP_PRINT_STATS(" Bytes = %llu",
  5948. pdev->stats.rx.mec_drop.bytes);
  5949. DP_PRINT_STATS("Sent To Stack:");
  5950. DP_PRINT_STATS(" Packets = %d",
  5951. pdev->stats.rx.to_stack.num);
  5952. DP_PRINT_STATS(" Bytes = %llu",
  5953. pdev->stats.rx.to_stack.bytes);
  5954. DP_PRINT_STATS(" vlan_tag_stp_cnt = %d",
  5955. pdev->stats.vlan_tag_stp_cnt);
  5956. DP_PRINT_STATS("Multicast/Broadcast:");
  5957. DP_PRINT_STATS(" Packets = %d",
  5958. pdev->stats.rx.multicast.num);
  5959. DP_PRINT_STATS(" Bytes = %llu",
  5960. pdev->stats.rx.multicast.bytes);
  5961. DP_PRINT_STATS("Errors:");
  5962. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  5963. pdev->stats.replenish.rxdma_err);
  5964. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  5965. pdev->stats.err.desc_alloc_fail);
  5966. DP_PRINT_STATS(" IP checksum error = %d",
  5967. pdev->stats.err.ip_csum_err);
  5968. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  5969. pdev->stats.err.tcp_udp_csum_err);
  5970. /* Get bar_recv_cnt */
  5971. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  5972. DP_PRINT_STATS("BAR Received Count: = %d",
  5973. pdev->stats.rx.bar_recv_cnt);
  5974. }
  5975. /**
  5976. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  5977. * @pdev: DP_PDEV Handle
  5978. *
  5979. * Return: void
  5980. */
  5981. static inline void
  5982. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  5983. {
  5984. struct cdp_pdev_mon_stats *rx_mon_stats;
  5985. rx_mon_stats = &pdev->rx_mon_stats;
  5986. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  5987. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  5988. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  5989. rx_mon_stats->status_ppdu_done);
  5990. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  5991. rx_mon_stats->dest_ppdu_done);
  5992. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  5993. rx_mon_stats->dest_mpdu_done);
  5994. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  5995. rx_mon_stats->dest_mpdu_drop);
  5996. DP_PRINT_STATS("dup_mon_linkdesc_cnt = %d",
  5997. rx_mon_stats->dup_mon_linkdesc_cnt);
  5998. DP_PRINT_STATS("dup_mon_buf_cnt = %d",
  5999. rx_mon_stats->dup_mon_buf_cnt);
  6000. }
  6001. /**
  6002. * dp_print_soc_tx_stats(): Print SOC level stats
  6003. * @soc DP_SOC Handle
  6004. *
  6005. * Return: void
  6006. */
  6007. static inline void
  6008. dp_print_soc_tx_stats(struct dp_soc *soc)
  6009. {
  6010. uint8_t desc_pool_id;
  6011. soc->stats.tx.desc_in_use = 0;
  6012. DP_PRINT_STATS("SOC Tx Stats:\n");
  6013. for (desc_pool_id = 0;
  6014. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  6015. desc_pool_id++)
  6016. soc->stats.tx.desc_in_use +=
  6017. soc->tx_desc[desc_pool_id].num_allocated;
  6018. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  6019. soc->stats.tx.desc_in_use);
  6020. DP_PRINT_STATS("Tx Invalid peer:");
  6021. DP_PRINT_STATS(" Packets = %d",
  6022. soc->stats.tx.tx_invalid_peer.num);
  6023. DP_PRINT_STATS(" Bytes = %llu",
  6024. soc->stats.tx.tx_invalid_peer.bytes);
  6025. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  6026. soc->stats.tx.tcl_ring_full[0],
  6027. soc->stats.tx.tcl_ring_full[1],
  6028. soc->stats.tx.tcl_ring_full[2]);
  6029. }
  6030. /**
  6031. * dp_print_soc_rx_stats: Print SOC level Rx stats
  6032. * @soc: DP_SOC Handle
  6033. *
  6034. * Return:void
  6035. */
  6036. static inline void
  6037. dp_print_soc_rx_stats(struct dp_soc *soc)
  6038. {
  6039. uint32_t i;
  6040. char reo_error[DP_REO_ERR_LENGTH];
  6041. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  6042. uint8_t index = 0;
  6043. DP_PRINT_STATS("No of AST Entries = %d", soc->num_ast_entries);
  6044. DP_PRINT_STATS("SOC Rx Stats:\n");
  6045. DP_PRINT_STATS("Fragmented packets: %u",
  6046. soc->stats.rx.rx_frags);
  6047. DP_PRINT_STATS("Reo reinjected packets: %u",
  6048. soc->stats.rx.reo_reinject);
  6049. DP_PRINT_STATS("Errors:\n");
  6050. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  6051. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  6052. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  6053. DP_PRINT_STATS("Invalid RBM = %d",
  6054. soc->stats.rx.err.invalid_rbm);
  6055. DP_PRINT_STATS("Invalid Vdev = %d",
  6056. soc->stats.rx.err.invalid_vdev);
  6057. DP_PRINT_STATS("Invalid sa_idx or da_idx = %d",
  6058. soc->stats.rx.err.invalid_sa_da_idx);
  6059. DP_PRINT_STATS("Invalid Pdev = %d",
  6060. soc->stats.rx.err.invalid_pdev);
  6061. DP_PRINT_STATS("Invalid Peer = %d",
  6062. soc->stats.rx.err.rx_invalid_peer.num);
  6063. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  6064. soc->stats.rx.err.hal_ring_access_fail);
  6065. DP_PRINT_STATS("MSDU Done failures = %d",
  6066. soc->stats.rx.err.msdu_done_fail);
  6067. DP_PRINT_STATS("RX frags: %d", soc->stats.rx.rx_frags);
  6068. DP_PRINT_STATS("RX frag wait: %d", soc->stats.rx.rx_frag_wait);
  6069. DP_PRINT_STATS("RX frag err: %d", soc->stats.rx.rx_frag_err);
  6070. DP_PRINT_STATS("RX HP out_of_sync: %d", soc->stats.rx.hp_oos);
  6071. DP_PRINT_STATS("RX DESC invalid magic: %u",
  6072. soc->stats.rx.err.rx_desc_invalid_magic);
  6073. DP_PRINT_STATS("RX DUP DESC: %d",
  6074. soc->stats.rx.err.hal_reo_dest_dup);
  6075. DP_PRINT_STATS("RX REL DUP DESC: %d",
  6076. soc->stats.rx.err.hal_wbm_rel_dup);
  6077. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  6078. index += qdf_snprint(&rxdma_error[index],
  6079. DP_RXDMA_ERR_LENGTH - index,
  6080. " %d", soc->stats.rx.err.rxdma_error[i]);
  6081. }
  6082. DP_PRINT_STATS("RXDMA Error (0-31):%s", rxdma_error);
  6083. index = 0;
  6084. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  6085. index += qdf_snprint(&reo_error[index],
  6086. DP_REO_ERR_LENGTH - index,
  6087. " %d", soc->stats.rx.err.reo_error[i]);
  6088. }
  6089. DP_PRINT_STATS("REO Error(0-14):%s", reo_error);
  6090. }
  6091. /**
  6092. * dp_srng_get_str_from_ring_type() - Return string name for a ring
  6093. * @ring_type: Ring
  6094. *
  6095. * Return: char const pointer
  6096. */
  6097. static inline const
  6098. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  6099. {
  6100. switch (ring_type) {
  6101. case REO_DST:
  6102. return "Reo_dst";
  6103. case REO_EXCEPTION:
  6104. return "Reo_exception";
  6105. case REO_CMD:
  6106. return "Reo_cmd";
  6107. case REO_REINJECT:
  6108. return "Reo_reinject";
  6109. case REO_STATUS:
  6110. return "Reo_status";
  6111. case WBM2SW_RELEASE:
  6112. return "wbm2sw_release";
  6113. case TCL_DATA:
  6114. return "tcl_data";
  6115. case TCL_CMD:
  6116. return "tcl_cmd";
  6117. case TCL_STATUS:
  6118. return "tcl_status";
  6119. case SW2WBM_RELEASE:
  6120. return "sw2wbm_release";
  6121. case RXDMA_BUF:
  6122. return "Rxdma_buf";
  6123. case RXDMA_DST:
  6124. return "Rxdma_dst";
  6125. case RXDMA_MONITOR_BUF:
  6126. return "Rxdma_monitor_buf";
  6127. case RXDMA_MONITOR_DESC:
  6128. return "Rxdma_monitor_desc";
  6129. case RXDMA_MONITOR_STATUS:
  6130. return "Rxdma_monitor_status";
  6131. default:
  6132. dp_err("Invalid ring type");
  6133. break;
  6134. }
  6135. return "Invalid";
  6136. }
  6137. /**
  6138. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  6139. * @soc: DP_SOC handle
  6140. * @srng: DP_SRNG handle
  6141. * @ring_name: SRNG name
  6142. * @ring_type: srng src/dst ring
  6143. *
  6144. * Return: void
  6145. */
  6146. static void
  6147. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  6148. enum hal_ring_type ring_type)
  6149. {
  6150. uint32_t tailp;
  6151. uint32_t headp;
  6152. int32_t hw_headp = -1;
  6153. int32_t hw_tailp = -1;
  6154. const char *ring_name;
  6155. struct hal_soc *hal_soc;
  6156. if (soc && srng && srng->hal_srng) {
  6157. hal_soc = (struct hal_soc *)soc->hal_soc;
  6158. ring_name = dp_srng_get_str_from_hal_ring_type(ring_type);
  6159. hal_get_sw_hptp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  6160. DP_PRINT_STATS("%s:SW:Head pointer = %d Tail Pointer = %d\n",
  6161. ring_name, headp, tailp);
  6162. hal_get_hw_hptp(soc->hal_soc, srng->hal_srng, &hw_headp,
  6163. &hw_tailp, ring_type);
  6164. DP_PRINT_STATS("%s:HW:Head pointer = %d Tail Pointer = %d\n",
  6165. ring_name, hw_headp, hw_tailp);
  6166. }
  6167. }
  6168. /*
  6169. * dp_print_napi_stats(): NAPI stats
  6170. * @soc - soc handle
  6171. */
  6172. static void dp_print_napi_stats(struct dp_soc *soc)
  6173. {
  6174. hif_print_napi_stats(soc->hif_handle);
  6175. }
  6176. /**
  6177. * dp_print_mon_ring_stats_from_hal() - Print stat for monitor rings based
  6178. * on target
  6179. * @pdev: physical device handle
  6180. * @mac_id: mac id
  6181. *
  6182. * Return: void
  6183. */
  6184. static inline
  6185. void dp_print_mon_ring_stat_from_hal(struct dp_pdev *pdev, uint8_t mac_id)
  6186. {
  6187. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable) {
  6188. dp_print_ring_stat_from_hal(pdev->soc,
  6189. &pdev->rxdma_mon_buf_ring[mac_id],
  6190. RXDMA_MONITOR_BUF);
  6191. dp_print_ring_stat_from_hal(pdev->soc,
  6192. &pdev->rxdma_mon_dst_ring[mac_id],
  6193. RXDMA_MONITOR_DST);
  6194. dp_print_ring_stat_from_hal(pdev->soc,
  6195. &pdev->rxdma_mon_desc_ring[mac_id],
  6196. RXDMA_MONITOR_DESC);
  6197. }
  6198. dp_print_ring_stat_from_hal(pdev->soc,
  6199. &pdev->rxdma_mon_status_ring[mac_id],
  6200. RXDMA_MONITOR_STATUS);
  6201. }
  6202. /**
  6203. * dp_print_ring_stats(): Print tail and head pointer
  6204. * @pdev: DP_PDEV handle
  6205. *
  6206. * Return:void
  6207. */
  6208. static inline void
  6209. dp_print_ring_stats(struct dp_pdev *pdev)
  6210. {
  6211. uint32_t i;
  6212. int mac_id;
  6213. dp_print_ring_stat_from_hal(pdev->soc,
  6214. &pdev->soc->reo_exception_ring,
  6215. REO_EXCEPTION);
  6216. dp_print_ring_stat_from_hal(pdev->soc,
  6217. &pdev->soc->reo_reinject_ring,
  6218. REO_REINJECT);
  6219. dp_print_ring_stat_from_hal(pdev->soc,
  6220. &pdev->soc->reo_cmd_ring,
  6221. REO_CMD);
  6222. dp_print_ring_stat_from_hal(pdev->soc,
  6223. &pdev->soc->reo_status_ring,
  6224. REO_STATUS);
  6225. dp_print_ring_stat_from_hal(pdev->soc,
  6226. &pdev->soc->rx_rel_ring,
  6227. WBM2SW_RELEASE);
  6228. dp_print_ring_stat_from_hal(pdev->soc,
  6229. &pdev->soc->tcl_cmd_ring,
  6230. TCL_CMD);
  6231. dp_print_ring_stat_from_hal(pdev->soc,
  6232. &pdev->soc->tcl_status_ring,
  6233. TCL_STATUS);
  6234. dp_print_ring_stat_from_hal(pdev->soc,
  6235. &pdev->soc->wbm_desc_rel_ring,
  6236. SW2WBM_RELEASE);
  6237. for (i = 0; i < MAX_REO_DEST_RINGS; i++)
  6238. dp_print_ring_stat_from_hal(pdev->soc,
  6239. &pdev->soc->reo_dest_ring[i],
  6240. REO_DST);
  6241. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++)
  6242. dp_print_ring_stat_from_hal(pdev->soc,
  6243. &pdev->soc->tcl_data_ring[i],
  6244. TCL_DATA);
  6245. for (i = 0; i < MAX_TCL_DATA_RINGS; i++)
  6246. dp_print_ring_stat_from_hal(pdev->soc,
  6247. &pdev->soc->tx_comp_ring[i],
  6248. WBM2SW_RELEASE);
  6249. dp_print_ring_stat_from_hal(pdev->soc,
  6250. &pdev->rx_refill_buf_ring,
  6251. RXDMA_BUF);
  6252. dp_print_ring_stat_from_hal(pdev->soc,
  6253. &pdev->rx_refill_buf_ring2,
  6254. RXDMA_BUF);
  6255. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  6256. dp_print_ring_stat_from_hal(pdev->soc,
  6257. &pdev->rx_mac_buf_ring[i],
  6258. RXDMA_BUF);
  6259. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++)
  6260. dp_print_mon_ring_stat_from_hal(pdev, mac_id);
  6261. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++)
  6262. dp_print_ring_stat_from_hal(pdev->soc,
  6263. &pdev->rxdma_err_dst_ring[i],
  6264. RXDMA_DST);
  6265. }
  6266. /**
  6267. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  6268. * @vdev: DP_VDEV handle
  6269. *
  6270. * Return:void
  6271. */
  6272. static inline void
  6273. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  6274. {
  6275. struct dp_peer *peer = NULL;
  6276. if (!vdev || !vdev->pdev)
  6277. return;
  6278. DP_STATS_CLR(vdev->pdev);
  6279. DP_STATS_CLR(vdev->pdev->soc);
  6280. DP_STATS_CLR(vdev);
  6281. hif_clear_napi_stats(vdev->pdev->soc->hif_handle);
  6282. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  6283. if (!peer)
  6284. return;
  6285. DP_STATS_CLR(peer);
  6286. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  6287. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  6288. &peer->stats, peer->peer_ids[0],
  6289. UPDATE_PEER_STATS, vdev->pdev->pdev_id);
  6290. #endif
  6291. }
  6292. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  6293. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  6294. &vdev->stats, vdev->vdev_id,
  6295. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  6296. #endif
  6297. }
  6298. /**
  6299. * dp_print_common_rates_info(): Print common rate for tx or rx
  6300. * @pkt_type_array: rate type array contains rate info
  6301. *
  6302. * Return:void
  6303. */
  6304. static inline void
  6305. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  6306. {
  6307. uint8_t mcs, pkt_type;
  6308. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  6309. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  6310. if (!dp_rate_string[pkt_type][mcs].valid)
  6311. continue;
  6312. DP_PRINT_STATS(" %s = %d",
  6313. dp_rate_string[pkt_type][mcs].mcs_type,
  6314. pkt_type_array[pkt_type].mcs_count[mcs]);
  6315. }
  6316. DP_PRINT_STATS("\n");
  6317. }
  6318. }
  6319. /**
  6320. * dp_print_rx_rates(): Print Rx rate stats
  6321. * @vdev: DP_VDEV handle
  6322. *
  6323. * Return:void
  6324. */
  6325. static inline void
  6326. dp_print_rx_rates(struct dp_vdev *vdev)
  6327. {
  6328. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6329. uint8_t i;
  6330. uint8_t index = 0;
  6331. char nss[DP_NSS_LENGTH];
  6332. DP_PRINT_STATS("Rx Rate Info:\n");
  6333. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  6334. index = 0;
  6335. for (i = 0; i < SS_COUNT; i++) {
  6336. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6337. " %d", pdev->stats.rx.nss[i]);
  6338. }
  6339. DP_PRINT_STATS("NSS(1-8) = %s",
  6340. nss);
  6341. DP_PRINT_STATS("SGI ="
  6342. " 0.8us %d,"
  6343. " 0.4us %d,"
  6344. " 1.6us %d,"
  6345. " 3.2us %d,",
  6346. pdev->stats.rx.sgi_count[0],
  6347. pdev->stats.rx.sgi_count[1],
  6348. pdev->stats.rx.sgi_count[2],
  6349. pdev->stats.rx.sgi_count[3]);
  6350. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  6351. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  6352. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  6353. DP_PRINT_STATS("Reception Type ="
  6354. " SU: %d,"
  6355. " MU_MIMO:%d,"
  6356. " MU_OFDMA:%d,"
  6357. " MU_OFDMA_MIMO:%d\n",
  6358. pdev->stats.rx.reception_type[0],
  6359. pdev->stats.rx.reception_type[1],
  6360. pdev->stats.rx.reception_type[2],
  6361. pdev->stats.rx.reception_type[3]);
  6362. DP_PRINT_STATS("Aggregation:\n");
  6363. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  6364. pdev->stats.rx.ampdu_cnt);
  6365. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  6366. pdev->stats.rx.non_ampdu_cnt);
  6367. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  6368. pdev->stats.rx.amsdu_cnt);
  6369. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  6370. pdev->stats.rx.non_amsdu_cnt);
  6371. }
  6372. /**
  6373. * dp_print_tx_rates(): Print tx rates
  6374. * @vdev: DP_VDEV handle
  6375. *
  6376. * Return:void
  6377. */
  6378. static inline void
  6379. dp_print_tx_rates(struct dp_vdev *vdev)
  6380. {
  6381. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6382. DP_PRINT_STATS("Tx Rate Info:\n");
  6383. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  6384. DP_PRINT_STATS("SGI ="
  6385. " 0.8us %d"
  6386. " 0.4us %d"
  6387. " 1.6us %d"
  6388. " 3.2us %d",
  6389. pdev->stats.tx.sgi_count[0],
  6390. pdev->stats.tx.sgi_count[1],
  6391. pdev->stats.tx.sgi_count[2],
  6392. pdev->stats.tx.sgi_count[3]);
  6393. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  6394. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  6395. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  6396. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  6397. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  6398. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  6399. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  6400. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  6401. DP_PRINT_STATS("Aggregation:\n");
  6402. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  6403. pdev->stats.tx.ampdu_cnt);
  6404. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  6405. pdev->stats.tx.non_ampdu_cnt);
  6406. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  6407. pdev->stats.tx.amsdu_cnt);
  6408. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  6409. pdev->stats.tx.non_amsdu_cnt);
  6410. }
  6411. /**
  6412. * dp_print_peer_stats():print peer stats
  6413. * @peer: DP_PEER handle
  6414. *
  6415. * return void
  6416. */
  6417. static inline void dp_print_peer_stats(struct dp_peer *peer)
  6418. {
  6419. uint8_t i;
  6420. uint32_t index;
  6421. uint32_t j;
  6422. char nss[DP_NSS_LENGTH];
  6423. char mu_group_id[DP_MU_GROUP_LENGTH];
  6424. DP_PRINT_STATS("Node Tx Stats:\n");
  6425. DP_PRINT_STATS("Total Packet Completions = %d",
  6426. peer->stats.tx.comp_pkt.num);
  6427. DP_PRINT_STATS("Total Bytes Completions = %llu",
  6428. peer->stats.tx.comp_pkt.bytes);
  6429. DP_PRINT_STATS("Success Packets = %d",
  6430. peer->stats.tx.tx_success.num);
  6431. DP_PRINT_STATS("Success Bytes = %llu",
  6432. peer->stats.tx.tx_success.bytes);
  6433. DP_PRINT_STATS("Unicast Success Packets = %d",
  6434. peer->stats.tx.ucast.num);
  6435. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  6436. peer->stats.tx.ucast.bytes);
  6437. DP_PRINT_STATS("Multicast Success Packets = %d",
  6438. peer->stats.tx.mcast.num);
  6439. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  6440. peer->stats.tx.mcast.bytes);
  6441. DP_PRINT_STATS("Broadcast Success Packets = %d",
  6442. peer->stats.tx.bcast.num);
  6443. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  6444. peer->stats.tx.bcast.bytes);
  6445. DP_PRINT_STATS("Packets Failed = %d",
  6446. peer->stats.tx.tx_failed);
  6447. DP_PRINT_STATS("Packets In OFDMA = %d",
  6448. peer->stats.tx.ofdma);
  6449. DP_PRINT_STATS("Packets In STBC = %d",
  6450. peer->stats.tx.stbc);
  6451. DP_PRINT_STATS("Packets In LDPC = %d",
  6452. peer->stats.tx.ldpc);
  6453. DP_PRINT_STATS("Packet Retries = %d",
  6454. peer->stats.tx.retries);
  6455. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  6456. peer->stats.tx.amsdu_cnt);
  6457. DP_PRINT_STATS("Msdu's As Part of Ampdu = %d",
  6458. peer->stats.tx.non_ampdu_cnt);
  6459. DP_PRINT_STATS("Msdu's As Ampdu = %d",
  6460. peer->stats.tx.ampdu_cnt);
  6461. DP_PRINT_STATS("Last Packet RSSI = %d",
  6462. peer->stats.tx.last_ack_rssi);
  6463. DP_PRINT_STATS("Dropped At FW: Removed Pkts = %u",
  6464. peer->stats.tx.dropped.fw_rem.num);
  6465. DP_PRINT_STATS("Dropped At FW: Removed bytes = %llu",
  6466. peer->stats.tx.dropped.fw_rem.bytes);
  6467. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  6468. peer->stats.tx.dropped.fw_rem_tx);
  6469. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  6470. peer->stats.tx.dropped.fw_rem_notx);
  6471. DP_PRINT_STATS("Dropped : Age Out = %d",
  6472. peer->stats.tx.dropped.age_out);
  6473. DP_PRINT_STATS("NAWDS : ");
  6474. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  6475. peer->stats.tx.nawds_mcast_drop);
  6476. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  6477. peer->stats.tx.nawds_mcast.num);
  6478. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  6479. peer->stats.tx.nawds_mcast.bytes);
  6480. DP_PRINT_STATS("Rate Info:");
  6481. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  6482. DP_PRINT_STATS("SGI = "
  6483. " 0.8us %d"
  6484. " 0.4us %d"
  6485. " 1.6us %d"
  6486. " 3.2us %d",
  6487. peer->stats.tx.sgi_count[0],
  6488. peer->stats.tx.sgi_count[1],
  6489. peer->stats.tx.sgi_count[2],
  6490. peer->stats.tx.sgi_count[3]);
  6491. DP_PRINT_STATS("Excess Retries per AC ");
  6492. DP_PRINT_STATS(" Best effort = %d",
  6493. peer->stats.tx.excess_retries_per_ac[0]);
  6494. DP_PRINT_STATS(" Background= %d",
  6495. peer->stats.tx.excess_retries_per_ac[1]);
  6496. DP_PRINT_STATS(" Video = %d",
  6497. peer->stats.tx.excess_retries_per_ac[2]);
  6498. DP_PRINT_STATS(" Voice = %d",
  6499. peer->stats.tx.excess_retries_per_ac[3]);
  6500. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  6501. peer->stats.tx.bw[0], peer->stats.tx.bw[1],
  6502. peer->stats.tx.bw[2], peer->stats.tx.bw[3]);
  6503. index = 0;
  6504. for (i = 0; i < SS_COUNT; i++) {
  6505. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6506. " %d", peer->stats.tx.nss[i]);
  6507. }
  6508. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  6509. DP_PRINT_STATS("Transmit Type :");
  6510. DP_PRINT_STATS("SU %d, MU_MIMO %d, MU_OFDMA %d, MU_MIMO_OFDMA %d",
  6511. peer->stats.tx.transmit_type[0],
  6512. peer->stats.tx.transmit_type[1],
  6513. peer->stats.tx.transmit_type[2],
  6514. peer->stats.tx.transmit_type[3]);
  6515. for (i = 0; i < MAX_MU_GROUP_ID;) {
  6516. index = 0;
  6517. for (j = 0; j < DP_MU_GROUP_SHOW && i < MAX_MU_GROUP_ID;
  6518. j++) {
  6519. index += qdf_snprint(&mu_group_id[index],
  6520. DP_MU_GROUP_LENGTH - index,
  6521. " %d",
  6522. peer->stats.tx.mu_group_id[i]);
  6523. i++;
  6524. }
  6525. DP_PRINT_STATS("User position list for GID %02d->%d: [%s]",
  6526. i - DP_MU_GROUP_SHOW, i - 1, mu_group_id);
  6527. }
  6528. DP_PRINT_STATS("Last Packet RU index [%d], Size [%d]",
  6529. peer->stats.tx.ru_start, peer->stats.tx.ru_tones);
  6530. DP_PRINT_STATS("RU Locations RU[26 52 106 242 484 996]:");
  6531. DP_PRINT_STATS("RU_26: %d", peer->stats.tx.ru_loc[0]);
  6532. DP_PRINT_STATS("RU 52: %d", peer->stats.tx.ru_loc[1]);
  6533. DP_PRINT_STATS("RU 106: %d", peer->stats.tx.ru_loc[2]);
  6534. DP_PRINT_STATS("RU 242: %d", peer->stats.tx.ru_loc[3]);
  6535. DP_PRINT_STATS("RU 484: %d", peer->stats.tx.ru_loc[4]);
  6536. DP_PRINT_STATS("RU 996: %d", peer->stats.tx.ru_loc[5]);
  6537. DP_PRINT_STATS("Aggregation:");
  6538. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  6539. peer->stats.tx.amsdu_cnt);
  6540. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  6541. peer->stats.tx.non_amsdu_cnt);
  6542. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  6543. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  6544. peer->stats.tx.tx_byte_rate);
  6545. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  6546. peer->stats.tx.tx_data_rate);
  6547. DP_PRINT_STATS("Node Rx Stats:");
  6548. DP_PRINT_STATS("Packets Sent To Stack = %d",
  6549. peer->stats.rx.to_stack.num);
  6550. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  6551. peer->stats.rx.to_stack.bytes);
  6552. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  6553. DP_PRINT_STATS("Ring Id = %d", i);
  6554. DP_PRINT_STATS(" Packets Received = %d",
  6555. peer->stats.rx.rcvd_reo[i].num);
  6556. DP_PRINT_STATS(" Bytes Received = %llu",
  6557. peer->stats.rx.rcvd_reo[i].bytes);
  6558. }
  6559. DP_PRINT_STATS("Multicast Packets Received = %d",
  6560. peer->stats.rx.multicast.num);
  6561. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  6562. peer->stats.rx.multicast.bytes);
  6563. DP_PRINT_STATS("Broadcast Packets Received = %d",
  6564. peer->stats.rx.bcast.num);
  6565. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  6566. peer->stats.rx.bcast.bytes);
  6567. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  6568. peer->stats.rx.intra_bss.pkts.num);
  6569. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  6570. peer->stats.rx.intra_bss.pkts.bytes);
  6571. DP_PRINT_STATS("Raw Packets Received = %d",
  6572. peer->stats.rx.raw.num);
  6573. DP_PRINT_STATS("Raw Bytes Received = %llu",
  6574. peer->stats.rx.raw.bytes);
  6575. DP_PRINT_STATS("Errors: MIC Errors = %d",
  6576. peer->stats.rx.err.mic_err);
  6577. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  6578. peer->stats.rx.err.decrypt_err);
  6579. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  6580. peer->stats.rx.non_ampdu_cnt);
  6581. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  6582. peer->stats.rx.ampdu_cnt);
  6583. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  6584. peer->stats.rx.non_amsdu_cnt);
  6585. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  6586. peer->stats.rx.amsdu_cnt);
  6587. DP_PRINT_STATS("NAWDS : ");
  6588. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  6589. peer->stats.rx.nawds_mcast_drop);
  6590. DP_PRINT_STATS("SGI ="
  6591. " 0.8us %d"
  6592. " 0.4us %d"
  6593. " 1.6us %d"
  6594. " 3.2us %d",
  6595. peer->stats.rx.sgi_count[0],
  6596. peer->stats.rx.sgi_count[1],
  6597. peer->stats.rx.sgi_count[2],
  6598. peer->stats.rx.sgi_count[3]);
  6599. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  6600. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  6601. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  6602. DP_PRINT_STATS("Reception Type ="
  6603. " SU %d,"
  6604. " MU_MIMO %d,"
  6605. " MU_OFDMA %d,"
  6606. " MU_OFDMA_MIMO %d",
  6607. peer->stats.rx.reception_type[0],
  6608. peer->stats.rx.reception_type[1],
  6609. peer->stats.rx.reception_type[2],
  6610. peer->stats.rx.reception_type[3]);
  6611. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  6612. index = 0;
  6613. for (i = 0; i < SS_COUNT; i++) {
  6614. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6615. " %d", peer->stats.rx.nss[i]);
  6616. }
  6617. DP_PRINT_STATS("NSS(1-8) = %s",
  6618. nss);
  6619. DP_PRINT_STATS("Aggregation:");
  6620. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  6621. peer->stats.rx.ampdu_cnt);
  6622. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  6623. peer->stats.rx.non_ampdu_cnt);
  6624. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  6625. peer->stats.rx.amsdu_cnt);
  6626. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  6627. peer->stats.rx.non_amsdu_cnt);
  6628. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  6629. DP_PRINT_STATS(" Bytes received in last sec: %d",
  6630. peer->stats.rx.rx_byte_rate);
  6631. DP_PRINT_STATS(" Data received in last sec: %d",
  6632. peer->stats.rx.rx_data_rate);
  6633. }
  6634. /*
  6635. * dp_get_host_peer_stats()- function to print peer stats
  6636. * @pdev_handle: DP_PDEV handle
  6637. * @mac_addr: mac address of the peer
  6638. *
  6639. * Return: void
  6640. */
  6641. static void
  6642. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  6643. {
  6644. struct dp_peer *peer;
  6645. uint8_t local_id;
  6646. if (!mac_addr) {
  6647. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6648. "Invalid MAC address\n");
  6649. return;
  6650. }
  6651. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  6652. &local_id);
  6653. if (!peer) {
  6654. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6655. "%s: Invalid peer\n", __func__);
  6656. return;
  6657. }
  6658. /* Making sure the peer is for the specific pdev */
  6659. if ((struct dp_pdev *)pdev_handle != peer->vdev->pdev) {
  6660. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6661. "%s: Peer is not for this pdev\n", __func__);
  6662. return;
  6663. }
  6664. dp_print_peer_stats(peer);
  6665. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  6666. }
  6667. /**
  6668. * dp_print_soc_cfg_params()- Dump soc wlan config parameters
  6669. * @soc_handle: Soc handle
  6670. *
  6671. * Return: void
  6672. */
  6673. static void
  6674. dp_print_soc_cfg_params(struct dp_soc *soc)
  6675. {
  6676. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  6677. uint8_t index = 0, i = 0;
  6678. char ring_mask[DP_MAX_INT_CONTEXTS_STRING_LENGTH];
  6679. int num_of_int_contexts;
  6680. if (!soc) {
  6681. dp_err("Context is null");
  6682. return;
  6683. }
  6684. soc_cfg_ctx = soc->wlan_cfg_ctx;
  6685. if (!soc_cfg_ctx) {
  6686. dp_err("Context is null");
  6687. return;
  6688. }
  6689. num_of_int_contexts =
  6690. wlan_cfg_get_num_contexts(soc_cfg_ctx);
  6691. DP_TRACE_STATS(DEBUG, "No. of interrupt contexts: %u",
  6692. soc_cfg_ctx->num_int_ctxts);
  6693. DP_TRACE_STATS(DEBUG, "Max clients: %u",
  6694. soc_cfg_ctx->max_clients);
  6695. DP_TRACE_STATS(DEBUG, "Max alloc size: %u ",
  6696. soc_cfg_ctx->max_alloc_size);
  6697. DP_TRACE_STATS(DEBUG, "Per pdev tx ring: %u ",
  6698. soc_cfg_ctx->per_pdev_tx_ring);
  6699. DP_TRACE_STATS(DEBUG, "Num tcl data rings: %u ",
  6700. soc_cfg_ctx->num_tcl_data_rings);
  6701. DP_TRACE_STATS(DEBUG, "Per pdev rx ring: %u ",
  6702. soc_cfg_ctx->per_pdev_rx_ring);
  6703. DP_TRACE_STATS(DEBUG, "Per pdev lmac ring: %u ",
  6704. soc_cfg_ctx->per_pdev_lmac_ring);
  6705. DP_TRACE_STATS(DEBUG, "Num of reo dest rings: %u ",
  6706. soc_cfg_ctx->num_reo_dest_rings);
  6707. DP_TRACE_STATS(DEBUG, "Num tx desc pool: %u ",
  6708. soc_cfg_ctx->num_tx_desc_pool);
  6709. DP_TRACE_STATS(DEBUG, "Num tx ext desc pool: %u ",
  6710. soc_cfg_ctx->num_tx_ext_desc_pool);
  6711. DP_TRACE_STATS(DEBUG, "Num tx desc: %u ",
  6712. soc_cfg_ctx->num_tx_desc);
  6713. DP_TRACE_STATS(DEBUG, "Num tx ext desc: %u ",
  6714. soc_cfg_ctx->num_tx_ext_desc);
  6715. DP_TRACE_STATS(DEBUG, "Htt packet type: %u ",
  6716. soc_cfg_ctx->htt_packet_type);
  6717. DP_TRACE_STATS(DEBUG, "Max peer_ids: %u ",
  6718. soc_cfg_ctx->max_peer_id);
  6719. DP_TRACE_STATS(DEBUG, "Tx ring size: %u ",
  6720. soc_cfg_ctx->tx_ring_size);
  6721. DP_TRACE_STATS(DEBUG, "Tx comp ring size: %u ",
  6722. soc_cfg_ctx->tx_comp_ring_size);
  6723. DP_TRACE_STATS(DEBUG, "Tx comp ring size nss: %u ",
  6724. soc_cfg_ctx->tx_comp_ring_size_nss);
  6725. DP_TRACE_STATS(DEBUG, "Int batch threshold tx: %u ",
  6726. soc_cfg_ctx->int_batch_threshold_tx);
  6727. DP_TRACE_STATS(DEBUG, "Int timer threshold tx: %u ",
  6728. soc_cfg_ctx->int_timer_threshold_tx);
  6729. DP_TRACE_STATS(DEBUG, "Int batch threshold rx: %u ",
  6730. soc_cfg_ctx->int_batch_threshold_rx);
  6731. DP_TRACE_STATS(DEBUG, "Int timer threshold rx: %u ",
  6732. soc_cfg_ctx->int_timer_threshold_rx);
  6733. DP_TRACE_STATS(DEBUG, "Int batch threshold other: %u ",
  6734. soc_cfg_ctx->int_batch_threshold_other);
  6735. DP_TRACE_STATS(DEBUG, "Int timer threshold other: %u ",
  6736. soc_cfg_ctx->int_timer_threshold_other);
  6737. for (i = 0; i < num_of_int_contexts; i++) {
  6738. index += qdf_snprint(&ring_mask[index],
  6739. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6740. " %d",
  6741. soc_cfg_ctx->int_tx_ring_mask[i]);
  6742. }
  6743. DP_TRACE_STATS(DEBUG, "Tx ring mask (0-%d):%s",
  6744. num_of_int_contexts, ring_mask);
  6745. index = 0;
  6746. for (i = 0; i < num_of_int_contexts; i++) {
  6747. index += qdf_snprint(&ring_mask[index],
  6748. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6749. " %d",
  6750. soc_cfg_ctx->int_rx_ring_mask[i]);
  6751. }
  6752. DP_TRACE_STATS(DEBUG, "Rx ring mask (0-%d):%s",
  6753. num_of_int_contexts, ring_mask);
  6754. index = 0;
  6755. for (i = 0; i < num_of_int_contexts; i++) {
  6756. index += qdf_snprint(&ring_mask[index],
  6757. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6758. " %d",
  6759. soc_cfg_ctx->int_rx_mon_ring_mask[i]);
  6760. }
  6761. DP_TRACE_STATS(DEBUG, "Rx mon ring mask (0-%d):%s",
  6762. num_of_int_contexts, ring_mask);
  6763. index = 0;
  6764. for (i = 0; i < num_of_int_contexts; i++) {
  6765. index += qdf_snprint(&ring_mask[index],
  6766. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6767. " %d",
  6768. soc_cfg_ctx->int_rx_err_ring_mask[i]);
  6769. }
  6770. DP_TRACE_STATS(DEBUG, "Rx err ring mask (0-%d):%s",
  6771. num_of_int_contexts, ring_mask);
  6772. index = 0;
  6773. for (i = 0; i < num_of_int_contexts; i++) {
  6774. index += qdf_snprint(&ring_mask[index],
  6775. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6776. " %d",
  6777. soc_cfg_ctx->int_rx_wbm_rel_ring_mask[i]);
  6778. }
  6779. DP_TRACE_STATS(DEBUG, "Rx wbm rel ring mask (0-%d):%s",
  6780. num_of_int_contexts, ring_mask);
  6781. index = 0;
  6782. for (i = 0; i < num_of_int_contexts; i++) {
  6783. index += qdf_snprint(&ring_mask[index],
  6784. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6785. " %d",
  6786. soc_cfg_ctx->int_reo_status_ring_mask[i]);
  6787. }
  6788. DP_TRACE_STATS(DEBUG, "Reo ring mask (0-%d):%s",
  6789. num_of_int_contexts, ring_mask);
  6790. index = 0;
  6791. for (i = 0; i < num_of_int_contexts; i++) {
  6792. index += qdf_snprint(&ring_mask[index],
  6793. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6794. " %d",
  6795. soc_cfg_ctx->int_rxdma2host_ring_mask[i]);
  6796. }
  6797. DP_TRACE_STATS(DEBUG, "Rxdma2host ring mask (0-%d):%s",
  6798. num_of_int_contexts, ring_mask);
  6799. index = 0;
  6800. for (i = 0; i < num_of_int_contexts; i++) {
  6801. index += qdf_snprint(&ring_mask[index],
  6802. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6803. " %d",
  6804. soc_cfg_ctx->int_host2rxdma_ring_mask[i]);
  6805. }
  6806. DP_TRACE_STATS(DEBUG, "Host2rxdma ring mask (0-%d):%s",
  6807. num_of_int_contexts, ring_mask);
  6808. DP_TRACE_STATS(DEBUG, "Rx hash: %u ",
  6809. soc_cfg_ctx->rx_hash);
  6810. DP_TRACE_STATS(DEBUG, "Tso enabled: %u ",
  6811. soc_cfg_ctx->tso_enabled);
  6812. DP_TRACE_STATS(DEBUG, "Lro enabled: %u ",
  6813. soc_cfg_ctx->lro_enabled);
  6814. DP_TRACE_STATS(DEBUG, "Sg enabled: %u ",
  6815. soc_cfg_ctx->sg_enabled);
  6816. DP_TRACE_STATS(DEBUG, "Gro enabled: %u ",
  6817. soc_cfg_ctx->gro_enabled);
  6818. DP_TRACE_STATS(DEBUG, "rawmode enabled: %u ",
  6819. soc_cfg_ctx->rawmode_enabled);
  6820. DP_TRACE_STATS(DEBUG, "peer flow ctrl enabled: %u ",
  6821. soc_cfg_ctx->peer_flow_ctrl_enabled);
  6822. DP_TRACE_STATS(DEBUG, "napi enabled: %u ",
  6823. soc_cfg_ctx->napi_enabled);
  6824. DP_TRACE_STATS(DEBUG, "Tcp Udp checksum offload: %u ",
  6825. soc_cfg_ctx->tcp_udp_checksumoffload);
  6826. DP_TRACE_STATS(DEBUG, "Defrag timeout check: %u ",
  6827. soc_cfg_ctx->defrag_timeout_check);
  6828. DP_TRACE_STATS(DEBUG, "Rx defrag min timeout: %u ",
  6829. soc_cfg_ctx->rx_defrag_min_timeout);
  6830. DP_TRACE_STATS(DEBUG, "WBM release ring: %u ",
  6831. soc_cfg_ctx->wbm_release_ring);
  6832. DP_TRACE_STATS(DEBUG, "TCL CMD ring: %u ",
  6833. soc_cfg_ctx->tcl_cmd_ring);
  6834. DP_TRACE_STATS(DEBUG, "TCL Status ring: %u ",
  6835. soc_cfg_ctx->tcl_status_ring);
  6836. DP_TRACE_STATS(DEBUG, "REO Reinject ring: %u ",
  6837. soc_cfg_ctx->reo_reinject_ring);
  6838. DP_TRACE_STATS(DEBUG, "RX release ring: %u ",
  6839. soc_cfg_ctx->rx_release_ring);
  6840. DP_TRACE_STATS(DEBUG, "REO Exception ring: %u ",
  6841. soc_cfg_ctx->reo_exception_ring);
  6842. DP_TRACE_STATS(DEBUG, "REO CMD ring: %u ",
  6843. soc_cfg_ctx->reo_cmd_ring);
  6844. DP_TRACE_STATS(DEBUG, "REO STATUS ring: %u ",
  6845. soc_cfg_ctx->reo_status_ring);
  6846. DP_TRACE_STATS(DEBUG, "RXDMA refill ring: %u ",
  6847. soc_cfg_ctx->rxdma_refill_ring);
  6848. DP_TRACE_STATS(DEBUG, "RXDMA err dst ring: %u ",
  6849. soc_cfg_ctx->rxdma_err_dst_ring);
  6850. }
  6851. /**
  6852. * dp_print_vdev_cfg_params() - Print the pdev cfg parameters
  6853. * @pdev_handle: DP pdev handle
  6854. *
  6855. * Return - void
  6856. */
  6857. static void
  6858. dp_print_pdev_cfg_params(struct dp_pdev *pdev)
  6859. {
  6860. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  6861. if (!pdev) {
  6862. dp_err("Context is null");
  6863. return;
  6864. }
  6865. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  6866. if (!pdev_cfg_ctx) {
  6867. dp_err("Context is null");
  6868. return;
  6869. }
  6870. DP_TRACE_STATS(DEBUG, "Rx dma buf ring size: %d ",
  6871. pdev_cfg_ctx->rx_dma_buf_ring_size);
  6872. DP_TRACE_STATS(DEBUG, "DMA Mon buf ring size: %d ",
  6873. pdev_cfg_ctx->dma_mon_buf_ring_size);
  6874. DP_TRACE_STATS(DEBUG, "DMA Mon dest ring size: %d ",
  6875. pdev_cfg_ctx->dma_mon_dest_ring_size);
  6876. DP_TRACE_STATS(DEBUG, "DMA Mon status ring size: %d ",
  6877. pdev_cfg_ctx->dma_mon_status_ring_size);
  6878. DP_TRACE_STATS(DEBUG, "Rxdma monitor desc ring: %d",
  6879. pdev_cfg_ctx->rxdma_monitor_desc_ring);
  6880. DP_TRACE_STATS(DEBUG, "Num mac rings: %d ",
  6881. pdev_cfg_ctx->num_mac_rings);
  6882. }
  6883. /**
  6884. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  6885. *
  6886. * Return: None
  6887. */
  6888. static void dp_txrx_stats_help(void)
  6889. {
  6890. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  6891. dp_info("stats_option:");
  6892. dp_info(" 1 -- HTT Tx Statistics");
  6893. dp_info(" 2 -- HTT Rx Statistics");
  6894. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  6895. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  6896. dp_info(" 5 -- HTT Error Statistics");
  6897. dp_info(" 6 -- HTT TQM Statistics");
  6898. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  6899. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  6900. dp_info(" 9 -- HTT Tx Rate Statistics");
  6901. dp_info(" 10 -- HTT Rx Rate Statistics");
  6902. dp_info(" 11 -- HTT Peer Statistics");
  6903. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  6904. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  6905. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  6906. dp_info(" 15 -- HTT SRNG Statistics");
  6907. dp_info(" 16 -- HTT SFM Info Statistics");
  6908. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  6909. dp_info(" 18 -- HTT Peer List Details");
  6910. dp_info(" 20 -- Clear Host Statistics");
  6911. dp_info(" 21 -- Host Rx Rate Statistics");
  6912. dp_info(" 22 -- Host Tx Rate Statistics");
  6913. dp_info(" 23 -- Host Tx Statistics");
  6914. dp_info(" 24 -- Host Rx Statistics");
  6915. dp_info(" 25 -- Host AST Statistics");
  6916. dp_info(" 26 -- Host SRNG PTR Statistics");
  6917. dp_info(" 27 -- Host Mon Statistics");
  6918. dp_info(" 28 -- Host REO Queue Statistics");
  6919. dp_info(" 29 -- Host Soc cfg param Statistics");
  6920. dp_info(" 30 -- Host pdev cfg param Statistics");
  6921. }
  6922. /**
  6923. * dp_print_host_stats()- Function to print the stats aggregated at host
  6924. * @vdev_handle: DP_VDEV handle
  6925. * @type: host stats type
  6926. *
  6927. * Return: 0 on success, print error message in case of failure
  6928. */
  6929. static int
  6930. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  6931. struct cdp_txrx_stats_req *req)
  6932. {
  6933. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6934. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6935. enum cdp_host_txrx_stats type =
  6936. dp_stats_mapping_table[req->stats][STATS_HOST];
  6937. dp_aggregate_pdev_stats(pdev);
  6938. switch (type) {
  6939. case TXRX_CLEAR_STATS:
  6940. dp_txrx_host_stats_clr(vdev);
  6941. break;
  6942. case TXRX_RX_RATE_STATS:
  6943. dp_print_rx_rates(vdev);
  6944. break;
  6945. case TXRX_TX_RATE_STATS:
  6946. dp_print_tx_rates(vdev);
  6947. break;
  6948. case TXRX_TX_HOST_STATS:
  6949. dp_print_pdev_tx_stats(pdev);
  6950. dp_print_soc_tx_stats(pdev->soc);
  6951. break;
  6952. case TXRX_RX_HOST_STATS:
  6953. dp_print_pdev_rx_stats(pdev);
  6954. dp_print_soc_rx_stats(pdev->soc);
  6955. break;
  6956. case TXRX_AST_STATS:
  6957. dp_print_ast_stats(pdev->soc);
  6958. dp_print_peer_table(vdev);
  6959. break;
  6960. case TXRX_SRNG_PTR_STATS:
  6961. dp_print_ring_stats(pdev);
  6962. break;
  6963. case TXRX_RX_MON_STATS:
  6964. dp_print_pdev_rx_mon_stats(pdev);
  6965. break;
  6966. case TXRX_REO_QUEUE_STATS:
  6967. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  6968. break;
  6969. case TXRX_SOC_CFG_PARAMS:
  6970. dp_print_soc_cfg_params(pdev->soc);
  6971. break;
  6972. case TXRX_PDEV_CFG_PARAMS:
  6973. dp_print_pdev_cfg_params(pdev);
  6974. break;
  6975. case TXRX_NAPI_STATS:
  6976. dp_print_napi_stats(pdev->soc);
  6977. break;
  6978. default:
  6979. dp_info("Wrong Input For TxRx Host Stats");
  6980. dp_txrx_stats_help();
  6981. break;
  6982. }
  6983. return 0;
  6984. }
  6985. /*
  6986. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  6987. * @pdev: DP_PDEV handle
  6988. *
  6989. * Return: void
  6990. */
  6991. static void
  6992. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  6993. {
  6994. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  6995. int mac_id;
  6996. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  6997. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6998. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6999. pdev->pdev_id);
  7000. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  7001. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  7002. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  7003. }
  7004. }
  7005. /*
  7006. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  7007. * @pdev: DP_PDEV handle
  7008. *
  7009. * Return: void
  7010. */
  7011. static void
  7012. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  7013. {
  7014. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  7015. int mac_id;
  7016. htt_tlv_filter.mpdu_start = 1;
  7017. htt_tlv_filter.msdu_start = 0;
  7018. htt_tlv_filter.packet = 0;
  7019. htt_tlv_filter.msdu_end = 0;
  7020. htt_tlv_filter.mpdu_end = 0;
  7021. htt_tlv_filter.attention = 0;
  7022. htt_tlv_filter.ppdu_start = 1;
  7023. htt_tlv_filter.ppdu_end = 1;
  7024. htt_tlv_filter.ppdu_end_user_stats = 1;
  7025. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7026. htt_tlv_filter.ppdu_end_status_done = 1;
  7027. htt_tlv_filter.enable_fp = 1;
  7028. htt_tlv_filter.enable_md = 0;
  7029. if (pdev->neighbour_peers_added &&
  7030. pdev->soc->hw_nac_monitor_support) {
  7031. htt_tlv_filter.enable_md = 1;
  7032. htt_tlv_filter.packet_header = 1;
  7033. }
  7034. if (pdev->mcopy_mode) {
  7035. htt_tlv_filter.packet_header = 1;
  7036. htt_tlv_filter.enable_mo = 1;
  7037. }
  7038. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7039. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7040. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7041. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7042. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7043. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7044. if (pdev->neighbour_peers_added &&
  7045. pdev->soc->hw_nac_monitor_support)
  7046. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  7047. htt_tlv_filter.offset_valid = false;
  7048. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  7049. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  7050. pdev->pdev_id);
  7051. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  7052. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  7053. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  7054. }
  7055. }
  7056. /*
  7057. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  7058. * modes are enabled or not.
  7059. * @dp_pdev: dp pdev handle.
  7060. *
  7061. * Return: bool
  7062. */
  7063. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  7064. {
  7065. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  7066. !pdev->mcopy_mode)
  7067. return true;
  7068. else
  7069. return false;
  7070. }
  7071. /*
  7072. *dp_set_bpr_enable() - API to enable/disable bpr feature
  7073. *@pdev_handle: DP_PDEV handle.
  7074. *@val: Provided value.
  7075. *
  7076. *Return: 0 for success. nonzero for failure.
  7077. */
  7078. static QDF_STATUS
  7079. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  7080. {
  7081. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7082. switch (val) {
  7083. case CDP_BPR_DISABLE:
  7084. pdev->bpr_enable = CDP_BPR_DISABLE;
  7085. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  7086. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  7087. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  7088. } else if (pdev->enhanced_stats_en &&
  7089. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  7090. !pdev->pktlog_ppdu_stats) {
  7091. dp_h2t_cfg_stats_msg_send(pdev,
  7092. DP_PPDU_STATS_CFG_ENH_STATS,
  7093. pdev->pdev_id);
  7094. }
  7095. break;
  7096. case CDP_BPR_ENABLE:
  7097. pdev->bpr_enable = CDP_BPR_ENABLE;
  7098. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  7099. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  7100. dp_h2t_cfg_stats_msg_send(pdev,
  7101. DP_PPDU_STATS_CFG_BPR,
  7102. pdev->pdev_id);
  7103. } else if (pdev->enhanced_stats_en &&
  7104. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  7105. !pdev->pktlog_ppdu_stats) {
  7106. dp_h2t_cfg_stats_msg_send(pdev,
  7107. DP_PPDU_STATS_CFG_BPR_ENH,
  7108. pdev->pdev_id);
  7109. } else if (pdev->pktlog_ppdu_stats) {
  7110. dp_h2t_cfg_stats_msg_send(pdev,
  7111. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  7112. pdev->pdev_id);
  7113. }
  7114. break;
  7115. default:
  7116. break;
  7117. }
  7118. return QDF_STATUS_SUCCESS;
  7119. }
  7120. /*
  7121. * dp_pdev_tid_stats_ingress_inc
  7122. * @pdev: pdev handle
  7123. * @val: increase in value
  7124. *
  7125. * Return: void
  7126. */
  7127. static void
  7128. dp_pdev_tid_stats_ingress_inc(struct cdp_pdev *pdev, uint32_t val)
  7129. {
  7130. struct dp_pdev *dp_pdev = (struct dp_pdev *)pdev;
  7131. dp_pdev->stats.tid_stats.ingress_stack += val;
  7132. }
  7133. /*
  7134. * dp_pdev_tid_stats_osif_drop
  7135. * @pdev: pdev handle
  7136. * @val: increase in value
  7137. *
  7138. * Return: void
  7139. */
  7140. static void
  7141. dp_pdev_tid_stats_osif_drop(struct cdp_pdev *pdev, uint32_t val)
  7142. {
  7143. struct dp_pdev *dp_pdev = (struct dp_pdev *)pdev;
  7144. dp_pdev->stats.tid_stats.osif_drop += val;
  7145. }
  7146. /*
  7147. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  7148. * @pdev_handle: DP_PDEV handle
  7149. * @val: user provided value
  7150. *
  7151. * Return: 0 for success. nonzero for failure.
  7152. */
  7153. static QDF_STATUS
  7154. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  7155. {
  7156. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7157. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7158. if (pdev->mcopy_mode)
  7159. dp_reset_monitor_mode(pdev_handle);
  7160. switch (val) {
  7161. case 0:
  7162. pdev->tx_sniffer_enable = 0;
  7163. pdev->mcopy_mode = 0;
  7164. pdev->monitor_configured = false;
  7165. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  7166. !pdev->bpr_enable) {
  7167. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  7168. dp_ppdu_ring_reset(pdev);
  7169. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  7170. dp_h2t_cfg_stats_msg_send(pdev,
  7171. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  7172. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  7173. dp_h2t_cfg_stats_msg_send(pdev,
  7174. DP_PPDU_STATS_CFG_BPR_ENH,
  7175. pdev->pdev_id);
  7176. } else {
  7177. dp_h2t_cfg_stats_msg_send(pdev,
  7178. DP_PPDU_STATS_CFG_BPR,
  7179. pdev->pdev_id);
  7180. }
  7181. break;
  7182. case 1:
  7183. pdev->tx_sniffer_enable = 1;
  7184. pdev->mcopy_mode = 0;
  7185. pdev->monitor_configured = false;
  7186. if (!pdev->pktlog_ppdu_stats)
  7187. dp_h2t_cfg_stats_msg_send(pdev,
  7188. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  7189. break;
  7190. case 2:
  7191. if (pdev->monitor_vdev) {
  7192. status = QDF_STATUS_E_RESOURCES;
  7193. break;
  7194. }
  7195. pdev->mcopy_mode = 1;
  7196. dp_pdev_configure_monitor_rings(pdev);
  7197. pdev->monitor_configured = true;
  7198. pdev->tx_sniffer_enable = 0;
  7199. if (!pdev->pktlog_ppdu_stats)
  7200. dp_h2t_cfg_stats_msg_send(pdev,
  7201. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  7202. break;
  7203. default:
  7204. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7205. "Invalid value");
  7206. break;
  7207. }
  7208. return status;
  7209. }
  7210. /*
  7211. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  7212. * @pdev_handle: DP_PDEV handle
  7213. *
  7214. * Return: void
  7215. */
  7216. static void
  7217. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  7218. {
  7219. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7220. if (pdev->enhanced_stats_en == 0)
  7221. dp_cal_client_timer_start(pdev->cal_client_ctx);
  7222. pdev->enhanced_stats_en = 1;
  7223. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  7224. !pdev->monitor_vdev)
  7225. dp_ppdu_ring_cfg(pdev);
  7226. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  7227. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  7228. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  7229. dp_h2t_cfg_stats_msg_send(pdev,
  7230. DP_PPDU_STATS_CFG_BPR_ENH,
  7231. pdev->pdev_id);
  7232. }
  7233. }
  7234. /*
  7235. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  7236. * @pdev_handle: DP_PDEV handle
  7237. *
  7238. * Return: void
  7239. */
  7240. static void
  7241. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  7242. {
  7243. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7244. if (pdev->enhanced_stats_en == 1)
  7245. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  7246. pdev->enhanced_stats_en = 0;
  7247. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  7248. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  7249. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  7250. dp_h2t_cfg_stats_msg_send(pdev,
  7251. DP_PPDU_STATS_CFG_BPR,
  7252. pdev->pdev_id);
  7253. }
  7254. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  7255. !pdev->monitor_vdev)
  7256. dp_ppdu_ring_reset(pdev);
  7257. }
  7258. /*
  7259. * dp_get_fw_peer_stats()- function to print peer stats
  7260. * @pdev_handle: DP_PDEV handle
  7261. * @mac_addr: mac address of the peer
  7262. * @cap: Type of htt stats requested
  7263. * @is_wait: if set, wait on completion from firmware response
  7264. *
  7265. * Currently Supporting only MAC ID based requests Only
  7266. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  7267. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  7268. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  7269. *
  7270. * Return: void
  7271. */
  7272. static void
  7273. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  7274. uint32_t cap, uint32_t is_wait)
  7275. {
  7276. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7277. int i;
  7278. uint32_t config_param0 = 0;
  7279. uint32_t config_param1 = 0;
  7280. uint32_t config_param2 = 0;
  7281. uint32_t config_param3 = 0;
  7282. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  7283. config_param0 |= (1 << (cap + 1));
  7284. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  7285. config_param1 |= (1 << i);
  7286. }
  7287. config_param2 |= (mac_addr[0] & 0x000000ff);
  7288. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  7289. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  7290. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  7291. config_param3 |= (mac_addr[4] & 0x000000ff);
  7292. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  7293. if (is_wait) {
  7294. qdf_event_reset(&pdev->fw_peer_stats_event);
  7295. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  7296. config_param0, config_param1,
  7297. config_param2, config_param3,
  7298. 0, 1, 0);
  7299. qdf_wait_single_event(&pdev->fw_peer_stats_event,
  7300. DP_FW_PEER_STATS_CMP_TIMEOUT_MSEC);
  7301. } else {
  7302. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  7303. config_param0, config_param1,
  7304. config_param2, config_param3,
  7305. 0, 0, 0);
  7306. }
  7307. }
  7308. /* This struct definition will be removed from here
  7309. * once it get added in FW headers*/
  7310. struct httstats_cmd_req {
  7311. uint32_t config_param0;
  7312. uint32_t config_param1;
  7313. uint32_t config_param2;
  7314. uint32_t config_param3;
  7315. int cookie;
  7316. u_int8_t stats_id;
  7317. };
  7318. /*
  7319. * dp_get_htt_stats: function to process the httstas request
  7320. * @pdev_handle: DP pdev handle
  7321. * @data: pointer to request data
  7322. * @data_len: length for request data
  7323. *
  7324. * return: void
  7325. */
  7326. static void
  7327. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  7328. {
  7329. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7330. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  7331. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  7332. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  7333. req->config_param0, req->config_param1,
  7334. req->config_param2, req->config_param3,
  7335. req->cookie, 0, 0);
  7336. }
  7337. /*
  7338. * dp_set_pdev_param: function to set parameters in pdev
  7339. * @pdev_handle: DP pdev handle
  7340. * @param: parameter type to be set
  7341. * @val: value of parameter to be set
  7342. *
  7343. * Return: 0 for success. nonzero for failure.
  7344. */
  7345. static QDF_STATUS dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  7346. enum cdp_pdev_param_type param,
  7347. uint8_t val)
  7348. {
  7349. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7350. switch (param) {
  7351. case CDP_CONFIG_DEBUG_SNIFFER:
  7352. return dp_config_debug_sniffer(pdev_handle, val);
  7353. case CDP_CONFIG_BPR_ENABLE:
  7354. return dp_set_bpr_enable(pdev_handle, val);
  7355. case CDP_CONFIG_PRIMARY_RADIO:
  7356. pdev->is_primary = val;
  7357. break;
  7358. case CDP_CONFIG_CAPTURE_LATENCY:
  7359. if (val == 1)
  7360. pdev->latency_capture_enable = true;
  7361. else
  7362. pdev->latency_capture_enable = false;
  7363. break;
  7364. case CDP_INGRESS_STATS:
  7365. dp_pdev_tid_stats_ingress_inc(pdev_handle, val);
  7366. break;
  7367. case CDP_OSIF_DROP:
  7368. dp_pdev_tid_stats_osif_drop(pdev_handle, val);
  7369. break;
  7370. case CDP_CONFIG_ENH_RX_CAPTURE:
  7371. return dp_config_enh_rx_capture(pdev_handle, val);
  7372. default:
  7373. return QDF_STATUS_E_INVAL;
  7374. }
  7375. return QDF_STATUS_SUCCESS;
  7376. }
  7377. /*
  7378. * dp_calculate_delay_stats: function to get rx delay stats
  7379. * @vdev_handle: DP vdev handle
  7380. * @nbuf: skb
  7381. *
  7382. * Return: void
  7383. */
  7384. static void dp_calculate_delay_stats(struct cdp_vdev *vdev_handle,
  7385. qdf_nbuf_t nbuf)
  7386. {
  7387. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7388. dp_rx_compute_delay(vdev, nbuf);
  7389. }
  7390. /*
  7391. * dp_get_vdev_param: function to get parameters from vdev
  7392. * @param: parameter type to get value
  7393. *
  7394. * return: void
  7395. */
  7396. static uint32_t dp_get_vdev_param(struct cdp_vdev *vdev_handle,
  7397. enum cdp_vdev_param_type param)
  7398. {
  7399. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7400. uint32_t val;
  7401. switch (param) {
  7402. case CDP_ENABLE_WDS:
  7403. val = vdev->wds_enabled;
  7404. break;
  7405. case CDP_ENABLE_MEC:
  7406. val = vdev->mec_enabled;
  7407. break;
  7408. case CDP_ENABLE_DA_WAR:
  7409. val = vdev->pdev->soc->da_war_enabled;
  7410. break;
  7411. default:
  7412. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7413. "param value %d is wrong\n",
  7414. param);
  7415. val = -1;
  7416. break;
  7417. }
  7418. return val;
  7419. }
  7420. /*
  7421. * dp_set_vdev_param: function to set parameters in vdev
  7422. * @param: parameter type to be set
  7423. * @val: value of parameter to be set
  7424. *
  7425. * return: void
  7426. */
  7427. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  7428. enum cdp_vdev_param_type param, uint32_t val)
  7429. {
  7430. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7431. switch (param) {
  7432. case CDP_ENABLE_WDS:
  7433. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7434. "wds_enable %d for vdev(%p) id(%d)\n",
  7435. val, vdev, vdev->vdev_id);
  7436. vdev->wds_enabled = val;
  7437. break;
  7438. case CDP_ENABLE_MEC:
  7439. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7440. "mec_enable %d for vdev(%p) id(%d)\n",
  7441. val, vdev, vdev->vdev_id);
  7442. vdev->mec_enabled = val;
  7443. break;
  7444. case CDP_ENABLE_DA_WAR:
  7445. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7446. "da_war_enable %d for vdev(%p) id(%d)\n",
  7447. val, vdev, vdev->vdev_id);
  7448. vdev->pdev->soc->da_war_enabled = val;
  7449. dp_wds_flush_ast_table_wifi3(((struct cdp_soc_t *)
  7450. vdev->pdev->soc));
  7451. break;
  7452. case CDP_ENABLE_NAWDS:
  7453. vdev->nawds_enabled = val;
  7454. break;
  7455. case CDP_ENABLE_MCAST_EN:
  7456. vdev->mcast_enhancement_en = val;
  7457. break;
  7458. case CDP_ENABLE_PROXYSTA:
  7459. vdev->proxysta_vdev = val;
  7460. break;
  7461. case CDP_UPDATE_TDLS_FLAGS:
  7462. vdev->tdls_link_connected = val;
  7463. break;
  7464. case CDP_CFG_WDS_AGING_TIMER:
  7465. if (val == 0)
  7466. qdf_timer_stop(&vdev->pdev->soc->ast_aging_timer);
  7467. else if (val != vdev->wds_aging_timer_val)
  7468. qdf_timer_mod(&vdev->pdev->soc->ast_aging_timer, val);
  7469. vdev->wds_aging_timer_val = val;
  7470. break;
  7471. case CDP_ENABLE_AP_BRIDGE:
  7472. if (wlan_op_mode_sta != vdev->opmode)
  7473. vdev->ap_bridge_enabled = val;
  7474. else
  7475. vdev->ap_bridge_enabled = false;
  7476. break;
  7477. case CDP_ENABLE_CIPHER:
  7478. vdev->sec_type = val;
  7479. break;
  7480. case CDP_ENABLE_QWRAP_ISOLATION:
  7481. vdev->isolation_vdev = val;
  7482. break;
  7483. default:
  7484. break;
  7485. }
  7486. dp_tx_vdev_update_search_flags(vdev);
  7487. }
  7488. /**
  7489. * dp_peer_set_nawds: set nawds bit in peer
  7490. * @peer_handle: pointer to peer
  7491. * @value: enable/disable nawds
  7492. *
  7493. * return: void
  7494. */
  7495. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  7496. {
  7497. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7498. peer->nawds_enabled = value;
  7499. }
  7500. /*
  7501. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  7502. * @vdev_handle: DP_VDEV handle
  7503. * @map_id:ID of map that needs to be updated
  7504. *
  7505. * Return: void
  7506. */
  7507. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  7508. uint8_t map_id)
  7509. {
  7510. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7511. vdev->dscp_tid_map_id = map_id;
  7512. return;
  7513. }
  7514. #ifdef DP_RATETABLE_SUPPORT
  7515. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  7516. int htflag, int gintval)
  7517. {
  7518. uint32_t rix;
  7519. return dp_getrateindex((uint32_t)gintval, (uint16_t)mcs, 1,
  7520. (uint8_t)preamb, 1, &rix);
  7521. }
  7522. #else
  7523. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  7524. int htflag, int gintval)
  7525. {
  7526. return 0;
  7527. }
  7528. #endif
  7529. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  7530. * @peer_handle: DP pdev handle
  7531. *
  7532. * return : cdp_pdev_stats pointer
  7533. */
  7534. static struct cdp_pdev_stats*
  7535. dp_txrx_get_pdev_stats(struct cdp_pdev *pdev_handle)
  7536. {
  7537. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7538. dp_aggregate_pdev_stats(pdev);
  7539. return &pdev->stats;
  7540. }
  7541. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  7542. * @peer_handle: DP_PEER handle
  7543. *
  7544. * return : cdp_peer_stats pointer
  7545. */
  7546. static struct cdp_peer_stats*
  7547. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  7548. {
  7549. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7550. qdf_assert(peer);
  7551. return &peer->stats;
  7552. }
  7553. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  7554. * @peer_handle: DP_PEER handle
  7555. *
  7556. * return : void
  7557. */
  7558. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  7559. {
  7560. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7561. qdf_assert(peer);
  7562. qdf_mem_zero(&peer->stats, sizeof(peer->stats));
  7563. }
  7564. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  7565. * @vdev_handle: DP_VDEV handle
  7566. * @buf: buffer for vdev stats
  7567. *
  7568. * return : int
  7569. */
  7570. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  7571. bool is_aggregate)
  7572. {
  7573. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7574. struct cdp_vdev_stats *vdev_stats;
  7575. struct dp_pdev *pdev;
  7576. struct dp_soc *soc;
  7577. if (!vdev)
  7578. return 1;
  7579. pdev = vdev->pdev;
  7580. if (!pdev)
  7581. return 1;
  7582. soc = pdev->soc;
  7583. vdev_stats = (struct cdp_vdev_stats *)buf;
  7584. if (is_aggregate) {
  7585. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  7586. dp_aggregate_vdev_stats(vdev, buf);
  7587. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  7588. } else {
  7589. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  7590. }
  7591. return 0;
  7592. }
  7593. /*
  7594. * dp_get_total_per(): get total per
  7595. * @pdev_handle: DP_PDEV handle
  7596. *
  7597. * Return: % error rate using retries per packet and success packets
  7598. */
  7599. static int dp_get_total_per(struct cdp_pdev *pdev_handle)
  7600. {
  7601. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7602. dp_aggregate_pdev_stats(pdev);
  7603. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  7604. return 0;
  7605. return ((pdev->stats.tx.retries * 100) /
  7606. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  7607. }
  7608. /*
  7609. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  7610. * @pdev_handle: DP_PDEV handle
  7611. * @buf: to hold pdev_stats
  7612. *
  7613. * Return: int
  7614. */
  7615. static int
  7616. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  7617. {
  7618. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7619. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  7620. struct cdp_txrx_stats_req req = {0,};
  7621. dp_aggregate_pdev_stats(pdev);
  7622. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  7623. req.cookie_val = 1;
  7624. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  7625. req.param1, req.param2, req.param3, 0,
  7626. req.cookie_val, 0);
  7627. msleep(DP_MAX_SLEEP_TIME);
  7628. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  7629. req.cookie_val = 1;
  7630. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  7631. req.param1, req.param2, req.param3, 0,
  7632. req.cookie_val, 0);
  7633. msleep(DP_MAX_SLEEP_TIME);
  7634. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  7635. return TXRX_STATS_LEVEL;
  7636. }
  7637. /**
  7638. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  7639. * @pdev: DP_PDEV handle
  7640. * @map_id: ID of map that needs to be updated
  7641. * @tos: index value in map
  7642. * @tid: tid value passed by the user
  7643. *
  7644. * Return: void
  7645. */
  7646. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  7647. uint8_t map_id, uint8_t tos, uint8_t tid)
  7648. {
  7649. uint8_t dscp;
  7650. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  7651. struct dp_soc *soc = pdev->soc;
  7652. if (!soc)
  7653. return;
  7654. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  7655. pdev->dscp_tid_map[map_id][dscp] = tid;
  7656. if (map_id < soc->num_hw_dscp_tid_map)
  7657. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  7658. map_id, dscp);
  7659. return;
  7660. }
  7661. /**
  7662. * dp_hmmc_tid_override_en_wifi3(): Function to enable hmmc tid override.
  7663. * @pdev_handle: pdev handle
  7664. * @val: hmmc-dscp flag value
  7665. *
  7666. * Return: void
  7667. */
  7668. static void dp_hmmc_tid_override_en_wifi3(struct cdp_pdev *pdev_handle,
  7669. bool val)
  7670. {
  7671. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7672. pdev->hmmc_tid_override_en = val;
  7673. }
  7674. /**
  7675. * dp_set_hmmc_tid_val_wifi3(): Function to set hmmc tid value.
  7676. * @pdev_handle: pdev handle
  7677. * @tid: tid value
  7678. *
  7679. * Return: void
  7680. */
  7681. static void dp_set_hmmc_tid_val_wifi3(struct cdp_pdev *pdev_handle,
  7682. uint8_t tid)
  7683. {
  7684. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7685. pdev->hmmc_tid = tid;
  7686. }
  7687. /**
  7688. * dp_fw_stats_process(): Process TxRX FW stats request
  7689. * @vdev_handle: DP VDEV handle
  7690. * @req: stats request
  7691. *
  7692. * return: int
  7693. */
  7694. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  7695. struct cdp_txrx_stats_req *req)
  7696. {
  7697. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7698. struct dp_pdev *pdev = NULL;
  7699. uint32_t stats = req->stats;
  7700. uint8_t mac_id = req->mac_id;
  7701. if (!vdev) {
  7702. DP_TRACE(NONE, "VDEV not found");
  7703. return 1;
  7704. }
  7705. pdev = vdev->pdev;
  7706. /*
  7707. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  7708. * from param0 to param3 according to below rule:
  7709. *
  7710. * PARAM:
  7711. * - config_param0 : start_offset (stats type)
  7712. * - config_param1 : stats bmask from start offset
  7713. * - config_param2 : stats bmask from start offset + 32
  7714. * - config_param3 : stats bmask from start offset + 64
  7715. */
  7716. if (req->stats == CDP_TXRX_STATS_0) {
  7717. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  7718. req->param1 = 0xFFFFFFFF;
  7719. req->param2 = 0xFFFFFFFF;
  7720. req->param3 = 0xFFFFFFFF;
  7721. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  7722. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  7723. }
  7724. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  7725. req->param1, req->param2, req->param3,
  7726. 0, 0, mac_id);
  7727. }
  7728. /**
  7729. * dp_txrx_stats_request - function to map to firmware and host stats
  7730. * @vdev: virtual handle
  7731. * @req: stats request
  7732. *
  7733. * Return: QDF_STATUS
  7734. */
  7735. static
  7736. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  7737. struct cdp_txrx_stats_req *req)
  7738. {
  7739. int host_stats;
  7740. int fw_stats;
  7741. enum cdp_stats stats;
  7742. int num_stats;
  7743. if (!vdev || !req) {
  7744. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7745. "Invalid vdev/req instance");
  7746. return QDF_STATUS_E_INVAL;
  7747. }
  7748. stats = req->stats;
  7749. if (stats >= CDP_TXRX_MAX_STATS)
  7750. return QDF_STATUS_E_INVAL;
  7751. /*
  7752. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  7753. * has to be updated if new FW HTT stats added
  7754. */
  7755. if (stats > CDP_TXRX_STATS_HTT_MAX)
  7756. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  7757. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  7758. if (stats >= num_stats) {
  7759. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7760. "%s: Invalid stats option: %d", __func__, stats);
  7761. return QDF_STATUS_E_INVAL;
  7762. }
  7763. req->stats = stats;
  7764. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  7765. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  7766. dp_info("stats: %u fw_stats_type: %d host_stats: %d",
  7767. stats, fw_stats, host_stats);
  7768. if (fw_stats != TXRX_FW_STATS_INVALID) {
  7769. /* update request with FW stats type */
  7770. req->stats = fw_stats;
  7771. return dp_fw_stats_process(vdev, req);
  7772. }
  7773. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  7774. (host_stats <= TXRX_HOST_STATS_MAX))
  7775. return dp_print_host_stats(vdev, req);
  7776. else
  7777. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7778. "Wrong Input for TxRx Stats");
  7779. return QDF_STATUS_SUCCESS;
  7780. }
  7781. /*
  7782. * dp_print_per_ring_stats(): Packet count per ring
  7783. * @soc - soc handle
  7784. */
  7785. static void dp_print_per_ring_stats(struct dp_soc *soc)
  7786. {
  7787. uint8_t ring;
  7788. uint16_t core;
  7789. uint64_t total_packets;
  7790. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  7791. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  7792. total_packets = 0;
  7793. DP_TRACE_STATS(INFO_HIGH,
  7794. "Packets on ring %u:", ring);
  7795. for (core = 0; core < NR_CPUS; core++) {
  7796. DP_TRACE_STATS(INFO_HIGH,
  7797. "Packets arriving on core %u: %llu",
  7798. core,
  7799. soc->stats.rx.ring_packets[core][ring]);
  7800. total_packets += soc->stats.rx.ring_packets[core][ring];
  7801. }
  7802. DP_TRACE_STATS(INFO_HIGH,
  7803. "Total packets on ring %u: %llu",
  7804. ring, total_packets);
  7805. }
  7806. }
  7807. /*
  7808. * dp_txrx_path_stats() - Function to display dump stats
  7809. * @soc - soc handle
  7810. *
  7811. * return: none
  7812. */
  7813. static void dp_txrx_path_stats(struct dp_soc *soc)
  7814. {
  7815. uint8_t error_code;
  7816. uint8_t loop_pdev;
  7817. struct dp_pdev *pdev;
  7818. uint8_t i;
  7819. if (!soc) {
  7820. DP_TRACE(ERROR, "%s: Invalid access",
  7821. __func__);
  7822. return;
  7823. }
  7824. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  7825. pdev = soc->pdev_list[loop_pdev];
  7826. dp_aggregate_pdev_stats(pdev);
  7827. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  7828. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  7829. pdev->stats.tx_i.rcvd.num,
  7830. pdev->stats.tx_i.rcvd.bytes);
  7831. DP_TRACE_STATS(INFO_HIGH,
  7832. "processed from host: %u msdus (%llu bytes)",
  7833. pdev->stats.tx_i.processed.num,
  7834. pdev->stats.tx_i.processed.bytes);
  7835. DP_TRACE_STATS(INFO_HIGH,
  7836. "successfully transmitted: %u msdus (%llu bytes)",
  7837. pdev->stats.tx.tx_success.num,
  7838. pdev->stats.tx.tx_success.bytes);
  7839. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  7840. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  7841. pdev->stats.tx_i.dropped.dropped_pkt.num);
  7842. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  7843. pdev->stats.tx_i.dropped.desc_na.num);
  7844. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  7845. pdev->stats.tx_i.dropped.ring_full);
  7846. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  7847. pdev->stats.tx_i.dropped.enqueue_fail);
  7848. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  7849. pdev->stats.tx_i.dropped.dma_error);
  7850. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  7851. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  7852. pdev->stats.tx.tx_failed);
  7853. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  7854. pdev->stats.tx.dropped.age_out);
  7855. DP_TRACE_STATS(INFO_HIGH, "firmware removed packets: %u",
  7856. pdev->stats.tx.dropped.fw_rem.num);
  7857. DP_TRACE_STATS(INFO_HIGH, "firmware removed bytes: %llu",
  7858. pdev->stats.tx.dropped.fw_rem.bytes);
  7859. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  7860. pdev->stats.tx.dropped.fw_rem_tx);
  7861. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  7862. pdev->stats.tx.dropped.fw_rem_notx);
  7863. DP_TRACE_STATS(INFO_HIGH, "Invalid peer on tx path: %u",
  7864. pdev->soc->stats.tx.tx_invalid_peer.num);
  7865. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  7866. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7867. pdev->stats.tx_comp_histogram.pkts_1);
  7868. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7869. pdev->stats.tx_comp_histogram.pkts_2_20);
  7870. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7871. pdev->stats.tx_comp_histogram.pkts_21_40);
  7872. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7873. pdev->stats.tx_comp_histogram.pkts_41_60);
  7874. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7875. pdev->stats.tx_comp_histogram.pkts_61_80);
  7876. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7877. pdev->stats.tx_comp_histogram.pkts_81_100);
  7878. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7879. pdev->stats.tx_comp_histogram.pkts_101_200);
  7880. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7881. pdev->stats.tx_comp_histogram.pkts_201_plus);
  7882. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  7883. DP_TRACE_STATS(INFO_HIGH,
  7884. "delivered %u msdus ( %llu bytes),",
  7885. pdev->stats.rx.to_stack.num,
  7886. pdev->stats.rx.to_stack.bytes);
  7887. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  7888. DP_TRACE_STATS(INFO_HIGH,
  7889. "received on reo[%d] %u msdus( %llu bytes),",
  7890. i, pdev->stats.rx.rcvd_reo[i].num,
  7891. pdev->stats.rx.rcvd_reo[i].bytes);
  7892. DP_TRACE_STATS(INFO_HIGH,
  7893. "intra-bss packets %u msdus ( %llu bytes),",
  7894. pdev->stats.rx.intra_bss.pkts.num,
  7895. pdev->stats.rx.intra_bss.pkts.bytes);
  7896. DP_TRACE_STATS(INFO_HIGH,
  7897. "intra-bss fails %u msdus ( %llu bytes),",
  7898. pdev->stats.rx.intra_bss.fail.num,
  7899. pdev->stats.rx.intra_bss.fail.bytes);
  7900. DP_TRACE_STATS(INFO_HIGH,
  7901. "raw packets %u msdus ( %llu bytes),",
  7902. pdev->stats.rx.raw.num,
  7903. pdev->stats.rx.raw.bytes);
  7904. DP_TRACE_STATS(INFO_HIGH, "mic errors %u",
  7905. pdev->stats.rx.err.mic_err);
  7906. DP_TRACE_STATS(INFO_HIGH, "Invalid peer on rx path: %u",
  7907. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  7908. DP_TRACE_STATS(INFO_HIGH, "sw_peer_id invalid %u",
  7909. pdev->soc->stats.rx.err.rx_invalid_peer_id.num);
  7910. DP_TRACE_STATS(INFO_HIGH, "packet_len invalid %u",
  7911. pdev->soc->stats.rx.err.rx_invalid_pkt_len.num);
  7912. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  7913. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  7914. pdev->soc->stats.rx.err.invalid_rbm);
  7915. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  7916. pdev->soc->stats.rx.err.hal_ring_access_fail);
  7917. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  7918. error_code++) {
  7919. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  7920. continue;
  7921. DP_TRACE_STATS(INFO_HIGH,
  7922. "Reo error number (%u): %u msdus",
  7923. error_code,
  7924. pdev->soc->stats.rx.err
  7925. .reo_error[error_code]);
  7926. }
  7927. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  7928. error_code++) {
  7929. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  7930. continue;
  7931. DP_TRACE_STATS(INFO_HIGH,
  7932. "Rxdma error number (%u): %u msdus",
  7933. error_code,
  7934. pdev->soc->stats.rx.err
  7935. .rxdma_error[error_code]);
  7936. }
  7937. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  7938. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7939. pdev->stats.rx_ind_histogram.pkts_1);
  7940. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7941. pdev->stats.rx_ind_histogram.pkts_2_20);
  7942. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7943. pdev->stats.rx_ind_histogram.pkts_21_40);
  7944. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7945. pdev->stats.rx_ind_histogram.pkts_41_60);
  7946. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7947. pdev->stats.rx_ind_histogram.pkts_61_80);
  7948. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7949. pdev->stats.rx_ind_histogram.pkts_81_100);
  7950. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7951. pdev->stats.rx_ind_histogram.pkts_101_200);
  7952. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7953. pdev->stats.rx_ind_histogram.pkts_201_plus);
  7954. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  7955. __func__,
  7956. pdev->soc->wlan_cfg_ctx
  7957. ->tso_enabled,
  7958. pdev->soc->wlan_cfg_ctx
  7959. ->lro_enabled,
  7960. pdev->soc->wlan_cfg_ctx
  7961. ->rx_hash,
  7962. pdev->soc->wlan_cfg_ctx
  7963. ->napi_enabled);
  7964. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7965. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  7966. __func__,
  7967. pdev->soc->wlan_cfg_ctx
  7968. ->tx_flow_stop_queue_threshold,
  7969. pdev->soc->wlan_cfg_ctx
  7970. ->tx_flow_start_queue_offset);
  7971. #endif
  7972. }
  7973. }
  7974. /*
  7975. * dp_txrx_dump_stats() - Dump statistics
  7976. * @value - Statistics option
  7977. */
  7978. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  7979. enum qdf_stats_verbosity_level level)
  7980. {
  7981. struct dp_soc *soc =
  7982. (struct dp_soc *)psoc;
  7983. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7984. if (!soc) {
  7985. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7986. "%s: soc is NULL", __func__);
  7987. return QDF_STATUS_E_INVAL;
  7988. }
  7989. switch (value) {
  7990. case CDP_TXRX_PATH_STATS:
  7991. dp_txrx_path_stats(soc);
  7992. break;
  7993. case CDP_RX_RING_STATS:
  7994. dp_print_per_ring_stats(soc);
  7995. break;
  7996. case CDP_TXRX_TSO_STATS:
  7997. /* TODO: NOT IMPLEMENTED */
  7998. break;
  7999. case CDP_DUMP_TX_FLOW_POOL_INFO:
  8000. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  8001. break;
  8002. case CDP_DP_NAPI_STATS:
  8003. dp_print_napi_stats(soc);
  8004. break;
  8005. case CDP_TXRX_DESC_STATS:
  8006. /* TODO: NOT IMPLEMENTED */
  8007. break;
  8008. default:
  8009. status = QDF_STATUS_E_INVAL;
  8010. break;
  8011. }
  8012. return status;
  8013. }
  8014. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  8015. /**
  8016. * dp_update_flow_control_parameters() - API to store datapath
  8017. * config parameters
  8018. * @soc: soc handle
  8019. * @cfg: ini parameter handle
  8020. *
  8021. * Return: void
  8022. */
  8023. static inline
  8024. void dp_update_flow_control_parameters(struct dp_soc *soc,
  8025. struct cdp_config_params *params)
  8026. {
  8027. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  8028. params->tx_flow_stop_queue_threshold;
  8029. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  8030. params->tx_flow_start_queue_offset;
  8031. }
  8032. #else
  8033. static inline
  8034. void dp_update_flow_control_parameters(struct dp_soc *soc,
  8035. struct cdp_config_params *params)
  8036. {
  8037. }
  8038. #endif
  8039. /**
  8040. * dp_update_config_parameters() - API to store datapath
  8041. * config parameters
  8042. * @soc: soc handle
  8043. * @cfg: ini parameter handle
  8044. *
  8045. * Return: status
  8046. */
  8047. static
  8048. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  8049. struct cdp_config_params *params)
  8050. {
  8051. struct dp_soc *soc = (struct dp_soc *)psoc;
  8052. if (!(soc)) {
  8053. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  8054. "%s: Invalid handle", __func__);
  8055. return QDF_STATUS_E_INVAL;
  8056. }
  8057. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  8058. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  8059. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  8060. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  8061. params->tcp_udp_checksumoffload;
  8062. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  8063. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  8064. soc->wlan_cfg_ctx->gro_enabled = params->gro_enable;
  8065. dp_update_flow_control_parameters(soc, params);
  8066. return QDF_STATUS_SUCCESS;
  8067. }
  8068. /**
  8069. * dp_txrx_set_wds_rx_policy() - API to store datapath
  8070. * config parameters
  8071. * @vdev_handle - datapath vdev handle
  8072. * @cfg: ini parameter handle
  8073. *
  8074. * Return: status
  8075. */
  8076. #ifdef WDS_VENDOR_EXTENSION
  8077. void
  8078. dp_txrx_set_wds_rx_policy(
  8079. struct cdp_vdev *vdev_handle,
  8080. u_int32_t val)
  8081. {
  8082. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8083. struct dp_peer *peer;
  8084. if (vdev->opmode == wlan_op_mode_ap) {
  8085. /* for ap, set it on bss_peer */
  8086. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  8087. if (peer->bss_peer) {
  8088. peer->wds_ecm.wds_rx_filter = 1;
  8089. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  8090. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  8091. break;
  8092. }
  8093. }
  8094. } else if (vdev->opmode == wlan_op_mode_sta) {
  8095. peer = TAILQ_FIRST(&vdev->peer_list);
  8096. peer->wds_ecm.wds_rx_filter = 1;
  8097. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  8098. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  8099. }
  8100. }
  8101. /**
  8102. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  8103. *
  8104. * @peer_handle - datapath peer handle
  8105. * @wds_tx_ucast: policy for unicast transmission
  8106. * @wds_tx_mcast: policy for multicast transmission
  8107. *
  8108. * Return: void
  8109. */
  8110. void
  8111. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  8112. int wds_tx_ucast, int wds_tx_mcast)
  8113. {
  8114. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  8115. if (wds_tx_ucast || wds_tx_mcast) {
  8116. peer->wds_enabled = 1;
  8117. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  8118. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  8119. } else {
  8120. peer->wds_enabled = 0;
  8121. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  8122. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  8123. }
  8124. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  8125. FL("Policy Update set to :\
  8126. peer->wds_enabled %d\
  8127. peer->wds_ecm.wds_tx_ucast_4addr %d\
  8128. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  8129. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  8130. peer->wds_ecm.wds_tx_mcast_4addr);
  8131. return;
  8132. }
  8133. #endif
  8134. static struct cdp_wds_ops dp_ops_wds = {
  8135. .vdev_set_wds = dp_vdev_set_wds,
  8136. #ifdef WDS_VENDOR_EXTENSION
  8137. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  8138. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  8139. #endif
  8140. };
  8141. /*
  8142. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  8143. * @vdev_handle - datapath vdev handle
  8144. * @callback - callback function
  8145. * @ctxt: callback context
  8146. *
  8147. */
  8148. static void
  8149. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  8150. ol_txrx_data_tx_cb callback, void *ctxt)
  8151. {
  8152. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8153. vdev->tx_non_std_data_callback.func = callback;
  8154. vdev->tx_non_std_data_callback.ctxt = ctxt;
  8155. }
  8156. /**
  8157. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  8158. * @pdev_hdl: datapath pdev handle
  8159. *
  8160. * Return: opaque pointer to dp txrx handle
  8161. */
  8162. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  8163. {
  8164. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  8165. return pdev->dp_txrx_handle;
  8166. }
  8167. /**
  8168. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  8169. * @pdev_hdl: datapath pdev handle
  8170. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  8171. *
  8172. * Return: void
  8173. */
  8174. static void
  8175. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  8176. {
  8177. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  8178. pdev->dp_txrx_handle = dp_txrx_hdl;
  8179. }
  8180. /**
  8181. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  8182. * @soc_handle: datapath soc handle
  8183. *
  8184. * Return: opaque pointer to external dp (non-core DP)
  8185. */
  8186. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  8187. {
  8188. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  8189. return soc->external_txrx_handle;
  8190. }
  8191. /**
  8192. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  8193. * @soc_handle: datapath soc handle
  8194. * @txrx_handle: opaque pointer to external dp (non-core DP)
  8195. *
  8196. * Return: void
  8197. */
  8198. static void
  8199. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  8200. {
  8201. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  8202. soc->external_txrx_handle = txrx_handle;
  8203. }
  8204. /**
  8205. * dp_soc_map_pdev_to_lmac() - Save pdev_id to lmac_id mapping
  8206. * @pdev_hdl: datapath pdev handle
  8207. * @lmac_id: lmac id
  8208. *
  8209. * Return: void
  8210. */
  8211. static void
  8212. dp_soc_map_pdev_to_lmac(struct cdp_pdev *pdev_hdl, uint32_t lmac_id)
  8213. {
  8214. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  8215. struct dp_soc *soc = pdev->soc;
  8216. pdev->lmac_id = lmac_id;
  8217. wlan_cfg_set_hw_macid(soc->wlan_cfg_ctx,
  8218. pdev->pdev_id,
  8219. (lmac_id + 1));
  8220. }
  8221. /**
  8222. * dp_get_cfg_capabilities() - get dp capabilities
  8223. * @soc_handle: datapath soc handle
  8224. * @dp_caps: enum for dp capabilities
  8225. *
  8226. * Return: bool to determine if dp caps is enabled
  8227. */
  8228. static bool
  8229. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  8230. enum cdp_capabilities dp_caps)
  8231. {
  8232. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  8233. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  8234. }
  8235. #ifdef FEATURE_AST
  8236. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  8237. {
  8238. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  8239. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  8240. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  8241. /*
  8242. * For BSS peer, new peer is not created on alloc_node if the
  8243. * peer with same address already exists , instead refcnt is
  8244. * increased for existing peer. Correspondingly in delete path,
  8245. * only refcnt is decreased; and peer is only deleted , when all
  8246. * references are deleted. So delete_in_progress should not be set
  8247. * for bss_peer, unless only 2 reference remains (peer map reference
  8248. * and peer hash table reference).
  8249. */
  8250. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  8251. return;
  8252. }
  8253. qdf_spin_lock_bh(&soc->ast_lock);
  8254. peer->delete_in_progress = true;
  8255. dp_peer_delete_ast_entries(soc, peer);
  8256. qdf_spin_unlock_bh(&soc->ast_lock);
  8257. }
  8258. #endif
  8259. #ifdef ATH_SUPPORT_NAC_RSSI
  8260. /**
  8261. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  8262. * @vdev_hdl: DP vdev handle
  8263. * @rssi: rssi value
  8264. *
  8265. * Return: 0 for success. nonzero for failure.
  8266. */
  8267. static QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  8268. char *mac_addr,
  8269. uint8_t *rssi)
  8270. {
  8271. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  8272. struct dp_pdev *pdev = vdev->pdev;
  8273. struct dp_neighbour_peer *peer = NULL;
  8274. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  8275. *rssi = 0;
  8276. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  8277. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  8278. neighbour_peer_list_elem) {
  8279. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  8280. mac_addr, QDF_MAC_ADDR_SIZE) == 0) {
  8281. *rssi = peer->rssi;
  8282. status = QDF_STATUS_SUCCESS;
  8283. break;
  8284. }
  8285. }
  8286. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  8287. return status;
  8288. }
  8289. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  8290. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  8291. uint8_t chan_num)
  8292. {
  8293. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8294. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  8295. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  8296. pdev->nac_rssi_filtering = 1;
  8297. /* Store address of NAC (neighbour peer) which will be checked
  8298. * against TA of received packets.
  8299. */
  8300. if (cmd == CDP_NAC_PARAM_ADD) {
  8301. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  8302. client_macaddr);
  8303. } else if (cmd == CDP_NAC_PARAM_DEL) {
  8304. dp_update_filter_neighbour_peers(vdev_handle,
  8305. DP_NAC_PARAM_DEL,
  8306. client_macaddr);
  8307. }
  8308. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  8309. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  8310. ((void *)vdev->pdev->ctrl_pdev,
  8311. vdev->vdev_id, cmd, bssid);
  8312. return QDF_STATUS_SUCCESS;
  8313. }
  8314. #endif
  8315. /**
  8316. * dp_enable_peer_based_pktlog() - Set Flag for peer based filtering
  8317. * for pktlog
  8318. * @txrx_pdev_handle: cdp_pdev handle
  8319. * @enb_dsb: Enable or disable peer based filtering
  8320. *
  8321. * Return: QDF_STATUS
  8322. */
  8323. static int
  8324. dp_enable_peer_based_pktlog(
  8325. struct cdp_pdev *txrx_pdev_handle,
  8326. char *mac_addr, uint8_t enb_dsb)
  8327. {
  8328. struct dp_peer *peer;
  8329. uint8_t local_id;
  8330. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev_handle;
  8331. peer = (struct dp_peer *)dp_find_peer_by_addr(txrx_pdev_handle,
  8332. mac_addr, &local_id);
  8333. if (!peer) {
  8334. dp_err("Invalid Peer");
  8335. return QDF_STATUS_E_FAILURE;
  8336. }
  8337. peer->peer_based_pktlog_filter = enb_dsb;
  8338. pdev->dp_peer_based_pktlog = enb_dsb;
  8339. return QDF_STATUS_SUCCESS;
  8340. }
  8341. #ifdef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  8342. /**
  8343. * dp_update_pdev_rx_protocol_tag - Add/remove a protocol tag that should be
  8344. * applied to the desired protocol type packets
  8345. * @txrx_pdev_handle: cdp_pdev handle
  8346. * @enable_rx_protocol_tag - bitmask that indicates what protocol types
  8347. * are enabled for tagging. zero indicates disable feature, non-zero indicates
  8348. * enable feature
  8349. * @protocol_type: new protocol type for which the tag is being added
  8350. * @tag: user configured tag for the new protocol
  8351. *
  8352. * Return: QDF_STATUS
  8353. */
  8354. static QDF_STATUS
  8355. dp_update_pdev_rx_protocol_tag(struct cdp_pdev *pdev_handle,
  8356. uint32_t enable_rx_protocol_tag,
  8357. uint16_t protocol_type,
  8358. uint16_t tag)
  8359. {
  8360. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8361. /*
  8362. * dynamically enable/disable tagging based on enable_rx_protocol_tag
  8363. * flag.
  8364. */
  8365. if (enable_rx_protocol_tag) {
  8366. /* Tagging for one or more protocols has been set by user */
  8367. pdev->rx_protocol_tagging_enabled = true;
  8368. } else {
  8369. /*
  8370. * No protocols being tagged, disable feature till next add
  8371. * operation
  8372. */
  8373. pdev->rx_protocol_tagging_enabled = false;
  8374. }
  8375. if (tag == 0) {
  8376. /*
  8377. * In case of tag deletion, clear the stats for given
  8378. * protocol type.
  8379. */
  8380. DP_STATS_UPD(pdev,
  8381. rx_protocol_tag_stats[protocol_type].tag_ctr, 0);
  8382. }
  8383. pdev->rx_proto_tag_map[protocol_type].tag = tag;
  8384. return QDF_STATUS_SUCCESS;
  8385. }
  8386. #ifdef WLAN_SUPPORT_RX_TAG_STATISTICS
  8387. static void
  8388. dp_dump_pdev_rx_protocol_tag_stats(struct cdp_pdev *pdev_handle,
  8389. uint16_t protocol_type)
  8390. {
  8391. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8392. if (protocol_type != RX_PROTOCOL_TAG_ALL &&
  8393. protocol_type >= RX_PROTOCOL_TAG_MAX) {
  8394. DP_PRINT_STATS("%s : Invalid protocol type : %u\n",
  8395. __func__, protocol_type);
  8396. return;
  8397. }
  8398. if (protocol_type == RX_PROTOCOL_TAG_ALL) {
  8399. uint8_t protocol_index = 0;
  8400. for (protocol_index = 0; protocol_index < RX_PROTOCOL_TAG_MAX;
  8401. protocol_index++) {
  8402. DP_PRINT_STATS("PROTO: %d, TAG: %u COUNT = %u\n",
  8403. protocol_index,
  8404. pdev->rx_proto_tag_map[protocol_index].tag,
  8405. pdev->stats.
  8406. rx_protocol_tag_stats[protocol_index].tag_ctr);
  8407. }
  8408. } else {
  8409. DP_PRINT_STATS("PROTO: %d, TAG: %u COUNT = %u\n",
  8410. protocol_type,
  8411. pdev->rx_proto_tag_map[protocol_type].tag,
  8412. pdev->stats.rx_protocol_tag_stats[protocol_type].tag_ctr);
  8413. }
  8414. }
  8415. #endif /* WLAN_SUPPORT_RX_TAG_STATISTICS */
  8416. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  8417. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  8418. uint32_t max_peers,
  8419. uint32_t max_ast_index,
  8420. bool peer_map_unmap_v2)
  8421. {
  8422. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  8423. soc->max_peers = max_peers;
  8424. qdf_print ("%s max_peers %u, max_ast_index: %u\n",
  8425. __func__, max_peers, max_ast_index);
  8426. wlan_cfg_set_max_ast_idx(soc->wlan_cfg_ctx, max_ast_index);
  8427. if (dp_peer_find_attach(soc))
  8428. return QDF_STATUS_E_FAILURE;
  8429. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  8430. return QDF_STATUS_SUCCESS;
  8431. }
  8432. /**
  8433. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  8434. * @dp_pdev: dp pdev handle
  8435. * @ctrl_pdev: UMAC ctrl pdev handle
  8436. *
  8437. * Return: void
  8438. */
  8439. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  8440. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  8441. {
  8442. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  8443. pdev->ctrl_pdev = ctrl_pdev;
  8444. }
  8445. static void dp_set_rate_stats_cap(struct cdp_soc_t *soc_hdl,
  8446. uint8_t val)
  8447. {
  8448. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  8449. soc->wlanstats_enabled = val;
  8450. }
  8451. static void dp_soc_set_rate_stats_ctx(struct cdp_soc_t *soc_handle,
  8452. void *stats_ctx)
  8453. {
  8454. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  8455. soc->rate_stats_ctx = stats_ctx;
  8456. }
  8457. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8458. static void dp_flush_rate_stats_req(struct cdp_soc_t *soc_hdl,
  8459. struct cdp_pdev *pdev_hdl)
  8460. {
  8461. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  8462. struct dp_soc *soc = (struct dp_soc *)pdev->soc;
  8463. struct dp_vdev *vdev = NULL;
  8464. struct dp_peer *peer = NULL;
  8465. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  8466. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  8467. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  8468. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  8469. if (peer)
  8470. dp_wdi_event_handler(
  8471. WDI_EVENT_FLUSH_RATE_STATS_REQ,
  8472. pdev->soc, peer->wlanstats_ctx,
  8473. peer->peer_ids[0],
  8474. WDI_NO_VAL, pdev->pdev_id);
  8475. }
  8476. }
  8477. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  8478. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  8479. }
  8480. #else
  8481. static inline void
  8482. dp_flush_rate_stats_req(struct cdp_soc_t *soc_hdl,
  8483. struct cdp_pdev *pdev_hdl)
  8484. {
  8485. }
  8486. #endif
  8487. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8488. static void dp_peer_flush_rate_stats(struct cdp_soc_t *soc,
  8489. struct cdp_pdev *pdev_handle,
  8490. void *buf)
  8491. {
  8492. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8493. dp_wdi_event_handler(WDI_EVENT_PEER_FLUSH_RATE_STATS,
  8494. pdev->soc, buf, HTT_INVALID_PEER,
  8495. WDI_NO_VAL, pdev->pdev_id);
  8496. }
  8497. #else
  8498. static inline void
  8499. dp_peer_flush_rate_stats(struct cdp_soc_t *soc,
  8500. struct cdp_pdev *pdev_handle,
  8501. void *buf)
  8502. {
  8503. }
  8504. #endif
  8505. static void *dp_soc_get_rate_stats_ctx(struct cdp_soc_t *soc_handle)
  8506. {
  8507. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  8508. return soc->rate_stats_ctx;
  8509. }
  8510. /*
  8511. * dp_get_cfg() - get dp cfg
  8512. * @soc: cdp soc handle
  8513. * @cfg: cfg enum
  8514. *
  8515. * Return: cfg value
  8516. */
  8517. static uint32_t dp_get_cfg(void *soc, enum cdp_dp_cfg cfg)
  8518. {
  8519. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  8520. uint32_t value = 0;
  8521. switch (cfg) {
  8522. case cfg_dp_enable_data_stall:
  8523. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  8524. break;
  8525. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  8526. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  8527. break;
  8528. case cfg_dp_tso_enable:
  8529. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  8530. break;
  8531. case cfg_dp_lro_enable:
  8532. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  8533. break;
  8534. case cfg_dp_gro_enable:
  8535. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  8536. break;
  8537. case cfg_dp_tx_flow_start_queue_offset:
  8538. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  8539. break;
  8540. case cfg_dp_tx_flow_stop_queue_threshold:
  8541. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  8542. break;
  8543. case cfg_dp_disable_intra_bss_fwd:
  8544. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  8545. break;
  8546. default:
  8547. value = 0;
  8548. }
  8549. return value;
  8550. }
  8551. #ifdef CONFIG_WIN
  8552. /**
  8553. * dp_tx_flow_ctrl_configure_pdev() - Configure flow control params
  8554. * @pdev_hdl: datapath pdev handle
  8555. * @param: ol ath params
  8556. * @value: value of the flag
  8557. * @buff: Buffer to be passed
  8558. *
  8559. * Implemented this function same as legacy function. In legacy code, single
  8560. * function is used to display stats and update pdev params.
  8561. *
  8562. * Return: 0 for success. nonzero for failure.
  8563. */
  8564. static uint32_t dp_tx_flow_ctrl_configure_pdev(void *pdev_handle,
  8565. enum _ol_ath_param_t param,
  8566. uint32_t value, void *buff)
  8567. {
  8568. struct dp_soc *soc = NULL;
  8569. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8570. if (qdf_unlikely(!pdev))
  8571. return 1;
  8572. soc = pdev->soc;
  8573. if (!soc)
  8574. return 1;
  8575. switch (param) {
  8576. case OL_ATH_PARAM_VIDEO_DELAY_STATS_FC:
  8577. if (value)
  8578. pdev->delay_stats_flag = true;
  8579. else
  8580. pdev->delay_stats_flag = false;
  8581. break;
  8582. case OL_ATH_PARAM_VIDEO_STATS_FC:
  8583. qdf_print("------- TID Stats ------\n");
  8584. dp_pdev_print_tid_stats(pdev);
  8585. qdf_print("------ Delay Stats ------\n");
  8586. dp_pdev_print_delay_stats(pdev);
  8587. break;
  8588. case OL_ATH_PARAM_TOTAL_Q_SIZE:
  8589. {
  8590. uint32_t tx_min, tx_max;
  8591. tx_min = wlan_cfg_get_min_tx_desc(soc->wlan_cfg_ctx);
  8592. tx_max = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  8593. if (!buff) {
  8594. if ((value >= tx_min) && (value <= tx_max)) {
  8595. pdev->num_tx_allowed = value;
  8596. } else {
  8597. QDF_TRACE(QDF_MODULE_ID_DP,
  8598. QDF_TRACE_LEVEL_INFO,
  8599. "Failed to update num_tx_allowed, Q_min = %d Q_max = %d",
  8600. tx_min, tx_max);
  8601. break;
  8602. }
  8603. } else {
  8604. *(int *)buff = pdev->num_tx_allowed;
  8605. }
  8606. }
  8607. break;
  8608. default:
  8609. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  8610. "%s: not handled param %d ", __func__, param);
  8611. break;
  8612. }
  8613. return 0;
  8614. }
  8615. #endif
  8616. /**
  8617. * dp_set_pdev_pcp_tid_map_wifi3(): update pcp tid map in pdev
  8618. * @vdev: DP_PDEV handle
  8619. * @pcp: pcp value
  8620. * @tid: tid value passed by the user
  8621. *
  8622. * Return: QDF_STATUS_SUCCESS on success
  8623. */
  8624. static QDF_STATUS dp_set_pdev_pcp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  8625. uint8_t pcp, uint8_t tid)
  8626. {
  8627. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8628. struct dp_soc *soc = pdev->soc;
  8629. soc->pcp_tid_map[pcp] = tid;
  8630. hal_tx_update_pcp_tid_map(soc->hal_soc, pcp, tid);
  8631. return QDF_STATUS_SUCCESS;
  8632. }
  8633. /**
  8634. * dp_set_pdev_tidmap_prty_wifi3(): update tidmap priority in pdev
  8635. * @vdev: DP_PDEV handle
  8636. * @prio: tidmap priority value passed by the user
  8637. *
  8638. * Return: QDF_STATUS_SUCCESS on success
  8639. */
  8640. static QDF_STATUS dp_set_pdev_tidmap_prty_wifi3(struct cdp_pdev *pdev_handle,
  8641. uint8_t prio)
  8642. {
  8643. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8644. struct dp_soc *soc = pdev->soc;
  8645. soc->tidmap_prty = prio;
  8646. hal_tx_set_tidmap_prty(soc->hal_soc, prio);
  8647. return QDF_STATUS_SUCCESS;
  8648. }
  8649. /**
  8650. * dp_set_vdev_pcp_tid_map_wifi3(): update pcp tid map in vdev
  8651. * @vdev: DP_VDEV handle
  8652. * @pcp: pcp value
  8653. * @tid: tid value passed by the user
  8654. *
  8655. * Return: QDF_STATUS_SUCCESS on success
  8656. */
  8657. static QDF_STATUS dp_set_vdev_pcp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  8658. uint8_t pcp, uint8_t tid)
  8659. {
  8660. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8661. vdev->pcp_tid_map[pcp] = tid;
  8662. return QDF_STATUS_SUCCESS;
  8663. }
  8664. /**
  8665. * dp_set_vdev_tidmap_tbl_id_wifi3(): update tidmapi tbl id in vdev
  8666. * @vdev: DP_VDEV handle
  8667. * @mapid: map_id value passed by the user
  8668. *
  8669. * Return: QDF_STATUS_SUCCESS on success
  8670. */
  8671. static QDF_STATUS dp_set_vdev_tidmap_tbl_id_wifi3(struct cdp_vdev *vdev_handle,
  8672. uint8_t mapid)
  8673. {
  8674. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8675. vdev->tidmap_tbl_id = mapid;
  8676. return QDF_STATUS_SUCCESS;
  8677. }
  8678. /**
  8679. * dp_set_vdev_tidmap_prty_wifi3(): update tidmap priority in vdev
  8680. * @vdev: DP_VDEV handle
  8681. * @prio: tidmap priority value passed by the user
  8682. *
  8683. * Return: QDF_STATUS_SUCCESS on success
  8684. */
  8685. static QDF_STATUS dp_set_vdev_tidmap_prty_wifi3(struct cdp_vdev *vdev_handle,
  8686. uint8_t prio)
  8687. {
  8688. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8689. vdev->tidmap_prty = prio;
  8690. return QDF_STATUS_SUCCESS;
  8691. }
  8692. static struct cdp_cmn_ops dp_ops_cmn = {
  8693. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  8694. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  8695. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  8696. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  8697. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  8698. .txrx_pdev_deinit = dp_pdev_deinit_wifi3,
  8699. .txrx_peer_create = dp_peer_create_wifi3,
  8700. .txrx_peer_setup = dp_peer_setup_wifi3,
  8701. #ifdef FEATURE_AST
  8702. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  8703. #else
  8704. .txrx_peer_teardown = NULL,
  8705. #endif
  8706. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  8707. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  8708. .txrx_peer_get_ast_info_by_soc = dp_peer_get_ast_info_by_soc_wifi3,
  8709. .txrx_peer_get_ast_info_by_pdev =
  8710. dp_peer_get_ast_info_by_pdevid_wifi3,
  8711. .txrx_peer_ast_delete_by_soc =
  8712. dp_peer_ast_entry_del_by_soc,
  8713. .txrx_peer_ast_delete_by_pdev =
  8714. dp_peer_ast_entry_del_by_pdev,
  8715. .txrx_peer_delete = dp_peer_delete_wifi3,
  8716. .txrx_vdev_register = dp_vdev_register_wifi3,
  8717. .txrx_vdev_flush_peers = dp_vdev_flush_peers,
  8718. .txrx_soc_detach = dp_soc_detach_wifi3,
  8719. .txrx_soc_deinit = dp_soc_deinit_wifi3,
  8720. .txrx_soc_init = dp_soc_init_wifi3,
  8721. .txrx_tso_soc_attach = dp_tso_soc_attach,
  8722. .txrx_tso_soc_detach = dp_tso_soc_detach,
  8723. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  8724. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  8725. .txrx_get_mon_vdev_from_pdev = dp_get_mon_vdev_from_pdev_wifi3,
  8726. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  8727. .txrx_ath_getstats = dp_get_device_stats,
  8728. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  8729. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  8730. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  8731. .delba_process = dp_delba_process_wifi3,
  8732. .set_addba_response = dp_set_addba_response,
  8733. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  8734. .flush_cache_rx_queue = NULL,
  8735. /* TODO: get API's for dscp-tid need to be added*/
  8736. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  8737. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  8738. .hmmc_tid_override_en = dp_hmmc_tid_override_en_wifi3,
  8739. .set_hmmc_tid_val = dp_set_hmmc_tid_val_wifi3,
  8740. .txrx_get_total_per = dp_get_total_per,
  8741. .txrx_stats_request = dp_txrx_stats_request,
  8742. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  8743. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  8744. .txrx_get_vow_config_frm_pdev = dp_get_delay_stats_flag,
  8745. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  8746. .txrx_set_nac = dp_set_nac,
  8747. .txrx_get_tx_pending = dp_get_tx_pending,
  8748. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  8749. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  8750. .display_stats = dp_txrx_dump_stats,
  8751. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  8752. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  8753. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  8754. .txrx_intr_detach = dp_soc_interrupt_detach,
  8755. .set_pn_check = dp_set_pn_check_wifi3,
  8756. .update_config_parameters = dp_update_config_parameters,
  8757. /* TODO: Add other functions */
  8758. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  8759. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  8760. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  8761. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  8762. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  8763. .map_pdev_to_lmac = dp_soc_map_pdev_to_lmac,
  8764. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  8765. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  8766. .tx_send = dp_tx_send,
  8767. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  8768. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  8769. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  8770. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  8771. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  8772. .txrx_get_os_rx_handles_from_vdev =
  8773. dp_get_os_rx_handles_from_vdev_wifi3,
  8774. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  8775. .get_dp_capabilities = dp_get_cfg_capabilities,
  8776. .txrx_get_cfg = dp_get_cfg,
  8777. .set_rate_stats_ctx = dp_soc_set_rate_stats_ctx,
  8778. .get_rate_stats_ctx = dp_soc_get_rate_stats_ctx,
  8779. .txrx_peer_flush_rate_stats = dp_peer_flush_rate_stats,
  8780. .txrx_flush_rate_stats_request = dp_flush_rate_stats_req,
  8781. .set_pdev_pcp_tid_map = dp_set_pdev_pcp_tid_map_wifi3,
  8782. .set_pdev_tidmap_prty = dp_set_pdev_tidmap_prty_wifi3,
  8783. .set_vdev_pcp_tid_map = dp_set_vdev_pcp_tid_map_wifi3,
  8784. .set_vdev_tidmap_prty = dp_set_vdev_tidmap_prty_wifi3,
  8785. .set_vdev_tidmap_tbl_id = dp_set_vdev_tidmap_tbl_id_wifi3,
  8786. .txrx_cp_peer_del_response = dp_cp_peer_del_resp_handler,
  8787. };
  8788. static struct cdp_ctrl_ops dp_ops_ctrl = {
  8789. .txrx_peer_authorize = dp_peer_authorize,
  8790. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  8791. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  8792. #ifdef MESH_MODE_SUPPORT
  8793. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  8794. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  8795. #endif
  8796. .txrx_set_vdev_param = dp_set_vdev_param,
  8797. .txrx_peer_set_nawds = dp_peer_set_nawds,
  8798. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  8799. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  8800. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  8801. .txrx_update_filter_neighbour_peers =
  8802. dp_update_filter_neighbour_peers,
  8803. .txrx_get_sec_type = dp_get_sec_type,
  8804. /* TODO: Add other functions */
  8805. .txrx_wdi_event_sub = dp_wdi_event_sub,
  8806. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  8807. #ifdef WDI_EVENT_ENABLE
  8808. .txrx_get_pldev = dp_get_pldev,
  8809. #endif
  8810. .txrx_set_pdev_param = dp_set_pdev_param,
  8811. #ifdef ATH_SUPPORT_NAC_RSSI
  8812. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  8813. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  8814. #endif
  8815. .set_key = dp_set_michael_key,
  8816. .txrx_get_vdev_param = dp_get_vdev_param,
  8817. .enable_peer_based_pktlog = dp_enable_peer_based_pktlog,
  8818. .calculate_delay_stats = dp_calculate_delay_stats,
  8819. #ifdef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  8820. .txrx_update_pdev_rx_protocol_tag = dp_update_pdev_rx_protocol_tag,
  8821. #ifdef WLAN_SUPPORT_RX_TAG_STATISTICS
  8822. .txrx_dump_pdev_rx_protocol_tag_stats =
  8823. dp_dump_pdev_rx_protocol_tag_stats,
  8824. #endif /* WLAN_SUPPORT_RX_TAG_STATISTICS */
  8825. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  8826. };
  8827. static struct cdp_me_ops dp_ops_me = {
  8828. #ifdef ATH_SUPPORT_IQUE
  8829. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  8830. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  8831. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  8832. #endif
  8833. };
  8834. static struct cdp_mon_ops dp_ops_mon = {
  8835. .txrx_monitor_set_filter_ucast_data = NULL,
  8836. .txrx_monitor_set_filter_mcast_data = NULL,
  8837. .txrx_monitor_set_filter_non_data = NULL,
  8838. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  8839. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  8840. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  8841. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  8842. /* Added support for HK advance filter */
  8843. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  8844. };
  8845. static struct cdp_host_stats_ops dp_ops_host_stats = {
  8846. .txrx_per_peer_stats = dp_get_host_peer_stats,
  8847. .get_fw_peer_stats = dp_get_fw_peer_stats,
  8848. .get_htt_stats = dp_get_htt_stats,
  8849. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  8850. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  8851. .txrx_stats_publish = dp_txrx_stats_publish,
  8852. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  8853. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  8854. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  8855. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  8856. .txrx_get_ratekbps = dp_txrx_get_ratekbps,
  8857. .configure_rate_stats = dp_set_rate_stats_cap,
  8858. /* TODO */
  8859. };
  8860. static struct cdp_raw_ops dp_ops_raw = {
  8861. /* TODO */
  8862. };
  8863. #ifdef CONFIG_WIN
  8864. static struct cdp_pflow_ops dp_ops_pflow = {
  8865. dp_tx_flow_ctrl_configure_pdev,
  8866. };
  8867. #endif /* CONFIG_WIN */
  8868. #ifdef FEATURE_RUNTIME_PM
  8869. /**
  8870. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  8871. * @opaque_pdev: DP pdev context
  8872. *
  8873. * DP is ready to runtime suspend if there are no pending TX packets.
  8874. *
  8875. * Return: QDF_STATUS
  8876. */
  8877. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  8878. {
  8879. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8880. struct dp_soc *soc = pdev->soc;
  8881. /* Abort if there are any pending TX packets */
  8882. if (dp_get_tx_pending(opaque_pdev) > 0) {
  8883. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  8884. FL("Abort suspend due to pending TX packets"));
  8885. return QDF_STATUS_E_AGAIN;
  8886. }
  8887. if (soc->intr_mode == DP_INTR_POLL)
  8888. qdf_timer_stop(&soc->int_timer);
  8889. return QDF_STATUS_SUCCESS;
  8890. }
  8891. /**
  8892. * dp_runtime_resume() - ensure DP is ready to runtime resume
  8893. * @opaque_pdev: DP pdev context
  8894. *
  8895. * Resume DP for runtime PM.
  8896. *
  8897. * Return: QDF_STATUS
  8898. */
  8899. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  8900. {
  8901. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8902. struct dp_soc *soc = pdev->soc;
  8903. void *hal_srng;
  8904. int i;
  8905. if (soc->intr_mode == DP_INTR_POLL)
  8906. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  8907. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  8908. hal_srng = soc->tcl_data_ring[i].hal_srng;
  8909. if (hal_srng) {
  8910. /* We actually only need to acquire the lock */
  8911. hal_srng_access_start(soc->hal_soc, hal_srng);
  8912. /* Update SRC ring head pointer for HW to send
  8913. all pending packets */
  8914. hal_srng_access_end(soc->hal_soc, hal_srng);
  8915. }
  8916. }
  8917. return QDF_STATUS_SUCCESS;
  8918. }
  8919. #endif /* FEATURE_RUNTIME_PM */
  8920. /**
  8921. * dp_tx_get_success_ack_stats() - get tx success completion count
  8922. * @opaque_pdev: dp pdev context
  8923. * @vdevid: vdev identifier
  8924. *
  8925. * Return: tx success ack count
  8926. */
  8927. static uint32_t dp_tx_get_success_ack_stats(struct cdp_pdev *pdev,
  8928. uint8_t vdev_id)
  8929. {
  8930. struct dp_vdev *vdev =
  8931. (struct dp_vdev *)dp_get_vdev_from_vdev_id_wifi3(pdev,
  8932. vdev_id);
  8933. struct dp_soc *soc = ((struct dp_pdev *)pdev)->soc;
  8934. struct cdp_vdev_stats *vdev_stats = NULL;
  8935. uint32_t tx_success;
  8936. if (!vdev) {
  8937. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  8938. FL("Invalid vdev id %d"), vdev_id);
  8939. return 0;
  8940. }
  8941. vdev_stats = qdf_mem_malloc_atomic(sizeof(struct cdp_vdev_stats));
  8942. if (!vdev_stats) {
  8943. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  8944. "DP alloc failure - unable to get alloc vdev stats");
  8945. return 0;
  8946. }
  8947. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  8948. dp_aggregate_vdev_stats(vdev, vdev_stats);
  8949. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  8950. tx_success = vdev_stats->tx.tx_success.num;
  8951. qdf_mem_free(vdev_stats);
  8952. return tx_success;
  8953. }
  8954. #ifndef CONFIG_WIN
  8955. static struct cdp_misc_ops dp_ops_misc = {
  8956. #ifdef FEATURE_WLAN_TDLS
  8957. .tx_non_std = dp_tx_non_std,
  8958. #endif /* FEATURE_WLAN_TDLS */
  8959. .get_opmode = dp_get_opmode,
  8960. #ifdef FEATURE_RUNTIME_PM
  8961. .runtime_suspend = dp_runtime_suspend,
  8962. .runtime_resume = dp_runtime_resume,
  8963. #endif /* FEATURE_RUNTIME_PM */
  8964. .pkt_log_init = dp_pkt_log_init,
  8965. .pkt_log_con_service = dp_pkt_log_con_service,
  8966. .get_num_rx_contexts = dp_get_num_rx_contexts,
  8967. .get_tx_ack_stats = dp_tx_get_success_ack_stats,
  8968. };
  8969. static struct cdp_flowctl_ops dp_ops_flowctl = {
  8970. /* WIFI 3.0 DP implement as required. */
  8971. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  8972. .flow_pool_map_handler = dp_tx_flow_pool_map,
  8973. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  8974. .register_pause_cb = dp_txrx_register_pause_cb,
  8975. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  8976. .tx_desc_thresh_reached = dp_tx_desc_thresh_reached,
  8977. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  8978. };
  8979. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  8980. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8981. };
  8982. #ifdef IPA_OFFLOAD
  8983. static struct cdp_ipa_ops dp_ops_ipa = {
  8984. .ipa_get_resource = dp_ipa_get_resource,
  8985. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  8986. .ipa_op_response = dp_ipa_op_response,
  8987. .ipa_register_op_cb = dp_ipa_register_op_cb,
  8988. .ipa_get_stat = dp_ipa_get_stat,
  8989. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  8990. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  8991. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  8992. .ipa_setup = dp_ipa_setup,
  8993. .ipa_cleanup = dp_ipa_cleanup,
  8994. .ipa_setup_iface = dp_ipa_setup_iface,
  8995. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  8996. .ipa_enable_pipes = dp_ipa_enable_pipes,
  8997. .ipa_disable_pipes = dp_ipa_disable_pipes,
  8998. .ipa_set_perf_level = dp_ipa_set_perf_level,
  8999. .ipa_rx_intrabss_fwd = dp_ipa_rx_intrabss_fwd
  9000. };
  9001. #endif
  9002. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  9003. {
  9004. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  9005. struct dp_soc *soc = pdev->soc;
  9006. int timeout = SUSPEND_DRAIN_WAIT;
  9007. int drain_wait_delay = 50; /* 50 ms */
  9008. /* Abort if there are any pending TX packets */
  9009. while (dp_get_tx_pending(opaque_pdev) > 0) {
  9010. qdf_sleep(drain_wait_delay);
  9011. if (timeout <= 0) {
  9012. dp_err("TX frames are pending, abort suspend");
  9013. return QDF_STATUS_E_TIMEOUT;
  9014. }
  9015. timeout = timeout - drain_wait_delay;
  9016. }
  9017. if (soc->intr_mode == DP_INTR_POLL)
  9018. qdf_timer_stop(&soc->int_timer);
  9019. return QDF_STATUS_SUCCESS;
  9020. }
  9021. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  9022. {
  9023. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  9024. struct dp_soc *soc = pdev->soc;
  9025. if (soc->intr_mode == DP_INTR_POLL)
  9026. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  9027. return QDF_STATUS_SUCCESS;
  9028. }
  9029. static struct cdp_bus_ops dp_ops_bus = {
  9030. .bus_suspend = dp_bus_suspend,
  9031. .bus_resume = dp_bus_resume
  9032. };
  9033. static struct cdp_ocb_ops dp_ops_ocb = {
  9034. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  9035. };
  9036. static struct cdp_throttle_ops dp_ops_throttle = {
  9037. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  9038. };
  9039. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  9040. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  9041. };
  9042. static struct cdp_cfg_ops dp_ops_cfg = {
  9043. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  9044. };
  9045. /*
  9046. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  9047. * @dev: physical device instance
  9048. * @peer_mac_addr: peer mac address
  9049. * @local_id: local id for the peer
  9050. * @debug_id: to track enum peer access
  9051. *
  9052. * Return: peer instance pointer
  9053. */
  9054. static inline void *
  9055. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, uint8_t *peer_mac_addr,
  9056. uint8_t *local_id,
  9057. enum peer_debug_id_type debug_id)
  9058. {
  9059. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  9060. struct dp_peer *peer;
  9061. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  9062. if (!peer)
  9063. return NULL;
  9064. *local_id = peer->local_id;
  9065. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  9066. return peer;
  9067. }
  9068. /*
  9069. * dp_peer_release_ref - release peer ref count
  9070. * @peer: peer handle
  9071. * @debug_id: to track enum peer access
  9072. *
  9073. * Return: None
  9074. */
  9075. static inline
  9076. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  9077. {
  9078. dp_peer_unref_delete(peer);
  9079. }
  9080. static struct cdp_peer_ops dp_ops_peer = {
  9081. .register_peer = dp_register_peer,
  9082. .clear_peer = dp_clear_peer,
  9083. .find_peer_by_addr = dp_find_peer_by_addr,
  9084. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  9085. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  9086. .peer_release_ref = dp_peer_release_ref,
  9087. .local_peer_id = dp_local_peer_id,
  9088. .peer_find_by_local_id = dp_peer_find_by_local_id,
  9089. .peer_state_update = dp_peer_state_update,
  9090. .get_vdevid = dp_get_vdevid,
  9091. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  9092. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  9093. .get_vdev_for_peer = dp_get_vdev_for_peer,
  9094. .get_peer_state = dp_get_peer_state,
  9095. };
  9096. #endif
  9097. static struct cdp_ops dp_txrx_ops = {
  9098. .cmn_drv_ops = &dp_ops_cmn,
  9099. .ctrl_ops = &dp_ops_ctrl,
  9100. .me_ops = &dp_ops_me,
  9101. .mon_ops = &dp_ops_mon,
  9102. .host_stats_ops = &dp_ops_host_stats,
  9103. .wds_ops = &dp_ops_wds,
  9104. .raw_ops = &dp_ops_raw,
  9105. #ifdef CONFIG_WIN
  9106. .pflow_ops = &dp_ops_pflow,
  9107. #endif /* CONFIG_WIN */
  9108. #ifndef CONFIG_WIN
  9109. .misc_ops = &dp_ops_misc,
  9110. .cfg_ops = &dp_ops_cfg,
  9111. .flowctl_ops = &dp_ops_flowctl,
  9112. .l_flowctl_ops = &dp_ops_l_flowctl,
  9113. #ifdef IPA_OFFLOAD
  9114. .ipa_ops = &dp_ops_ipa,
  9115. #endif
  9116. .bus_ops = &dp_ops_bus,
  9117. .ocb_ops = &dp_ops_ocb,
  9118. .peer_ops = &dp_ops_peer,
  9119. .throttle_ops = &dp_ops_throttle,
  9120. .mob_stats_ops = &dp_ops_mob_stats,
  9121. #endif
  9122. };
  9123. /*
  9124. * dp_soc_set_txrx_ring_map()
  9125. * @dp_soc: DP handler for soc
  9126. *
  9127. * Return: Void
  9128. */
  9129. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  9130. {
  9131. uint32_t i;
  9132. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  9133. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  9134. }
  9135. }
  9136. #ifdef QCA_WIFI_QCA8074
  9137. #ifndef QCA_MEM_ATTACH_ON_WIFI3
  9138. /**
  9139. * dp_soc_attach_wifi3() - Attach txrx SOC
  9140. * @ctrl_psoc: Opaque SOC handle from control plane
  9141. * @htc_handle: Opaque HTC handle
  9142. * @hif_handle: Opaque HIF handle
  9143. * @qdf_osdev: QDF device
  9144. * @ol_ops: Offload Operations
  9145. * @device_id: Device ID
  9146. *
  9147. * Return: DP SOC handle on success, NULL on failure
  9148. */
  9149. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  9150. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  9151. struct ol_if_ops *ol_ops, uint16_t device_id)
  9152. {
  9153. struct dp_soc *dp_soc = NULL;
  9154. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  9155. ol_ops, device_id);
  9156. if (!dp_soc)
  9157. return NULL;
  9158. if (!dp_soc_init(dp_soc, htc_handle, hif_handle))
  9159. return NULL;
  9160. return (void *)dp_soc;
  9161. }
  9162. #else
  9163. /**
  9164. * dp_soc_attach_wifi3() - Attach txrx SOC
  9165. * @ctrl_psoc: Opaque SOC handle from control plane
  9166. * @htc_handle: Opaque HTC handle
  9167. * @hif_handle: Opaque HIF handle
  9168. * @qdf_osdev: QDF device
  9169. * @ol_ops: Offload Operations
  9170. * @device_id: Device ID
  9171. *
  9172. * Return: DP SOC handle on success, NULL on failure
  9173. */
  9174. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  9175. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  9176. struct ol_if_ops *ol_ops, uint16_t device_id)
  9177. {
  9178. struct dp_soc *dp_soc = NULL;
  9179. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  9180. ol_ops, device_id);
  9181. return (void *)dp_soc;
  9182. }
  9183. #endif
  9184. /**
  9185. * dp_soc_attach() - Attach txrx SOC
  9186. * @ctrl_psoc: Opaque SOC handle from control plane
  9187. * @htc_handle: Opaque HTC handle
  9188. * @qdf_osdev: QDF device
  9189. * @ol_ops: Offload Operations
  9190. * @device_id: Device ID
  9191. *
  9192. * Return: DP SOC handle on success, NULL on failure
  9193. */
  9194. static struct dp_soc *
  9195. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  9196. struct ol_if_ops *ol_ops, uint16_t device_id)
  9197. {
  9198. int int_ctx;
  9199. struct dp_soc *soc = NULL;
  9200. struct htt_soc *htt_soc = NULL;
  9201. soc = qdf_mem_malloc(sizeof(*soc));
  9202. if (!soc) {
  9203. dp_err("DP SOC memory allocation failed");
  9204. goto fail0;
  9205. }
  9206. int_ctx = 0;
  9207. soc->device_id = device_id;
  9208. soc->cdp_soc.ops = &dp_txrx_ops;
  9209. soc->cdp_soc.ol_ops = ol_ops;
  9210. soc->ctrl_psoc = ctrl_psoc;
  9211. soc->osdev = qdf_osdev;
  9212. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  9213. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  9214. if (!soc->wlan_cfg_ctx) {
  9215. dp_err("wlan_cfg_ctx failed\n");
  9216. goto fail1;
  9217. }
  9218. htt_soc = qdf_mem_malloc(sizeof(*htt_soc));
  9219. if (!htt_soc) {
  9220. dp_err("HTT attach failed");
  9221. goto fail1;
  9222. }
  9223. soc->htt_handle = htt_soc;
  9224. htt_soc->dp_soc = soc;
  9225. htt_soc->htc_soc = htc_handle;
  9226. if (htt_soc_htc_prealloc(htt_soc) != QDF_STATUS_SUCCESS)
  9227. goto fail2;
  9228. return (void *)soc;
  9229. fail2:
  9230. qdf_mem_free(htt_soc);
  9231. fail1:
  9232. qdf_mem_free(soc);
  9233. fail0:
  9234. return NULL;
  9235. }
  9236. /**
  9237. * dp_soc_init() - Initialize txrx SOC
  9238. * @dp_soc: Opaque DP SOC handle
  9239. * @htc_handle: Opaque HTC handle
  9240. * @hif_handle: Opaque HIF handle
  9241. *
  9242. * Return: DP SOC handle on success, NULL on failure
  9243. */
  9244. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle)
  9245. {
  9246. int target_type;
  9247. struct dp_soc *soc = (struct dp_soc *)dpsoc;
  9248. struct htt_soc *htt_soc = (struct htt_soc *)soc->htt_handle;
  9249. htt_soc->htc_soc = htc_handle;
  9250. soc->hif_handle = hif_handle;
  9251. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  9252. if (!soc->hal_soc)
  9253. return NULL;
  9254. htt_soc_initialize(soc->htt_handle, soc->ctrl_psoc, htt_soc->htc_soc,
  9255. soc->hal_soc, soc->osdev);
  9256. target_type = hal_get_target_type(soc->hal_soc);
  9257. switch (target_type) {
  9258. case TARGET_TYPE_QCA6290:
  9259. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  9260. REO_DST_RING_SIZE_QCA6290);
  9261. soc->ast_override_support = 1;
  9262. soc->da_war_enabled = false;
  9263. break;
  9264. #ifdef QCA_WIFI_QCA6390
  9265. case TARGET_TYPE_QCA6390:
  9266. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  9267. REO_DST_RING_SIZE_QCA6290);
  9268. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  9269. soc->ast_override_support = 1;
  9270. if (con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  9271. int int_ctx;
  9272. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  9273. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  9274. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  9275. }
  9276. }
  9277. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  9278. break;
  9279. #endif
  9280. case TARGET_TYPE_QCA8074:
  9281. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  9282. REO_DST_RING_SIZE_QCA8074);
  9283. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  9284. soc->hw_nac_monitor_support = 1;
  9285. soc->da_war_enabled = true;
  9286. break;
  9287. case TARGET_TYPE_QCA8074V2:
  9288. case TARGET_TYPE_QCA6018:
  9289. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  9290. REO_DST_RING_SIZE_QCA8074);
  9291. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  9292. soc->hw_nac_monitor_support = 1;
  9293. soc->ast_override_support = 1;
  9294. soc->per_tid_basize_max_tid = 8;
  9295. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  9296. soc->da_war_enabled = false;
  9297. break;
  9298. default:
  9299. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  9300. qdf_assert_always(0);
  9301. break;
  9302. }
  9303. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  9304. cfg_get(soc->ctrl_psoc, CFG_DP_RX_HASH));
  9305. soc->cce_disable = false;
  9306. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  9307. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  9308. CDP_CFG_MAX_PEER_ID);
  9309. if (ret != -EINVAL) {
  9310. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  9311. }
  9312. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  9313. CDP_CFG_CCE_DISABLE);
  9314. if (ret == 1)
  9315. soc->cce_disable = true;
  9316. }
  9317. qdf_spinlock_create(&soc->peer_ref_mutex);
  9318. qdf_spinlock_create(&soc->ast_lock);
  9319. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  9320. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  9321. /* fill the tx/rx cpu ring map*/
  9322. dp_soc_set_txrx_ring_map(soc);
  9323. qdf_spinlock_create(&soc->htt_stats.lock);
  9324. /* initialize work queue for stats processing */
  9325. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  9326. return soc;
  9327. }
  9328. /**
  9329. * dp_soc_init_wifi3() - Initialize txrx SOC
  9330. * @dp_soc: Opaque DP SOC handle
  9331. * @ctrl_psoc: Opaque SOC handle from control plane(Unused)
  9332. * @hif_handle: Opaque HIF handle
  9333. * @htc_handle: Opaque HTC handle
  9334. * @qdf_osdev: QDF device (Unused)
  9335. * @ol_ops: Offload Operations (Unused)
  9336. * @device_id: Device ID (Unused)
  9337. *
  9338. * Return: DP SOC handle on success, NULL on failure
  9339. */
  9340. void *dp_soc_init_wifi3(void *dpsoc, void *ctrl_psoc, void *hif_handle,
  9341. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  9342. struct ol_if_ops *ol_ops, uint16_t device_id)
  9343. {
  9344. return dp_soc_init(dpsoc, htc_handle, hif_handle);
  9345. }
  9346. #endif
  9347. /*
  9348. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  9349. *
  9350. * @soc: handle to DP soc
  9351. * @mac_id: MAC id
  9352. *
  9353. * Return: Return pdev corresponding to MAC
  9354. */
  9355. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  9356. {
  9357. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  9358. return soc->pdev_list[mac_id];
  9359. /* Typically for MCL as there only 1 PDEV*/
  9360. return soc->pdev_list[0];
  9361. }
  9362. /*
  9363. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  9364. * @soc: DP SoC context
  9365. * @max_mac_rings: No of MAC rings
  9366. *
  9367. * Return: None
  9368. */
  9369. static
  9370. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  9371. int *max_mac_rings)
  9372. {
  9373. bool dbs_enable = false;
  9374. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  9375. dbs_enable = soc->cdp_soc.ol_ops->
  9376. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  9377. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  9378. }
  9379. /*
  9380. * dp_is_soc_reinit() - Check if soc reinit is true
  9381. * @soc: DP SoC context
  9382. *
  9383. * Return: true or false
  9384. */
  9385. bool dp_is_soc_reinit(struct dp_soc *soc)
  9386. {
  9387. return soc->dp_soc_reinit;
  9388. }
  9389. /*
  9390. * dp_set_pktlog_wifi3() - attach txrx vdev
  9391. * @pdev: Datapath PDEV handle
  9392. * @event: which event's notifications are being subscribed to
  9393. * @enable: WDI event subscribe or not. (True or False)
  9394. *
  9395. * Return: Success, NULL on failure
  9396. */
  9397. #ifdef WDI_EVENT_ENABLE
  9398. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  9399. bool enable)
  9400. {
  9401. struct dp_soc *soc = NULL;
  9402. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  9403. int max_mac_rings = wlan_cfg_get_num_mac_rings
  9404. (pdev->wlan_cfg_ctx);
  9405. uint8_t mac_id = 0;
  9406. soc = pdev->soc;
  9407. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  9408. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  9409. FL("Max_mac_rings %d "),
  9410. max_mac_rings);
  9411. if (enable) {
  9412. switch (event) {
  9413. case WDI_EVENT_RX_DESC:
  9414. if (pdev->monitor_vdev) {
  9415. /* Nothing needs to be done if monitor mode is
  9416. * enabled
  9417. */
  9418. return 0;
  9419. }
  9420. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  9421. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  9422. htt_tlv_filter.mpdu_start = 1;
  9423. htt_tlv_filter.msdu_start = 1;
  9424. htt_tlv_filter.msdu_end = 1;
  9425. htt_tlv_filter.mpdu_end = 1;
  9426. htt_tlv_filter.packet_header = 1;
  9427. htt_tlv_filter.attention = 1;
  9428. htt_tlv_filter.ppdu_start = 1;
  9429. htt_tlv_filter.ppdu_end = 1;
  9430. htt_tlv_filter.ppdu_end_user_stats = 1;
  9431. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  9432. htt_tlv_filter.ppdu_end_status_done = 1;
  9433. htt_tlv_filter.enable_fp = 1;
  9434. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  9435. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  9436. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  9437. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  9438. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  9439. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  9440. htt_tlv_filter.offset_valid = false;
  9441. for (mac_id = 0; mac_id < max_mac_rings;
  9442. mac_id++) {
  9443. int mac_for_pdev =
  9444. dp_get_mac_id_for_pdev(mac_id,
  9445. pdev->pdev_id);
  9446. htt_h2t_rx_ring_cfg(soc->htt_handle,
  9447. mac_for_pdev,
  9448. pdev->rxdma_mon_status_ring[mac_id]
  9449. .hal_srng,
  9450. RXDMA_MONITOR_STATUS,
  9451. RX_BUFFER_SIZE,
  9452. &htt_tlv_filter);
  9453. }
  9454. if (soc->reap_timer_init)
  9455. qdf_timer_mod(&soc->mon_reap_timer,
  9456. DP_INTR_POLL_TIMER_MS);
  9457. }
  9458. break;
  9459. case WDI_EVENT_LITE_RX:
  9460. if (pdev->monitor_vdev) {
  9461. /* Nothing needs to be done if monitor mode is
  9462. * enabled
  9463. */
  9464. return 0;
  9465. }
  9466. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  9467. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  9468. htt_tlv_filter.ppdu_start = 1;
  9469. htt_tlv_filter.ppdu_end = 1;
  9470. htt_tlv_filter.ppdu_end_user_stats = 1;
  9471. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  9472. htt_tlv_filter.ppdu_end_status_done = 1;
  9473. htt_tlv_filter.mpdu_start = 1;
  9474. htt_tlv_filter.enable_fp = 1;
  9475. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  9476. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  9477. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  9478. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  9479. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  9480. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  9481. htt_tlv_filter.offset_valid = false;
  9482. for (mac_id = 0; mac_id < max_mac_rings;
  9483. mac_id++) {
  9484. int mac_for_pdev =
  9485. dp_get_mac_id_for_pdev(mac_id,
  9486. pdev->pdev_id);
  9487. htt_h2t_rx_ring_cfg(soc->htt_handle,
  9488. mac_for_pdev,
  9489. pdev->rxdma_mon_status_ring[mac_id]
  9490. .hal_srng,
  9491. RXDMA_MONITOR_STATUS,
  9492. RX_BUFFER_SIZE_PKTLOG_LITE,
  9493. &htt_tlv_filter);
  9494. }
  9495. if (soc->reap_timer_init)
  9496. qdf_timer_mod(&soc->mon_reap_timer,
  9497. DP_INTR_POLL_TIMER_MS);
  9498. }
  9499. break;
  9500. case WDI_EVENT_LITE_T2H:
  9501. if (pdev->monitor_vdev) {
  9502. /* Nothing needs to be done if monitor mode is
  9503. * enabled
  9504. */
  9505. return 0;
  9506. }
  9507. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  9508. int mac_for_pdev = dp_get_mac_id_for_pdev(
  9509. mac_id, pdev->pdev_id);
  9510. pdev->pktlog_ppdu_stats = true;
  9511. dp_h2t_cfg_stats_msg_send(pdev,
  9512. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  9513. mac_for_pdev);
  9514. }
  9515. break;
  9516. default:
  9517. /* Nothing needs to be done for other pktlog types */
  9518. break;
  9519. }
  9520. } else {
  9521. switch (event) {
  9522. case WDI_EVENT_RX_DESC:
  9523. case WDI_EVENT_LITE_RX:
  9524. if (pdev->monitor_vdev) {
  9525. /* Nothing needs to be done if monitor mode is
  9526. * enabled
  9527. */
  9528. return 0;
  9529. }
  9530. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  9531. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  9532. for (mac_id = 0; mac_id < max_mac_rings;
  9533. mac_id++) {
  9534. int mac_for_pdev =
  9535. dp_get_mac_id_for_pdev(mac_id,
  9536. pdev->pdev_id);
  9537. htt_h2t_rx_ring_cfg(soc->htt_handle,
  9538. mac_for_pdev,
  9539. pdev->rxdma_mon_status_ring[mac_id]
  9540. .hal_srng,
  9541. RXDMA_MONITOR_STATUS,
  9542. RX_BUFFER_SIZE,
  9543. &htt_tlv_filter);
  9544. }
  9545. if (soc->reap_timer_init)
  9546. qdf_timer_stop(&soc->mon_reap_timer);
  9547. }
  9548. break;
  9549. case WDI_EVENT_LITE_T2H:
  9550. if (pdev->monitor_vdev) {
  9551. /* Nothing needs to be done if monitor mode is
  9552. * enabled
  9553. */
  9554. return 0;
  9555. }
  9556. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  9557. * passing value 0. Once these macros will define in htt
  9558. * header file will use proper macros
  9559. */
  9560. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  9561. int mac_for_pdev =
  9562. dp_get_mac_id_for_pdev(mac_id,
  9563. pdev->pdev_id);
  9564. pdev->pktlog_ppdu_stats = false;
  9565. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  9566. dp_h2t_cfg_stats_msg_send(pdev, 0,
  9567. mac_for_pdev);
  9568. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  9569. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  9570. mac_for_pdev);
  9571. } else if (pdev->enhanced_stats_en) {
  9572. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  9573. mac_for_pdev);
  9574. }
  9575. }
  9576. break;
  9577. default:
  9578. /* Nothing needs to be done for other pktlog types */
  9579. break;
  9580. }
  9581. }
  9582. return 0;
  9583. }
  9584. #endif
  9585. /**
  9586. * dp_bucket_index() - Return index from array
  9587. *
  9588. * @delay: delay measured
  9589. * @array: array used to index corresponding delay
  9590. *
  9591. * Return: index
  9592. */
  9593. static uint8_t dp_bucket_index(uint32_t delay, uint16_t *array)
  9594. {
  9595. uint8_t i = CDP_DELAY_BUCKET_0;
  9596. for (; i < CDP_DELAY_BUCKET_MAX; i++) {
  9597. if (delay >= array[i] && delay <= array[i + 1])
  9598. return i;
  9599. }
  9600. return (CDP_DELAY_BUCKET_MAX - 1);
  9601. }
  9602. /**
  9603. * dp_fill_delay_buckets() - Fill delay statistics bucket for each
  9604. * type of delay
  9605. *
  9606. * @pdev: pdev handle
  9607. * @delay: delay in ms
  9608. * @t: tid value
  9609. * @mode: type of tx delay mode
  9610. * Return: pointer to cdp_delay_stats structure
  9611. */
  9612. static struct cdp_delay_stats *
  9613. dp_fill_delay_buckets(struct dp_pdev *pdev, uint32_t delay,
  9614. uint8_t tid, uint8_t mode)
  9615. {
  9616. uint8_t delay_index = 0;
  9617. struct cdp_tid_tx_stats *tstats =
  9618. &pdev->stats.tid_stats.tid_tx_stats[tid];
  9619. struct cdp_tid_rx_stats *rstats =
  9620. &pdev->stats.tid_stats.tid_rx_stats[tid];
  9621. /*
  9622. * cdp_fw_to_hw_delay_range
  9623. * Fw to hw delay ranges in milliseconds
  9624. */
  9625. uint16_t cdp_fw_to_hw_delay[CDP_DELAY_BUCKET_MAX] = {
  9626. 0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 250, 500};
  9627. /*
  9628. * cdp_sw_enq_delay_range
  9629. * Software enqueue delay ranges in milliseconds
  9630. */
  9631. uint16_t cdp_sw_enq_delay[CDP_DELAY_BUCKET_MAX] = {
  9632. 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12};
  9633. /*
  9634. * cdp_intfrm_delay_range
  9635. * Interframe delay ranges in milliseconds
  9636. */
  9637. uint16_t cdp_intfrm_delay[CDP_DELAY_BUCKET_MAX] = {
  9638. 0, 5, 10, 15, 20, 25, 30, 35, 40, 45, 50, 55, 60};
  9639. /*
  9640. * Update delay stats in proper bucket
  9641. */
  9642. switch (mode) {
  9643. /* Software Enqueue delay ranges */
  9644. case CDP_DELAY_STATS_SW_ENQ:
  9645. delay_index = dp_bucket_index(delay, cdp_sw_enq_delay);
  9646. tstats->swq_delay.delay_bucket[delay_index]++;
  9647. return &tstats->swq_delay;
  9648. /* Tx Completion delay ranges */
  9649. case CDP_DELAY_STATS_FW_HW_TRANSMIT:
  9650. delay_index = dp_bucket_index(delay, cdp_fw_to_hw_delay);
  9651. tstats->hwtx_delay.delay_bucket[delay_index]++;
  9652. return &tstats->hwtx_delay;
  9653. /* Interframe tx delay ranges */
  9654. case CDP_DELAY_STATS_TX_INTERFRAME:
  9655. delay_index = dp_bucket_index(delay, cdp_intfrm_delay);
  9656. tstats->intfrm_delay.delay_bucket[delay_index]++;
  9657. return &tstats->intfrm_delay;
  9658. /* Interframe rx delay ranges */
  9659. case CDP_DELAY_STATS_RX_INTERFRAME:
  9660. delay_index = dp_bucket_index(delay, cdp_intfrm_delay);
  9661. rstats->intfrm_delay.delay_bucket[delay_index]++;
  9662. return &rstats->intfrm_delay;
  9663. /* Ring reap to indication to network stack */
  9664. case CDP_DELAY_STATS_REAP_STACK:
  9665. delay_index = dp_bucket_index(delay, cdp_intfrm_delay);
  9666. rstats->to_stack_delay.delay_bucket[delay_index]++;
  9667. return &rstats->to_stack_delay;
  9668. default:
  9669. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  9670. "%s Incorrect delay mode: %d", __func__, mode);
  9671. }
  9672. return NULL;
  9673. }
  9674. /**
  9675. * dp_update_delay_stats() - Update delay statistics in structure
  9676. * and fill min, max and avg delay
  9677. *
  9678. * @pdev: pdev handle
  9679. * @delay: delay in ms
  9680. * @tid: tid value
  9681. * @mode: type of tx delay mode
  9682. * Return: none
  9683. */
  9684. void dp_update_delay_stats(struct dp_pdev *pdev, uint32_t delay,
  9685. uint8_t tid, uint8_t mode)
  9686. {
  9687. struct cdp_delay_stats *dstats = NULL;
  9688. /*
  9689. * Delay ranges are different for different delay modes
  9690. * Get the correct index to update delay bucket
  9691. */
  9692. dstats = dp_fill_delay_buckets(pdev, delay, tid, mode);
  9693. if (qdf_unlikely(!dstats))
  9694. return;
  9695. if (delay != 0) {
  9696. /*
  9697. * Compute minimum,average and maximum
  9698. * delay
  9699. */
  9700. if (delay < dstats->min_delay)
  9701. dstats->min_delay = delay;
  9702. if (delay > dstats->max_delay)
  9703. dstats->max_delay = delay;
  9704. /*
  9705. * Average over delay measured till now
  9706. */
  9707. if (!dstats->avg_delay)
  9708. dstats->avg_delay = delay;
  9709. else
  9710. dstats->avg_delay = ((delay + dstats->avg_delay) / 2);
  9711. }
  9712. }