dp_rx_err.c 78 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "hal_hw_headers.h"
  19. #include "dp_types.h"
  20. #include "dp_rx.h"
  21. #include "dp_tx.h"
  22. #include "dp_peer.h"
  23. #include "dp_internal.h"
  24. #include "hal_api.h"
  25. #include "qdf_trace.h"
  26. #include "qdf_nbuf.h"
  27. #include "dp_rx_defrag.h"
  28. #include "dp_ipa.h"
  29. #ifdef FEATURE_WDS
  30. #include "dp_txrx_wds.h"
  31. #endif
  32. #include <enet.h> /* LLC_SNAP_HDR_LEN */
  33. #include "qdf_net_types.h"
  34. #include "dp_rx_buffer_pool.h"
  35. #define dp_rx_err_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_RX_ERROR, params)
  36. #define dp_rx_err_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_RX_ERROR, params)
  37. #define dp_rx_err_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_RX_ERROR, params)
  38. #define dp_rx_err_info(params...) \
  39. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  40. #define dp_rx_err_info_rl(params...) \
  41. __QDF_TRACE_RL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  42. #define dp_rx_err_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_RX_ERROR, params)
  43. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  44. /* Max buffer in invalid peer SG list*/
  45. #define DP_MAX_INVALID_BUFFERS 10
  46. #ifdef FEATURE_MEC
  47. bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  48. struct dp_peer *peer,
  49. uint8_t *rx_tlv_hdr,
  50. qdf_nbuf_t nbuf)
  51. {
  52. struct dp_vdev *vdev = peer->vdev;
  53. struct dp_pdev *pdev = vdev->pdev;
  54. struct dp_mec_entry *mecentry = NULL;
  55. struct dp_ast_entry *ase = NULL;
  56. uint16_t sa_idx = 0;
  57. uint8_t *data;
  58. /*
  59. * Multicast Echo Check is required only if vdev is STA and
  60. * received pkt is a multicast/broadcast pkt. otherwise
  61. * skip the MEC check.
  62. */
  63. if (vdev->opmode != wlan_op_mode_sta)
  64. return false;
  65. if (!hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc, rx_tlv_hdr))
  66. return false;
  67. data = qdf_nbuf_data(nbuf);
  68. /*
  69. * if the received pkts src mac addr matches with vdev
  70. * mac address then drop the pkt as it is looped back
  71. */
  72. if (!(qdf_mem_cmp(&data[QDF_MAC_ADDR_SIZE],
  73. vdev->mac_addr.raw,
  74. QDF_MAC_ADDR_SIZE)))
  75. return true;
  76. /*
  77. * In case of qwrap isolation mode, donot drop loopback packets.
  78. * In isolation mode, all packets from the wired stations need to go
  79. * to rootap and loop back to reach the wireless stations and
  80. * vice-versa.
  81. */
  82. if (qdf_unlikely(vdev->isolation_vdev))
  83. return false;
  84. /*
  85. * if the received pkts src mac addr matches with the
  86. * wired PCs MAC addr which is behind the STA or with
  87. * wireless STAs MAC addr which are behind the Repeater,
  88. * then drop the pkt as it is looped back
  89. */
  90. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  91. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  92. if ((sa_idx < 0) ||
  93. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  94. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  95. "invalid sa_idx: %d", sa_idx);
  96. qdf_assert_always(0);
  97. }
  98. qdf_spin_lock_bh(&soc->ast_lock);
  99. ase = soc->ast_table[sa_idx];
  100. /*
  101. * this check was not needed since MEC is not dependent on AST,
  102. * but if we dont have this check SON has some issues in
  103. * dual backhaul scenario. in APS SON mode, client connected
  104. * to RE 2G and sends multicast packets. the RE sends it to CAP
  105. * over 5G backhaul. the CAP loopback it on 2G to RE.
  106. * On receiving in 2G STA vap, we assume that client has roamed
  107. * and kickout the client.
  108. */
  109. if (ase && (ase->peer_id != peer->peer_id)) {
  110. qdf_spin_unlock_bh(&soc->ast_lock);
  111. goto drop;
  112. }
  113. qdf_spin_unlock_bh(&soc->ast_lock);
  114. }
  115. qdf_spin_lock_bh(&soc->mec_lock);
  116. mecentry = dp_peer_mec_hash_find_by_pdevid(soc, pdev->pdev_id,
  117. &data[QDF_MAC_ADDR_SIZE]);
  118. if (!mecentry) {
  119. qdf_spin_unlock_bh(&soc->mec_lock);
  120. return false;
  121. }
  122. qdf_spin_unlock_bh(&soc->mec_lock);
  123. drop:
  124. dp_rx_err_info("%pK: received pkt with same src mac " QDF_MAC_ADDR_FMT,
  125. soc, QDF_MAC_ADDR_REF(&data[QDF_MAC_ADDR_SIZE]));
  126. return true;
  127. }
  128. #endif
  129. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  130. void dp_rx_link_desc_refill_duplicate_check(
  131. struct dp_soc *soc,
  132. struct hal_buf_info *buf_info,
  133. hal_buff_addrinfo_t ring_buf_info)
  134. {
  135. struct hal_buf_info current_link_desc_buf_info = { 0 };
  136. /* do duplicate link desc address check */
  137. hal_rx_buffer_addr_info_get_paddr(ring_buf_info,
  138. &current_link_desc_buf_info);
  139. /*
  140. * TODO - Check if the hal soc api call can be removed
  141. * since the cookie is just used for print.
  142. * buffer_addr_info is the first element of ring_desc
  143. */
  144. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  145. (uint32_t *)ring_buf_info,
  146. &current_link_desc_buf_info);
  147. if (qdf_unlikely(current_link_desc_buf_info.paddr ==
  148. buf_info->paddr)) {
  149. dp_info_rl("duplicate link desc addr: %llu, cookie: 0x%x",
  150. current_link_desc_buf_info.paddr,
  151. current_link_desc_buf_info.sw_cookie);
  152. DP_STATS_INC(soc, rx.err.dup_refill_link_desc, 1);
  153. }
  154. *buf_info = current_link_desc_buf_info;
  155. }
  156. /**
  157. * dp_rx_link_desc_return_by_addr - Return a MPDU link descriptor to
  158. * (WBM) by address
  159. *
  160. * @soc: core DP main context
  161. * @link_desc_addr: link descriptor addr
  162. *
  163. * Return: QDF_STATUS
  164. */
  165. QDF_STATUS
  166. dp_rx_link_desc_return_by_addr(struct dp_soc *soc,
  167. hal_buff_addrinfo_t link_desc_addr,
  168. uint8_t bm_action)
  169. {
  170. struct dp_srng *wbm_desc_rel_ring = &soc->wbm_desc_rel_ring;
  171. hal_ring_handle_t wbm_rel_srng = wbm_desc_rel_ring->hal_srng;
  172. hal_soc_handle_t hal_soc = soc->hal_soc;
  173. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  174. void *src_srng_desc;
  175. if (!wbm_rel_srng) {
  176. dp_rx_err_err("%pK: WBM RELEASE RING not initialized", soc);
  177. return status;
  178. }
  179. /* do duplicate link desc address check */
  180. dp_rx_link_desc_refill_duplicate_check(
  181. soc,
  182. &soc->last_op_info.wbm_rel_link_desc,
  183. link_desc_addr);
  184. if (qdf_unlikely(hal_srng_access_start(hal_soc, wbm_rel_srng))) {
  185. /* TODO */
  186. /*
  187. * Need API to convert from hal_ring pointer to
  188. * Ring Type / Ring Id combo
  189. */
  190. dp_rx_err_err("%pK: HAL RING Access For WBM Release SRNG Failed - %pK",
  191. soc, wbm_rel_srng);
  192. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  193. goto done;
  194. }
  195. src_srng_desc = hal_srng_src_get_next(hal_soc, wbm_rel_srng);
  196. if (qdf_likely(src_srng_desc)) {
  197. /* Return link descriptor through WBM ring (SW2WBM)*/
  198. hal_rx_msdu_link_desc_set(hal_soc,
  199. src_srng_desc, link_desc_addr, bm_action);
  200. status = QDF_STATUS_SUCCESS;
  201. } else {
  202. struct hal_srng *srng = (struct hal_srng *)wbm_rel_srng;
  203. DP_STATS_INC(soc, rx.err.hal_ring_access_full_fail, 1);
  204. dp_info_rl("WBM Release Ring (Id %d) Full(Fail CNT %u)",
  205. srng->ring_id,
  206. soc->stats.rx.err.hal_ring_access_full_fail);
  207. dp_info_rl("HP 0x%x Reap HP 0x%x TP 0x%x Cached TP 0x%x",
  208. *srng->u.src_ring.hp_addr,
  209. srng->u.src_ring.reap_hp,
  210. *srng->u.src_ring.tp_addr,
  211. srng->u.src_ring.cached_tp);
  212. QDF_BUG(0);
  213. }
  214. done:
  215. hal_srng_access_end(hal_soc, wbm_rel_srng);
  216. return status;
  217. }
  218. /**
  219. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  220. * (WBM), following error handling
  221. *
  222. * @soc: core DP main context
  223. * @ring_desc: opaque pointer to the REO error ring descriptor
  224. *
  225. * Return: QDF_STATUS
  226. */
  227. QDF_STATUS
  228. dp_rx_link_desc_return(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  229. uint8_t bm_action)
  230. {
  231. void *buf_addr_info = HAL_RX_REO_BUF_ADDR_INFO_GET(ring_desc);
  232. return dp_rx_link_desc_return_by_addr(soc, buf_addr_info, bm_action);
  233. }
  234. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  235. /**
  236. * dp_rx_msdus_drop() - Drops all MSDU's per MPDU
  237. *
  238. * @soc: core txrx main context
  239. * @ring_desc: opaque pointer to the REO error ring descriptor
  240. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  241. * @head: head of the local descriptor free-list
  242. * @tail: tail of the local descriptor free-list
  243. * @quota: No. of units (packets) that can be serviced in one shot.
  244. *
  245. * This function is used to drop all MSDU in an MPDU
  246. *
  247. * Return: uint32_t: No. of elements processed
  248. */
  249. static uint32_t
  250. dp_rx_msdus_drop(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  251. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  252. uint8_t *mac_id,
  253. uint32_t quota)
  254. {
  255. uint32_t rx_bufs_used = 0;
  256. void *link_desc_va;
  257. struct hal_buf_info buf_info;
  258. struct dp_pdev *pdev;
  259. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  260. int i;
  261. uint8_t *rx_tlv_hdr;
  262. uint32_t tid;
  263. struct rx_desc_pool *rx_desc_pool;
  264. struct dp_rx_desc *rx_desc;
  265. /* First field in REO Dst ring Desc is buffer_addr_info */
  266. void *buf_addr_info = ring_desc;
  267. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  268. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  269. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &buf_info);
  270. /* buffer_addr_info is the first element of ring_desc */
  271. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  272. (uint32_t *)ring_desc,
  273. &buf_info);
  274. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  275. more_msdu_link_desc:
  276. /* No UNMAP required -- this is "malloc_consistent" memory */
  277. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  278. &mpdu_desc_info->msdu_count);
  279. for (i = 0; (i < mpdu_desc_info->msdu_count); i++) {
  280. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc,
  281. msdu_list.sw_cookie[i]);
  282. qdf_assert_always(rx_desc);
  283. /* all buffers from a MSDU link link belong to same pdev */
  284. *mac_id = rx_desc->pool_id;
  285. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  286. if (!pdev) {
  287. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  288. soc, rx_desc->pool_id);
  289. return rx_bufs_used;
  290. }
  291. if (!dp_rx_desc_check_magic(rx_desc)) {
  292. dp_rx_err_err("%pK: Invalid rx_desc cookie=%d",
  293. soc, msdu_list.sw_cookie[i]);
  294. return rx_bufs_used;
  295. }
  296. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  297. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  298. dp_ipa_handle_rx_buf_smmu_mapping(soc, rx_desc->nbuf,
  299. rx_desc_pool->buf_size,
  300. false);
  301. qdf_nbuf_unmap_nbytes_single(soc->osdev, rx_desc->nbuf,
  302. QDF_DMA_FROM_DEVICE,
  303. rx_desc_pool->buf_size);
  304. rx_desc->unmapped = 1;
  305. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  306. rx_desc->rx_buf_start = qdf_nbuf_data(rx_desc->nbuf);
  307. rx_bufs_used++;
  308. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  309. rx_desc->rx_buf_start);
  310. dp_rx_err_err("%pK: Packet received with PN error for tid :%d",
  311. soc, tid);
  312. rx_tlv_hdr = qdf_nbuf_data(rx_desc->nbuf);
  313. if (hal_rx_encryption_info_valid(soc->hal_soc, rx_tlv_hdr))
  314. hal_rx_print_pn(soc->hal_soc, rx_tlv_hdr);
  315. /* Just free the buffers */
  316. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf, *mac_id);
  317. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  318. &pdev->free_list_tail, rx_desc);
  319. }
  320. /*
  321. * If the msdu's are spread across multiple link-descriptors,
  322. * we cannot depend solely on the msdu_count(e.g., if msdu is
  323. * spread across multiple buffers).Hence, it is
  324. * necessary to check the next link_descriptor and release
  325. * all the msdu's that are part of it.
  326. */
  327. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  328. link_desc_va,
  329. &next_link_desc_addr_info);
  330. if (hal_rx_is_buf_addr_info_valid(
  331. &next_link_desc_addr_info)) {
  332. /* Clear the next link desc info for the current link_desc */
  333. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  334. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  335. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  336. hal_rx_buffer_addr_info_get_paddr(
  337. &next_link_desc_addr_info,
  338. &buf_info);
  339. /* buffer_addr_info is the first element of ring_desc */
  340. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  341. (uint32_t *)&next_link_desc_addr_info,
  342. &buf_info);
  343. cur_link_desc_addr_info = next_link_desc_addr_info;
  344. buf_addr_info = &cur_link_desc_addr_info;
  345. link_desc_va =
  346. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  347. goto more_msdu_link_desc;
  348. }
  349. quota--;
  350. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  351. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  352. return rx_bufs_used;
  353. }
  354. /**
  355. * dp_rx_pn_error_handle() - Handles PN check errors
  356. *
  357. * @soc: core txrx main context
  358. * @ring_desc: opaque pointer to the REO error ring descriptor
  359. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  360. * @head: head of the local descriptor free-list
  361. * @tail: tail of the local descriptor free-list
  362. * @quota: No. of units (packets) that can be serviced in one shot.
  363. *
  364. * This function implements PN error handling
  365. * If the peer is configured to ignore the PN check errors
  366. * or if DP feels, that this frame is still OK, the frame can be
  367. * re-injected back to REO to use some of the other features
  368. * of REO e.g. duplicate detection/routing to other cores
  369. *
  370. * Return: uint32_t: No. of elements processed
  371. */
  372. static uint32_t
  373. dp_rx_pn_error_handle(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  374. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  375. uint8_t *mac_id,
  376. uint32_t quota)
  377. {
  378. uint16_t peer_id;
  379. uint32_t rx_bufs_used = 0;
  380. struct dp_peer *peer;
  381. bool peer_pn_policy = false;
  382. peer_id = DP_PEER_METADATA_PEER_ID_GET(
  383. mpdu_desc_info->peer_meta_data);
  384. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  385. if (qdf_likely(peer)) {
  386. /*
  387. * TODO: Check for peer specific policies & set peer_pn_policy
  388. */
  389. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  390. "discard rx due to PN error for peer %pK "QDF_MAC_ADDR_FMT,
  391. peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  392. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  393. }
  394. dp_rx_err_err("%pK: Packet received with PN error", soc);
  395. /* No peer PN policy -- definitely drop */
  396. if (!peer_pn_policy)
  397. rx_bufs_used = dp_rx_msdus_drop(soc, ring_desc,
  398. mpdu_desc_info,
  399. mac_id, quota);
  400. return rx_bufs_used;
  401. }
  402. /**
  403. * dp_rx_oor_handle() - Handles the msdu which is OOR error
  404. *
  405. * @soc: core txrx main context
  406. * @nbuf: pointer to msdu skb
  407. * @peer_id: dp peer ID
  408. * @rx_tlv_hdr: start of rx tlv header
  409. *
  410. * This function process the msdu delivered from REO2TCL
  411. * ring with error type OOR
  412. *
  413. * Return: None
  414. */
  415. static void
  416. dp_rx_oor_handle(struct dp_soc *soc,
  417. qdf_nbuf_t nbuf,
  418. uint16_t peer_id,
  419. uint8_t *rx_tlv_hdr)
  420. {
  421. uint32_t frame_mask = FRAME_MASK_IPV4_ARP | FRAME_MASK_IPV4_DHCP |
  422. FRAME_MASK_IPV4_EAPOL | FRAME_MASK_IPV6_DHCP;
  423. struct dp_peer *peer = NULL;
  424. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  425. if (!peer) {
  426. dp_info_rl("peer not found");
  427. goto free_nbuf;
  428. }
  429. if (dp_rx_deliver_special_frame(soc, peer, nbuf, frame_mask,
  430. rx_tlv_hdr)) {
  431. DP_STATS_INC(soc, rx.err.reo_err_oor_to_stack, 1);
  432. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  433. return;
  434. }
  435. free_nbuf:
  436. if (peer)
  437. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  438. DP_STATS_INC(soc, rx.err.reo_err_oor_drop, 1);
  439. qdf_nbuf_free(nbuf);
  440. }
  441. /**
  442. * dp_rx_reo_err_entry_process() - Handles for REO error entry processing
  443. *
  444. * @soc: core txrx main context
  445. * @ring_desc: opaque pointer to the REO error ring descriptor
  446. * @mpdu_desc_info: pointer to mpdu level description info
  447. * @link_desc_va: pointer to msdu_link_desc virtual address
  448. * @err_code: reo erro code fetched from ring entry
  449. *
  450. * Function to handle msdus fetched from msdu link desc, currently
  451. * only support 2K jump, OOR error.
  452. *
  453. * Return: msdu count processed.
  454. */
  455. static uint32_t
  456. dp_rx_reo_err_entry_process(struct dp_soc *soc,
  457. void *ring_desc,
  458. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  459. void *link_desc_va,
  460. enum hal_reo_error_code err_code)
  461. {
  462. uint32_t rx_bufs_used = 0;
  463. struct dp_pdev *pdev;
  464. int i;
  465. uint8_t *rx_tlv_hdr_first;
  466. uint8_t *rx_tlv_hdr_last;
  467. uint32_t tid = DP_MAX_TIDS;
  468. uint16_t peer_id;
  469. struct dp_rx_desc *rx_desc;
  470. struct rx_desc_pool *rx_desc_pool;
  471. qdf_nbuf_t nbuf;
  472. struct hal_buf_info buf_info;
  473. struct hal_rx_msdu_list msdu_list;
  474. uint16_t num_msdus;
  475. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  476. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  477. /* First field in REO Dst ring Desc is buffer_addr_info */
  478. void *buf_addr_info = ring_desc;
  479. qdf_nbuf_t head_nbuf = NULL;
  480. qdf_nbuf_t tail_nbuf = NULL;
  481. uint16_t msdu_processed = 0;
  482. bool ret;
  483. peer_id = DP_PEER_METADATA_PEER_ID_GET(
  484. mpdu_desc_info->peer_meta_data);
  485. more_msdu_link_desc:
  486. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  487. &num_msdus);
  488. for (i = 0; i < num_msdus; i++) {
  489. rx_desc = dp_rx_cookie_2_va_rxdma_buf(
  490. soc,
  491. msdu_list.sw_cookie[i]);
  492. qdf_assert_always(rx_desc);
  493. /* all buffers from a MSDU link belong to same pdev */
  494. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  495. nbuf = rx_desc->nbuf;
  496. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  497. msdu_list.paddr[i]);
  498. if (!ret) {
  499. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  500. rx_desc->in_err_state = 1;
  501. continue;
  502. }
  503. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  504. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  505. dp_ipa_handle_rx_buf_smmu_mapping(soc, nbuf,
  506. rx_desc_pool->buf_size,
  507. false);
  508. qdf_nbuf_unmap_nbytes_single(soc->osdev, nbuf,
  509. QDF_DMA_FROM_DEVICE,
  510. rx_desc_pool->buf_size);
  511. rx_desc->unmapped = 1;
  512. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  513. QDF_NBUF_CB_RX_PKT_LEN(nbuf) = msdu_list.msdu_info[i].msdu_len;
  514. rx_bufs_used++;
  515. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  516. &pdev->free_list_tail, rx_desc);
  517. DP_RX_LIST_APPEND(head_nbuf, tail_nbuf, nbuf);
  518. if (qdf_unlikely(msdu_list.msdu_info[i].msdu_flags &
  519. HAL_MSDU_F_MSDU_CONTINUATION))
  520. continue;
  521. if (dp_rx_buffer_pool_refill(soc, head_nbuf,
  522. rx_desc->pool_id)) {
  523. /* MSDU queued back to the pool */
  524. goto process_next_msdu;
  525. }
  526. rx_tlv_hdr_first = qdf_nbuf_data(head_nbuf);
  527. rx_tlv_hdr_last = qdf_nbuf_data(tail_nbuf);
  528. if (qdf_unlikely(head_nbuf != tail_nbuf)) {
  529. nbuf = dp_rx_sg_create(soc, head_nbuf);
  530. qdf_nbuf_set_is_frag(nbuf, 1);
  531. DP_STATS_INC(soc, rx.err.reo_err_oor_sg_count, 1);
  532. }
  533. switch (err_code) {
  534. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  535. /*
  536. * only first msdu, mpdu start description tlv valid?
  537. * and use it for following msdu.
  538. */
  539. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  540. rx_tlv_hdr_last))
  541. tid = hal_rx_mpdu_start_tid_get(
  542. soc->hal_soc,
  543. rx_tlv_hdr_first);
  544. dp_2k_jump_handle(soc, nbuf, rx_tlv_hdr_last,
  545. peer_id, tid);
  546. break;
  547. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  548. dp_rx_oor_handle(soc, nbuf, peer_id, rx_tlv_hdr_last);
  549. break;
  550. default:
  551. dp_err_rl("Non-support error code %d", err_code);
  552. qdf_nbuf_free(nbuf);
  553. }
  554. process_next_msdu:
  555. msdu_processed++;
  556. head_nbuf = NULL;
  557. tail_nbuf = NULL;
  558. }
  559. /*
  560. * If the msdu's are spread across multiple link-descriptors,
  561. * we cannot depend solely on the msdu_count(e.g., if msdu is
  562. * spread across multiple buffers).Hence, it is
  563. * necessary to check the next link_descriptor and release
  564. * all the msdu's that are part of it.
  565. */
  566. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  567. link_desc_va,
  568. &next_link_desc_addr_info);
  569. if (hal_rx_is_buf_addr_info_valid(
  570. &next_link_desc_addr_info)) {
  571. /* Clear the next link desc info for the current link_desc */
  572. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  573. dp_rx_link_desc_return_by_addr(
  574. soc,
  575. buf_addr_info,
  576. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  577. hal_rx_buffer_addr_info_get_paddr(
  578. &next_link_desc_addr_info,
  579. &buf_info);
  580. /* buffer_addr_info is the first element of ring_desc */
  581. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  582. (uint32_t *)&next_link_desc_addr_info,
  583. &buf_info);
  584. link_desc_va =
  585. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  586. cur_link_desc_addr_info = next_link_desc_addr_info;
  587. buf_addr_info = &cur_link_desc_addr_info;
  588. goto more_msdu_link_desc;
  589. }
  590. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  591. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  592. if (qdf_unlikely(msdu_processed != mpdu_desc_info->msdu_count))
  593. DP_STATS_INC(soc, rx.err.msdu_count_mismatch, 1);
  594. return rx_bufs_used;
  595. }
  596. #ifdef DP_INVALID_PEER_ASSERT
  597. #define DP_PDEV_INVALID_PEER_MSDU_CHECK(head, tail) \
  598. do { \
  599. qdf_assert_always(!(head)); \
  600. qdf_assert_always(!(tail)); \
  601. } while (0)
  602. #else
  603. #define DP_PDEV_INVALID_PEER_MSDU_CHECK(head, tail) /* no op */
  604. #endif
  605. /**
  606. * dp_rx_chain_msdus() - Function to chain all msdus of a mpdu
  607. * to pdev invalid peer list
  608. *
  609. * @soc: core DP main context
  610. * @nbuf: Buffer pointer
  611. * @rx_tlv_hdr: start of rx tlv header
  612. * @mac_id: mac id
  613. *
  614. * Return: bool: true for last msdu of mpdu
  615. */
  616. static bool
  617. dp_rx_chain_msdus(struct dp_soc *soc, qdf_nbuf_t nbuf,
  618. uint8_t *rx_tlv_hdr, uint8_t mac_id)
  619. {
  620. bool mpdu_done = false;
  621. qdf_nbuf_t curr_nbuf = NULL;
  622. qdf_nbuf_t tmp_nbuf = NULL;
  623. /* TODO: Currently only single radio is supported, hence
  624. * pdev hard coded to '0' index
  625. */
  626. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  627. if (!dp_pdev) {
  628. dp_rx_err_debug("%pK: pdev is null for mac_id = %d", soc, mac_id);
  629. return mpdu_done;
  630. }
  631. /* if invalid peer SG list has max values free the buffers in list
  632. * and treat current buffer as start of list
  633. *
  634. * current logic to detect the last buffer from attn_tlv is not reliable
  635. * in OFDMA UL scenario hence add max buffers check to avoid list pile
  636. * up
  637. */
  638. if (!dp_pdev->first_nbuf ||
  639. (dp_pdev->invalid_peer_head_msdu &&
  640. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST
  641. (dp_pdev->invalid_peer_head_msdu) >= DP_MAX_INVALID_BUFFERS)) {
  642. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  643. dp_pdev->ppdu_id = hal_rx_get_ppdu_id(soc->hal_soc,
  644. rx_tlv_hdr);
  645. dp_pdev->first_nbuf = true;
  646. /* If the new nbuf received is the first msdu of the
  647. * amsdu and there are msdus in the invalid peer msdu
  648. * list, then let us free all the msdus of the invalid
  649. * peer msdu list.
  650. * This scenario can happen when we start receiving
  651. * new a-msdu even before the previous a-msdu is completely
  652. * received.
  653. */
  654. curr_nbuf = dp_pdev->invalid_peer_head_msdu;
  655. while (curr_nbuf) {
  656. tmp_nbuf = curr_nbuf->next;
  657. qdf_nbuf_free(curr_nbuf);
  658. curr_nbuf = tmp_nbuf;
  659. }
  660. dp_pdev->invalid_peer_head_msdu = NULL;
  661. dp_pdev->invalid_peer_tail_msdu = NULL;
  662. hal_rx_mon_hw_desc_get_mpdu_status(soc->hal_soc, rx_tlv_hdr,
  663. &(dp_pdev->ppdu_info.rx_status));
  664. }
  665. if (dp_pdev->ppdu_id == hal_rx_attn_phy_ppdu_id_get(soc->hal_soc,
  666. rx_tlv_hdr) &&
  667. hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  668. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  669. qdf_assert_always(dp_pdev->first_nbuf == true);
  670. dp_pdev->first_nbuf = false;
  671. mpdu_done = true;
  672. }
  673. /*
  674. * For MCL, invalid_peer_head_msdu and invalid_peer_tail_msdu
  675. * should be NULL here, add the checking for debugging purpose
  676. * in case some corner case.
  677. */
  678. DP_PDEV_INVALID_PEER_MSDU_CHECK(dp_pdev->invalid_peer_head_msdu,
  679. dp_pdev->invalid_peer_tail_msdu);
  680. DP_RX_LIST_APPEND(dp_pdev->invalid_peer_head_msdu,
  681. dp_pdev->invalid_peer_tail_msdu,
  682. nbuf);
  683. return mpdu_done;
  684. }
  685. static
  686. void dp_rx_err_handle_bar(struct dp_soc *soc,
  687. struct dp_peer *peer,
  688. qdf_nbuf_t nbuf)
  689. {
  690. uint8_t *rx_tlv_hdr;
  691. unsigned char type, subtype;
  692. uint16_t start_seq_num;
  693. uint32_t tid;
  694. QDF_STATUS status;
  695. struct ieee80211_frame_bar *bar;
  696. /*
  697. * 1. Is this a BAR frame. If not Discard it.
  698. * 2. If it is, get the peer id, tid, ssn
  699. * 2a Do a tid update
  700. */
  701. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  702. bar = (struct ieee80211_frame_bar *)(rx_tlv_hdr + soc->rx_pkt_tlv_size);
  703. type = bar->i_fc[0] & IEEE80211_FC0_TYPE_MASK;
  704. subtype = bar->i_fc[0] & IEEE80211_FC0_SUBTYPE_MASK;
  705. if (!(type == IEEE80211_FC0_TYPE_CTL &&
  706. subtype == QDF_IEEE80211_FC0_SUBTYPE_BAR)) {
  707. dp_err_rl("Not a BAR frame!");
  708. return;
  709. }
  710. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc, rx_tlv_hdr);
  711. qdf_assert_always(tid < DP_MAX_TIDS);
  712. start_seq_num = le16toh(bar->i_seq) >> IEEE80211_SEQ_SEQ_SHIFT;
  713. dp_info_rl("tid %u window_size %u start_seq_num %u",
  714. tid, peer->rx_tid[tid].ba_win_size, start_seq_num);
  715. status = dp_rx_tid_update_wifi3(peer, tid,
  716. peer->rx_tid[tid].ba_win_size,
  717. start_seq_num);
  718. if (status != QDF_STATUS_SUCCESS) {
  719. dp_err_rl("failed to handle bar frame update rx tid");
  720. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  721. } else {
  722. DP_STATS_INC(soc, rx.err.ssn_update_count, 1);
  723. }
  724. }
  725. /**
  726. * dp_rx_bar_frame_handle() - Function to handle err BAR frames
  727. * @soc: core DP main context
  728. * @ring_desc: Hal ring desc
  729. * @rx_desc: dp rx desc
  730. * @mpdu_desc_info: mpdu desc info
  731. *
  732. * Handle the error BAR frames received. Ensure the SOC level
  733. * stats are updated based on the REO error code. The BAR frames
  734. * are further processed by updating the Rx tids with the start
  735. * sequence number (SSN) and BA window size. Desc is returned
  736. * to the free desc list
  737. *
  738. * Return: none
  739. */
  740. static void
  741. dp_rx_bar_frame_handle(struct dp_soc *soc,
  742. hal_ring_desc_t ring_desc,
  743. struct dp_rx_desc *rx_desc,
  744. struct hal_rx_mpdu_desc_info *mpdu_desc_info)
  745. {
  746. qdf_nbuf_t nbuf;
  747. struct dp_pdev *pdev;
  748. struct dp_peer *peer;
  749. struct rx_desc_pool *rx_desc_pool;
  750. uint16_t peer_id;
  751. uint8_t *rx_tlv_hdr;
  752. uint32_t tid;
  753. uint8_t reo_err_code;
  754. nbuf = rx_desc->nbuf;
  755. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  756. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  757. dp_ipa_handle_rx_buf_smmu_mapping(soc, nbuf,
  758. rx_desc_pool->buf_size,
  759. false);
  760. qdf_nbuf_unmap_nbytes_single(soc->osdev, nbuf,
  761. QDF_DMA_FROM_DEVICE,
  762. rx_desc_pool->buf_size);
  763. rx_desc->unmapped = 1;
  764. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  765. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  766. peer_id =
  767. hal_rx_mpdu_start_sw_peer_id_get(soc->hal_soc,
  768. rx_tlv_hdr);
  769. peer = dp_peer_get_ref_by_id(soc, peer_id,
  770. DP_MOD_ID_RX_ERR);
  771. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  772. rx_tlv_hdr);
  773. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  774. if (!peer)
  775. goto next;
  776. reo_err_code = hal_rx_get_reo_error_code(soc->hal_soc, ring_desc);
  777. dp_info("BAR frame: peer = "QDF_MAC_ADDR_FMT
  778. " peer_id = %d"
  779. " tid = %u"
  780. " SSN = %d"
  781. " error code = %d",
  782. QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  783. peer->peer_id,
  784. tid,
  785. mpdu_desc_info->mpdu_seq,
  786. reo_err_code);
  787. switch (reo_err_code) {
  788. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  789. /* fallthrough */
  790. case HAL_REO_ERR_BAR_FRAME_OOR:
  791. dp_rx_err_handle_bar(soc, peer, nbuf);
  792. DP_STATS_INC(soc,
  793. rx.err.reo_error[reo_err_code], 1);
  794. break;
  795. default:
  796. DP_STATS_INC(soc, rx.bar_frame, 1);
  797. }
  798. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  799. next:
  800. dp_rx_link_desc_return(soc, ring_desc,
  801. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  802. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  803. &pdev->free_list_tail,
  804. rx_desc);
  805. qdf_nbuf_free(nbuf);
  806. }
  807. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  808. /**
  809. * dp_2k_jump_handle() - Function to handle 2k jump exception
  810. * on WBM ring
  811. *
  812. * @soc: core DP main context
  813. * @nbuf: buffer pointer
  814. * @rx_tlv_hdr: start of rx tlv header
  815. * @peer_id: peer id of first msdu
  816. * @tid: Tid for which exception occurred
  817. *
  818. * This function handles 2k jump violations arising out
  819. * of receiving aggregates in non BA case. This typically
  820. * may happen if aggregates are received on a QOS enabled TID
  821. * while Rx window size is still initialized to value of 2. Or
  822. * it may also happen if negotiated window size is 1 but peer
  823. * sends aggregates.
  824. *
  825. */
  826. void
  827. dp_2k_jump_handle(struct dp_soc *soc,
  828. qdf_nbuf_t nbuf,
  829. uint8_t *rx_tlv_hdr,
  830. uint16_t peer_id,
  831. uint8_t tid)
  832. {
  833. struct dp_peer *peer = NULL;
  834. struct dp_rx_tid *rx_tid = NULL;
  835. uint32_t frame_mask = FRAME_MASK_IPV4_ARP;
  836. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  837. if (!peer) {
  838. dp_rx_err_err("%pK: peer not found", soc);
  839. goto free_nbuf;
  840. }
  841. if (tid >= DP_MAX_TIDS) {
  842. dp_info_rl("invalid tid");
  843. goto nbuf_deliver;
  844. }
  845. rx_tid = &peer->rx_tid[tid];
  846. qdf_spin_lock_bh(&rx_tid->tid_lock);
  847. /* only if BA session is active, allow send Delba */
  848. if (rx_tid->ba_status != DP_RX_BA_ACTIVE) {
  849. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  850. goto nbuf_deliver;
  851. }
  852. if (!rx_tid->delba_tx_status) {
  853. rx_tid->delba_tx_retry++;
  854. rx_tid->delba_tx_status = 1;
  855. rx_tid->delba_rcode =
  856. IEEE80211_REASON_QOS_SETUP_REQUIRED;
  857. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  858. if (soc->cdp_soc.ol_ops->send_delba) {
  859. DP_STATS_INC(soc, rx.err.rx_2k_jump_delba_sent, 1);
  860. soc->cdp_soc.ol_ops->send_delba(
  861. peer->vdev->pdev->soc->ctrl_psoc,
  862. peer->vdev->vdev_id,
  863. peer->mac_addr.raw,
  864. tid,
  865. rx_tid->delba_rcode);
  866. }
  867. } else {
  868. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  869. }
  870. nbuf_deliver:
  871. if (dp_rx_deliver_special_frame(soc, peer, nbuf, frame_mask,
  872. rx_tlv_hdr)) {
  873. DP_STATS_INC(soc, rx.err.rx_2k_jump_to_stack, 1);
  874. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  875. return;
  876. }
  877. free_nbuf:
  878. if (peer)
  879. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  880. DP_STATS_INC(soc, rx.err.rx_2k_jump_drop, 1);
  881. qdf_nbuf_free(nbuf);
  882. }
  883. #if defined(QCA_WIFI_QCA6390) || defined(QCA_WIFI_QCA6490) || \
  884. defined(QCA_WIFI_QCA6750) || defined(QCA_WIFI_WCN7850)
  885. /**
  886. * dp_rx_null_q_handle_invalid_peer_id_exception() - to find exception
  887. * @soc: pointer to dp_soc struct
  888. * @pool_id: Pool id to find dp_pdev
  889. * @rx_tlv_hdr: TLV header of received packet
  890. * @nbuf: SKB
  891. *
  892. * In certain types of packets if peer_id is not correct then
  893. * driver may not be able find. Try finding peer by addr_2 of
  894. * received MPDU. If you find the peer then most likely sw_peer_id &
  895. * ast_idx is corrupted.
  896. *
  897. * Return: True if you find the peer by addr_2 of received MPDU else false
  898. */
  899. static bool
  900. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  901. uint8_t pool_id,
  902. uint8_t *rx_tlv_hdr,
  903. qdf_nbuf_t nbuf)
  904. {
  905. struct dp_peer *peer = NULL;
  906. uint8_t *rx_pkt_hdr = hal_rx_pkt_hdr_get(soc->hal_soc, rx_tlv_hdr);
  907. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  908. struct ieee80211_frame *wh = (struct ieee80211_frame *)rx_pkt_hdr;
  909. if (!pdev) {
  910. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  911. soc, pool_id);
  912. return false;
  913. }
  914. /*
  915. * WAR- In certain types of packets if peer_id is not correct then
  916. * driver may not be able find. Try finding peer by addr_2 of
  917. * received MPDU
  918. */
  919. if (wh)
  920. peer = dp_peer_find_hash_find(soc, wh->i_addr2, 0,
  921. DP_VDEV_ALL, DP_MOD_ID_RX_ERR);
  922. if (peer) {
  923. dp_verbose_debug("MPDU sw_peer_id & ast_idx is corrupted");
  924. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  925. QDF_TRACE_LEVEL_DEBUG);
  926. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer_id,
  927. 1, qdf_nbuf_len(nbuf));
  928. qdf_nbuf_free(nbuf);
  929. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  930. return true;
  931. }
  932. return false;
  933. }
  934. /**
  935. * dp_rx_check_pkt_len() - Check for pktlen validity
  936. * @soc: DP SOC context
  937. * @pkt_len: computed length of the pkt from caller in bytes
  938. *
  939. * Return: true if pktlen > RX_BUFFER_SIZE, else return false
  940. *
  941. */
  942. static inline
  943. bool dp_rx_check_pkt_len(struct dp_soc *soc, uint32_t pkt_len)
  944. {
  945. if (qdf_unlikely(pkt_len > RX_DATA_BUFFER_SIZE)) {
  946. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_pkt_len,
  947. 1, pkt_len);
  948. return true;
  949. } else {
  950. return false;
  951. }
  952. }
  953. #else
  954. static inline bool
  955. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  956. uint8_t pool_id,
  957. uint8_t *rx_tlv_hdr,
  958. qdf_nbuf_t nbuf)
  959. {
  960. return false;
  961. }
  962. static inline
  963. bool dp_rx_check_pkt_len(struct dp_soc *soc, uint32_t pkt_len)
  964. {
  965. return false;
  966. }
  967. #endif
  968. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  969. /**
  970. * dp_rx_null_q_desc_handle() - Function to handle NULL Queue
  971. * descriptor violation on either a
  972. * REO or WBM ring
  973. *
  974. * @soc: core DP main context
  975. * @nbuf: buffer pointer
  976. * @rx_tlv_hdr: start of rx tlv header
  977. * @pool_id: mac id
  978. * @peer: peer handle
  979. *
  980. * This function handles NULL queue descriptor violations arising out
  981. * a missing REO queue for a given peer or a given TID. This typically
  982. * may happen if a packet is received on a QOS enabled TID before the
  983. * ADDBA negotiation for that TID, when the TID queue is setup. Or
  984. * it may also happen for MC/BC frames if they are not routed to the
  985. * non-QOS TID queue, in the absence of any other default TID queue.
  986. * This error can show up both in a REO destination or WBM release ring.
  987. *
  988. * Return: QDF_STATUS_SUCCESS, if nbuf handled successfully. QDF status code
  989. * if nbuf could not be handled or dropped.
  990. */
  991. static QDF_STATUS
  992. dp_rx_null_q_desc_handle(struct dp_soc *soc, qdf_nbuf_t nbuf,
  993. uint8_t *rx_tlv_hdr, uint8_t pool_id,
  994. struct dp_peer *peer)
  995. {
  996. uint32_t pkt_len;
  997. uint16_t msdu_len;
  998. struct dp_vdev *vdev;
  999. uint8_t tid;
  1000. qdf_ether_header_t *eh;
  1001. struct hal_rx_msdu_metadata msdu_metadata;
  1002. uint16_t sa_idx = 0;
  1003. qdf_nbuf_set_rx_chfrag_start(nbuf,
  1004. hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1005. rx_tlv_hdr));
  1006. qdf_nbuf_set_rx_chfrag_end(nbuf,
  1007. hal_rx_msdu_end_last_msdu_get(soc->hal_soc,
  1008. rx_tlv_hdr));
  1009. qdf_nbuf_set_da_mcbc(nbuf, hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1010. rx_tlv_hdr));
  1011. qdf_nbuf_set_da_valid(nbuf,
  1012. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  1013. rx_tlv_hdr));
  1014. qdf_nbuf_set_sa_valid(nbuf,
  1015. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  1016. rx_tlv_hdr));
  1017. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1018. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1019. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1020. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1021. if (dp_rx_check_pkt_len(soc, pkt_len))
  1022. goto drop_nbuf;
  1023. /* Set length in nbuf */
  1024. qdf_nbuf_set_pktlen(
  1025. nbuf, qdf_min(pkt_len, (uint32_t)RX_DATA_BUFFER_SIZE));
  1026. qdf_assert_always(nbuf->data == rx_tlv_hdr);
  1027. }
  1028. /*
  1029. * Check if DMA completed -- msdu_done is the last bit
  1030. * to be written
  1031. */
  1032. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1033. dp_err_rl("MSDU DONE failure");
  1034. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1035. QDF_TRACE_LEVEL_INFO);
  1036. qdf_assert(0);
  1037. }
  1038. if (!peer &&
  1039. dp_rx_null_q_handle_invalid_peer_id_exception(soc, pool_id,
  1040. rx_tlv_hdr, nbuf))
  1041. return QDF_STATUS_E_FAILURE;
  1042. if (!peer) {
  1043. bool mpdu_done = false;
  1044. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  1045. if (!pdev) {
  1046. dp_err_rl("pdev is null for pool_id = %d", pool_id);
  1047. return QDF_STATUS_E_FAILURE;
  1048. }
  1049. dp_err_rl("peer is NULL");
  1050. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1051. qdf_nbuf_len(nbuf));
  1052. /* QCN9000 has the support enabled */
  1053. if (qdf_unlikely(soc->wbm_release_desc_rx_sg_support)) {
  1054. mpdu_done = true;
  1055. nbuf->next = NULL;
  1056. /* Trigger invalid peer handler wrapper */
  1057. dp_rx_process_invalid_peer_wrapper(soc,
  1058. nbuf, mpdu_done, pool_id);
  1059. } else {
  1060. mpdu_done = dp_rx_chain_msdus(soc, nbuf, rx_tlv_hdr, pool_id);
  1061. /* Trigger invalid peer handler wrapper */
  1062. dp_rx_process_invalid_peer_wrapper(soc,
  1063. pdev->invalid_peer_head_msdu,
  1064. mpdu_done, pool_id);
  1065. }
  1066. if (mpdu_done) {
  1067. pdev->invalid_peer_head_msdu = NULL;
  1068. pdev->invalid_peer_tail_msdu = NULL;
  1069. }
  1070. return QDF_STATUS_E_FAILURE;
  1071. }
  1072. vdev = peer->vdev;
  1073. if (!vdev) {
  1074. dp_err_rl("Null vdev!");
  1075. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1076. goto drop_nbuf;
  1077. }
  1078. /*
  1079. * Advance the packet start pointer by total size of
  1080. * pre-header TLV's
  1081. */
  1082. if (qdf_nbuf_is_frag(nbuf))
  1083. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1084. else
  1085. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1086. soc->rx_pkt_tlv_size));
  1087. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1088. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  1089. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  1090. if ((sa_idx < 0) ||
  1091. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  1092. DP_STATS_INC(soc, rx.err.invalid_sa_da_idx, 1);
  1093. goto drop_nbuf;
  1094. }
  1095. }
  1096. if (dp_rx_mcast_echo_check(soc, peer, rx_tlv_hdr, nbuf)) {
  1097. /* this is a looped back MCBC pkt, drop it */
  1098. DP_STATS_INC_PKT(peer, rx.mec_drop, 1, qdf_nbuf_len(nbuf));
  1099. goto drop_nbuf;
  1100. }
  1101. /*
  1102. * In qwrap mode if the received packet matches with any of the vdev
  1103. * mac addresses, drop it. Donot receive multicast packets originated
  1104. * from any proxysta.
  1105. */
  1106. if (check_qwrap_multicast_loopback(vdev, nbuf)) {
  1107. DP_STATS_INC_PKT(peer, rx.mec_drop, 1, qdf_nbuf_len(nbuf));
  1108. goto drop_nbuf;
  1109. }
  1110. if (qdf_unlikely((peer->nawds_enabled == true) &&
  1111. hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1112. rx_tlv_hdr))) {
  1113. dp_err_rl("free buffer for multicast packet");
  1114. DP_STATS_INC(peer, rx.nawds_mcast_drop, 1);
  1115. goto drop_nbuf;
  1116. }
  1117. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, peer)) {
  1118. dp_err_rl("mcast Policy Check Drop pkt");
  1119. goto drop_nbuf;
  1120. }
  1121. /* WDS Source Port Learning */
  1122. if (qdf_likely(vdev->rx_decap_type == htt_cmn_pkt_type_ethernet &&
  1123. vdev->wds_enabled))
  1124. dp_rx_wds_srcport_learn(soc, rx_tlv_hdr, peer, nbuf,
  1125. msdu_metadata);
  1126. if (hal_rx_is_unicast(soc->hal_soc, rx_tlv_hdr)) {
  1127. tid = hal_rx_tid_get(soc->hal_soc, rx_tlv_hdr);
  1128. if (!peer->rx_tid[tid].hw_qdesc_vaddr_unaligned)
  1129. dp_rx_tid_setup_wifi3(peer, tid, 1, IEEE80211_SEQ_MAX);
  1130. /* IEEE80211_SEQ_MAX indicates invalid start_seq */
  1131. }
  1132. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1133. qdf_nbuf_set_next(nbuf, NULL);
  1134. dp_rx_deliver_raw(vdev, nbuf, peer);
  1135. } else {
  1136. qdf_nbuf_set_next(nbuf, NULL);
  1137. DP_STATS_INC_PKT(peer, rx.to_stack, 1,
  1138. qdf_nbuf_len(nbuf));
  1139. /*
  1140. * Update the protocol tag in SKB based on
  1141. * CCE metadata
  1142. */
  1143. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1144. EXCEPTION_DEST_RING_ID,
  1145. true, true);
  1146. /* Update the flow tag in SKB based on FSE metadata */
  1147. dp_rx_update_flow_tag(soc, vdev, nbuf,
  1148. rx_tlv_hdr, true);
  1149. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(
  1150. soc->hal_soc, rx_tlv_hdr) &&
  1151. (vdev->rx_decap_type ==
  1152. htt_cmn_pkt_type_ethernet))) {
  1153. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1154. DP_STATS_INC_PKT(peer, rx.multicast, 1,
  1155. qdf_nbuf_len(nbuf));
  1156. if (QDF_IS_ADDR_BROADCAST(eh->ether_dhost))
  1157. DP_STATS_INC_PKT(peer, rx.bcast, 1,
  1158. qdf_nbuf_len(nbuf));
  1159. }
  1160. qdf_nbuf_set_exc_frame(nbuf, 1);
  1161. dp_rx_deliver_to_stack(soc, vdev, peer, nbuf, NULL);
  1162. }
  1163. return QDF_STATUS_SUCCESS;
  1164. drop_nbuf:
  1165. qdf_nbuf_free(nbuf);
  1166. return QDF_STATUS_E_FAILURE;
  1167. }
  1168. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1169. /**
  1170. * dp_rx_process_rxdma_err() - Function to deliver rxdma unencrypted_err
  1171. * frames to OS or wifi parse errors.
  1172. * @soc: core DP main context
  1173. * @nbuf: buffer pointer
  1174. * @rx_tlv_hdr: start of rx tlv header
  1175. * @peer: peer reference
  1176. * @err_code: rxdma err code
  1177. * @mac_id: mac_id which is one of 3 mac_ids(Assuming mac_id and
  1178. * pool_id has same mapping)
  1179. *
  1180. * Return: None
  1181. */
  1182. void
  1183. dp_rx_process_rxdma_err(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1184. uint8_t *rx_tlv_hdr, struct dp_peer *peer,
  1185. uint8_t err_code, uint8_t mac_id)
  1186. {
  1187. uint32_t pkt_len, l2_hdr_offset;
  1188. uint16_t msdu_len;
  1189. struct dp_vdev *vdev;
  1190. qdf_ether_header_t *eh;
  1191. bool is_broadcast;
  1192. /*
  1193. * Check if DMA completed -- msdu_done is the last bit
  1194. * to be written
  1195. */
  1196. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1197. dp_err_rl("MSDU DONE failure");
  1198. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1199. QDF_TRACE_LEVEL_INFO);
  1200. qdf_assert(0);
  1201. }
  1202. l2_hdr_offset = hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc,
  1203. rx_tlv_hdr);
  1204. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1205. pkt_len = msdu_len + l2_hdr_offset + soc->rx_pkt_tlv_size;
  1206. if (dp_rx_check_pkt_len(soc, pkt_len)) {
  1207. /* Drop & free packet */
  1208. qdf_nbuf_free(nbuf);
  1209. return;
  1210. }
  1211. /* Set length in nbuf */
  1212. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  1213. qdf_nbuf_set_next(nbuf, NULL);
  1214. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  1215. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  1216. if (!peer) {
  1217. QDF_TRACE_ERROR_RL(QDF_MODULE_ID_DP, "peer is NULL");
  1218. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1219. qdf_nbuf_len(nbuf));
  1220. /* Trigger invalid peer handler wrapper */
  1221. dp_rx_process_invalid_peer_wrapper(soc, nbuf, true, mac_id);
  1222. return;
  1223. }
  1224. vdev = peer->vdev;
  1225. if (!vdev) {
  1226. dp_rx_err_info_rl("%pK: INVALID vdev %pK OR osif_rx", soc,
  1227. vdev);
  1228. /* Drop & free packet */
  1229. qdf_nbuf_free(nbuf);
  1230. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1231. return;
  1232. }
  1233. /*
  1234. * Advance the packet start pointer by total size of
  1235. * pre-header TLV's
  1236. */
  1237. dp_rx_skip_tlvs(soc, nbuf, l2_hdr_offset);
  1238. if (err_code == HAL_RXDMA_ERR_WIFI_PARSE) {
  1239. uint8_t *pkt_type;
  1240. pkt_type = qdf_nbuf_data(nbuf) + (2 * QDF_MAC_ADDR_SIZE);
  1241. if (*(uint16_t *)pkt_type == htons(QDF_ETH_TYPE_8021Q)) {
  1242. if (*(uint16_t *)(pkt_type + DP_SKIP_VLAN) ==
  1243. htons(QDF_LLC_STP)) {
  1244. DP_STATS_INC(vdev->pdev, vlan_tag_stp_cnt, 1);
  1245. goto process_mesh;
  1246. } else {
  1247. goto process_rx;
  1248. }
  1249. }
  1250. }
  1251. if (vdev->rx_decap_type == htt_cmn_pkt_type_raw)
  1252. goto process_mesh;
  1253. /*
  1254. * WAPI cert AP sends rekey frames as unencrypted.
  1255. * Thus RXDMA will report unencrypted frame error.
  1256. * To pass WAPI cert case, SW needs to pass unencrypted
  1257. * rekey frame to stack.
  1258. */
  1259. if (qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1260. goto process_rx;
  1261. }
  1262. /*
  1263. * In dynamic WEP case rekey frames are not encrypted
  1264. * similar to WAPI. Allow EAPOL when 8021+wep is enabled and
  1265. * key install is already done
  1266. */
  1267. if ((vdev->sec_type == cdp_sec_type_wep104) &&
  1268. (qdf_nbuf_is_ipv4_eapol_pkt(nbuf)))
  1269. goto process_rx;
  1270. process_mesh:
  1271. if (!vdev->mesh_vdev && err_code == HAL_RXDMA_ERR_UNENCRYPTED) {
  1272. qdf_nbuf_free(nbuf);
  1273. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1274. return;
  1275. }
  1276. if (vdev->mesh_vdev) {
  1277. if (dp_rx_filter_mesh_packets(vdev, nbuf, rx_tlv_hdr)
  1278. == QDF_STATUS_SUCCESS) {
  1279. dp_rx_err_info("%pK: mesh pkt filtered", soc);
  1280. DP_STATS_INC(vdev->pdev, dropped.mesh_filter, 1);
  1281. qdf_nbuf_free(nbuf);
  1282. return;
  1283. }
  1284. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr, peer);
  1285. }
  1286. process_rx:
  1287. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1288. rx_tlv_hdr) &&
  1289. (vdev->rx_decap_type ==
  1290. htt_cmn_pkt_type_ethernet))) {
  1291. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1292. is_broadcast = (QDF_IS_ADDR_BROADCAST
  1293. (eh->ether_dhost)) ? 1 : 0 ;
  1294. DP_STATS_INC_PKT(peer, rx.multicast, 1, qdf_nbuf_len(nbuf));
  1295. if (is_broadcast) {
  1296. DP_STATS_INC_PKT(peer, rx.bcast, 1,
  1297. qdf_nbuf_len(nbuf));
  1298. }
  1299. }
  1300. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1301. dp_rx_deliver_raw(vdev, nbuf, peer);
  1302. } else {
  1303. /* Update the protocol tag in SKB based on CCE metadata */
  1304. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1305. EXCEPTION_DEST_RING_ID, true, true);
  1306. /* Update the flow tag in SKB based on FSE metadata */
  1307. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr, true);
  1308. DP_STATS_INC(peer, rx.to_stack.num, 1);
  1309. qdf_nbuf_set_exc_frame(nbuf, 1);
  1310. dp_rx_deliver_to_stack(soc, vdev, peer, nbuf, NULL);
  1311. }
  1312. return;
  1313. }
  1314. /**
  1315. * dp_rx_process_mic_error(): Function to pass mic error indication to umac
  1316. * @soc: core DP main context
  1317. * @nbuf: buffer pointer
  1318. * @rx_tlv_hdr: start of rx tlv header
  1319. * @peer: peer handle
  1320. *
  1321. * return: void
  1322. */
  1323. void dp_rx_process_mic_error(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1324. uint8_t *rx_tlv_hdr, struct dp_peer *peer)
  1325. {
  1326. struct dp_vdev *vdev = NULL;
  1327. struct dp_pdev *pdev = NULL;
  1328. struct ol_if_ops *tops = NULL;
  1329. uint16_t rx_seq, fragno;
  1330. uint8_t is_raw;
  1331. unsigned int tid;
  1332. QDF_STATUS status;
  1333. struct cdp_rx_mic_err_info mic_failure_info;
  1334. if (!hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1335. rx_tlv_hdr))
  1336. return;
  1337. if (!peer) {
  1338. dp_info_rl("peer not found");
  1339. goto fail;
  1340. }
  1341. vdev = peer->vdev;
  1342. if (!vdev) {
  1343. dp_info_rl("VDEV not found");
  1344. goto fail;
  1345. }
  1346. pdev = vdev->pdev;
  1347. if (!pdev) {
  1348. dp_info_rl("PDEV not found");
  1349. goto fail;
  1350. }
  1351. is_raw = HAL_IS_DECAP_FORMAT_RAW(soc->hal_soc, qdf_nbuf_data(nbuf));
  1352. if (is_raw) {
  1353. fragno = dp_rx_frag_get_mpdu_frag_number(soc,
  1354. qdf_nbuf_data(nbuf));
  1355. /* Can get only last fragment */
  1356. if (fragno) {
  1357. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  1358. qdf_nbuf_data(nbuf));
  1359. rx_seq = hal_rx_get_rx_sequence(soc->hal_soc,
  1360. qdf_nbuf_data(nbuf));
  1361. status = dp_rx_defrag_add_last_frag(soc, peer,
  1362. tid, rx_seq, nbuf);
  1363. dp_info_rl("Frag pkt seq# %d frag# %d consumed "
  1364. "status %d !", rx_seq, fragno, status);
  1365. return;
  1366. }
  1367. }
  1368. if (hal_rx_mpdu_get_addr1(soc->hal_soc, qdf_nbuf_data(nbuf),
  1369. &mic_failure_info.da_mac_addr.bytes[0])) {
  1370. dp_err_rl("Failed to get da_mac_addr");
  1371. goto fail;
  1372. }
  1373. if (hal_rx_mpdu_get_addr2(soc->hal_soc, qdf_nbuf_data(nbuf),
  1374. &mic_failure_info.ta_mac_addr.bytes[0])) {
  1375. dp_err_rl("Failed to get ta_mac_addr");
  1376. goto fail;
  1377. }
  1378. mic_failure_info.key_id = 0;
  1379. mic_failure_info.multicast =
  1380. IEEE80211_IS_MULTICAST(mic_failure_info.da_mac_addr.bytes);
  1381. qdf_mem_zero(mic_failure_info.tsc, MIC_SEQ_CTR_SIZE);
  1382. mic_failure_info.frame_type = cdp_rx_frame_type_802_11;
  1383. mic_failure_info.data = NULL;
  1384. mic_failure_info.vdev_id = vdev->vdev_id;
  1385. tops = pdev->soc->cdp_soc.ol_ops;
  1386. if (tops->rx_mic_error)
  1387. tops->rx_mic_error(soc->ctrl_psoc, pdev->pdev_id,
  1388. &mic_failure_info);
  1389. fail:
  1390. qdf_nbuf_free(nbuf);
  1391. return;
  1392. }
  1393. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1394. #ifdef DP_RX_DESC_COOKIE_INVALIDATE
  1395. /**
  1396. * dp_rx_link_cookie_check() - Validate link desc cookie
  1397. * @ring_desc: ring descriptor
  1398. *
  1399. * Return: qdf status
  1400. */
  1401. static inline QDF_STATUS
  1402. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1403. {
  1404. if (qdf_unlikely(HAL_RX_REO_BUF_LINK_COOKIE_INVALID_GET(ring_desc)))
  1405. return QDF_STATUS_E_FAILURE;
  1406. return QDF_STATUS_SUCCESS;
  1407. }
  1408. /**
  1409. * dp_rx_link_cookie_invalidate() - Invalidate link desc cookie
  1410. * @ring_desc: ring descriptor
  1411. *
  1412. * Return: None
  1413. */
  1414. static inline void
  1415. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1416. {
  1417. HAL_RX_REO_BUF_LINK_COOKIE_INVALID_SET(ring_desc);
  1418. }
  1419. #else
  1420. static inline QDF_STATUS
  1421. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1422. {
  1423. return QDF_STATUS_SUCCESS;
  1424. }
  1425. static inline void
  1426. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1427. {
  1428. }
  1429. #endif
  1430. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  1431. /**
  1432. * dp_rx_err_ring_record_entry() - Record rx err ring history
  1433. * @soc: Datapath soc structure
  1434. * @paddr: paddr of the buffer in RX err ring
  1435. * @sw_cookie: SW cookie of the buffer in RX err ring
  1436. * @rbm: Return buffer manager of the buffer in RX err ring
  1437. *
  1438. * Returns: None
  1439. */
  1440. static inline void
  1441. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1442. uint32_t sw_cookie, uint8_t rbm)
  1443. {
  1444. struct dp_buf_info_record *record;
  1445. uint32_t idx;
  1446. if (qdf_unlikely(!soc->rx_err_ring_history))
  1447. return;
  1448. idx = dp_history_get_next_index(&soc->rx_err_ring_history->index,
  1449. DP_RX_ERR_HIST_MAX);
  1450. /* No NULL check needed for record since its an array */
  1451. record = &soc->rx_err_ring_history->entry[idx];
  1452. record->timestamp = qdf_get_log_timestamp();
  1453. record->hbi.paddr = paddr;
  1454. record->hbi.sw_cookie = sw_cookie;
  1455. record->hbi.rbm = rbm;
  1456. }
  1457. #else
  1458. static inline void
  1459. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1460. uint32_t sw_cookie, uint8_t rbm)
  1461. {
  1462. }
  1463. #endif
  1464. uint32_t
  1465. dp_rx_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  1466. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  1467. {
  1468. hal_ring_desc_t ring_desc;
  1469. hal_soc_handle_t hal_soc;
  1470. uint32_t count = 0;
  1471. uint32_t rx_bufs_used = 0;
  1472. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  1473. uint8_t mac_id = 0;
  1474. uint8_t buf_type;
  1475. uint8_t error;
  1476. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  1477. struct hal_buf_info hbi;
  1478. struct dp_pdev *dp_pdev;
  1479. struct dp_srng *dp_rxdma_srng;
  1480. struct rx_desc_pool *rx_desc_pool;
  1481. void *link_desc_va;
  1482. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  1483. uint16_t num_msdus;
  1484. struct dp_rx_desc *rx_desc = NULL;
  1485. QDF_STATUS status;
  1486. bool ret;
  1487. uint32_t error_code = 0;
  1488. /* Debug -- Remove later */
  1489. qdf_assert(soc && hal_ring_hdl);
  1490. hal_soc = soc->hal_soc;
  1491. /* Debug -- Remove later */
  1492. qdf_assert(hal_soc);
  1493. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  1494. /* TODO */
  1495. /*
  1496. * Need API to convert from hal_ring pointer to
  1497. * Ring Type / Ring Id combo
  1498. */
  1499. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  1500. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK", soc,
  1501. hal_ring_hdl);
  1502. goto done;
  1503. }
  1504. while (qdf_likely(quota-- && (ring_desc =
  1505. hal_srng_dst_peek(hal_soc,
  1506. hal_ring_hdl)))) {
  1507. DP_STATS_INC(soc, rx.err_ring_pkts, 1);
  1508. error = hal_rx_err_status_get(hal_soc, ring_desc);
  1509. buf_type = hal_rx_reo_buf_type_get(hal_soc, ring_desc);
  1510. /* Get the MPDU DESC info */
  1511. hal_rx_mpdu_desc_info_get(hal_soc, ring_desc, &mpdu_desc_info);
  1512. if (mpdu_desc_info.msdu_count == 0)
  1513. goto next_entry;
  1514. /*
  1515. * For REO error ring, expect only MSDU LINK DESC
  1516. */
  1517. qdf_assert_always(buf_type == HAL_RX_REO_MSDU_LINK_DESC_TYPE);
  1518. hal_rx_buf_cookie_rbm_get(hal_soc, (uint32_t *)ring_desc,
  1519. &hbi);
  1520. /*
  1521. * check for the magic number in the sw cookie
  1522. */
  1523. qdf_assert_always((hbi.sw_cookie >> LINK_DESC_ID_SHIFT) &
  1524. soc->link_desc_id_start);
  1525. status = dp_rx_link_cookie_check(ring_desc);
  1526. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  1527. DP_STATS_INC(soc, rx.err.invalid_link_cookie, 1);
  1528. break;
  1529. }
  1530. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  1531. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &hbi);
  1532. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  1533. &num_msdus);
  1534. dp_rx_err_ring_record_entry(soc, msdu_list.paddr[0],
  1535. msdu_list.sw_cookie[0],
  1536. msdu_list.rbm[0]);
  1537. // TODO - BE- Check if the RBM is to be checked for all chips
  1538. if (qdf_unlikely((msdu_list.rbm[0] !=
  1539. DP_WBM2SW_RBM(soc->wbm_sw0_bm_id)) &&
  1540. (msdu_list.rbm[0] !=
  1541. HAL_RX_BUF_RBM_WBM_CHIP0_IDLE_DESC_LIST) &&
  1542. (msdu_list.rbm[0] !=
  1543. DP_DEFRAG_RBM(soc->wbm_sw0_bm_id)))) {
  1544. /* TODO */
  1545. /* Call appropriate handler */
  1546. if (!wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  1547. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  1548. dp_rx_err_err("%pK: Invalid RBM %d",
  1549. soc, msdu_list.rbm[0]);
  1550. }
  1551. /* Return link descriptor through WBM ring (SW2WBM)*/
  1552. dp_rx_link_desc_return(soc, ring_desc,
  1553. HAL_BM_ACTION_RELEASE_MSDU_LIST);
  1554. goto next_entry;
  1555. }
  1556. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc,
  1557. msdu_list.sw_cookie[0]);
  1558. qdf_assert_always(rx_desc);
  1559. mac_id = rx_desc->pool_id;
  1560. if (mpdu_desc_info.bar_frame) {
  1561. qdf_assert_always(mpdu_desc_info.msdu_count == 1);
  1562. dp_rx_bar_frame_handle(soc,
  1563. ring_desc,
  1564. rx_desc,
  1565. &mpdu_desc_info);
  1566. rx_bufs_reaped[mac_id] += 1;
  1567. goto next_entry;
  1568. }
  1569. if (mpdu_desc_info.mpdu_flags & HAL_MPDU_F_FRAGMENT) {
  1570. /*
  1571. * We only handle one msdu per link desc for fragmented
  1572. * case. We drop the msdus and release the link desc
  1573. * back if there are more than one msdu in link desc.
  1574. */
  1575. if (qdf_unlikely(num_msdus > 1)) {
  1576. count = dp_rx_msdus_drop(soc, ring_desc,
  1577. &mpdu_desc_info,
  1578. &mac_id, quota);
  1579. rx_bufs_reaped[mac_id] += count;
  1580. goto next_entry;
  1581. }
  1582. /*
  1583. * this is a unlikely scenario where the host is reaping
  1584. * a descriptor which it already reaped just a while ago
  1585. * but is yet to replenish it back to HW.
  1586. * In this case host will dump the last 128 descriptors
  1587. * including the software descriptor rx_desc and assert.
  1588. */
  1589. if (qdf_unlikely(!rx_desc->in_use)) {
  1590. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  1591. dp_info_rl("Reaping rx_desc not in use!");
  1592. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  1593. ring_desc, rx_desc);
  1594. /* ignore duplicate RX desc and continue */
  1595. /* Pop out the descriptor */
  1596. goto next_entry;
  1597. }
  1598. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  1599. msdu_list.paddr[0]);
  1600. if (!ret) {
  1601. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1602. rx_desc->in_err_state = 1;
  1603. goto next_entry;
  1604. }
  1605. count = dp_rx_frag_handle(soc,
  1606. ring_desc, &mpdu_desc_info,
  1607. rx_desc, &mac_id, quota);
  1608. rx_bufs_reaped[mac_id] += count;
  1609. DP_STATS_INC(soc, rx.rx_frags, 1);
  1610. goto next_entry;
  1611. }
  1612. /*
  1613. * Expect REO errors to be handled after this point
  1614. */
  1615. qdf_assert_always(error == HAL_REO_ERROR_DETECTED);
  1616. error_code = hal_rx_get_reo_error_code(hal_soc, ring_desc);
  1617. if (hal_rx_reo_is_pn_error(error_code)) {
  1618. /* TOD0 */
  1619. DP_STATS_INC(soc,
  1620. rx.err.
  1621. reo_error[HAL_REO_ERR_PN_CHECK_FAILED],
  1622. 1);
  1623. /* increment @pdev level */
  1624. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  1625. if (dp_pdev)
  1626. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  1627. count = dp_rx_pn_error_handle(soc,
  1628. ring_desc,
  1629. &mpdu_desc_info, &mac_id,
  1630. quota);
  1631. rx_bufs_reaped[mac_id] += count;
  1632. goto next_entry;
  1633. }
  1634. if (hal_rx_reo_is_2k_jump(error_code)) {
  1635. /* TOD0 */
  1636. DP_STATS_INC(soc,
  1637. rx.err.
  1638. reo_error[HAL_REO_ERR_REGULAR_FRAME_2K_JUMP],
  1639. 1);
  1640. /* increment @pdev level */
  1641. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  1642. if (dp_pdev)
  1643. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  1644. count = dp_rx_reo_err_entry_process(
  1645. soc,
  1646. ring_desc,
  1647. &mpdu_desc_info,
  1648. link_desc_va,
  1649. HAL_REO_ERR_REGULAR_FRAME_2K_JUMP);
  1650. rx_bufs_reaped[mac_id] += count;
  1651. goto next_entry;
  1652. }
  1653. if (hal_rx_reo_is_oor_error(error_code)) {
  1654. DP_STATS_INC(
  1655. soc,
  1656. rx.err.
  1657. reo_error[HAL_REO_ERR_REGULAR_FRAME_OOR],
  1658. 1);
  1659. /* increment @pdev level */
  1660. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  1661. if (dp_pdev)
  1662. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  1663. count = dp_rx_reo_err_entry_process(
  1664. soc,
  1665. ring_desc,
  1666. &mpdu_desc_info,
  1667. link_desc_va,
  1668. HAL_REO_ERR_REGULAR_FRAME_OOR);
  1669. rx_bufs_reaped[mac_id] += count;
  1670. goto next_entry;
  1671. }
  1672. /* Assert if unexpected error type */
  1673. qdf_assert_always(0);
  1674. next_entry:
  1675. dp_rx_link_cookie_invalidate(ring_desc);
  1676. hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  1677. }
  1678. done:
  1679. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  1680. if (soc->rx.flags.defrag_timeout_check) {
  1681. uint32_t now_ms =
  1682. qdf_system_ticks_to_msecs(qdf_system_ticks());
  1683. if (now_ms >= soc->rx.defrag.next_flush_ms)
  1684. dp_rx_defrag_waitlist_flush(soc);
  1685. }
  1686. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  1687. if (rx_bufs_reaped[mac_id]) {
  1688. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  1689. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  1690. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  1691. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  1692. rx_desc_pool,
  1693. rx_bufs_reaped[mac_id],
  1694. &dp_pdev->free_list_head,
  1695. &dp_pdev->free_list_tail);
  1696. rx_bufs_used += rx_bufs_reaped[mac_id];
  1697. }
  1698. }
  1699. return rx_bufs_used; /* Assume no scale factor for now */
  1700. }
  1701. #ifdef DROP_RXDMA_DECRYPT_ERR
  1702. /**
  1703. * dp_handle_rxdma_decrypt_err() - Check if decrypt err frames can be handled
  1704. *
  1705. * Return: true if rxdma decrypt err frames are handled and false otheriwse
  1706. */
  1707. static inline bool dp_handle_rxdma_decrypt_err(void)
  1708. {
  1709. return false;
  1710. }
  1711. #else
  1712. static inline bool dp_handle_rxdma_decrypt_err(void)
  1713. {
  1714. return true;
  1715. }
  1716. #endif
  1717. static inline bool
  1718. dp_rx_is_sg_formation_required(struct hal_wbm_err_desc_info *info)
  1719. {
  1720. /*
  1721. * Currently Null Queue and Unencrypted error handlers has support for
  1722. * SG. Other error handler do not deal with SG buffer.
  1723. */
  1724. if (((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) &&
  1725. (info->reo_err_code == HAL_REO_ERR_QUEUE_DESC_ADDR_0)) ||
  1726. ((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) &&
  1727. (info->rxdma_err_code == HAL_RXDMA_ERR_UNENCRYPTED)))
  1728. return true;
  1729. return false;
  1730. }
  1731. uint32_t
  1732. dp_rx_wbm_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  1733. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  1734. {
  1735. hal_ring_desc_t ring_desc;
  1736. hal_soc_handle_t hal_soc;
  1737. struct dp_rx_desc *rx_desc;
  1738. union dp_rx_desc_list_elem_t *head[MAX_PDEV_CNT] = { NULL };
  1739. union dp_rx_desc_list_elem_t *tail[MAX_PDEV_CNT] = { NULL };
  1740. uint32_t rx_bufs_used = 0;
  1741. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  1742. uint8_t buf_type;
  1743. uint8_t mac_id;
  1744. struct dp_pdev *dp_pdev;
  1745. struct dp_srng *dp_rxdma_srng;
  1746. struct rx_desc_pool *rx_desc_pool;
  1747. uint8_t *rx_tlv_hdr;
  1748. qdf_nbuf_t nbuf_head = NULL;
  1749. qdf_nbuf_t nbuf_tail = NULL;
  1750. qdf_nbuf_t nbuf, next;
  1751. struct hal_wbm_err_desc_info wbm_err_info = { 0 };
  1752. uint8_t pool_id;
  1753. uint8_t tid = 0;
  1754. uint8_t msdu_continuation = 0;
  1755. bool process_sg_buf = false;
  1756. uint32_t wbm_err_src;
  1757. struct hal_buf_info buf_info = {0};
  1758. /* Debug -- Remove later */
  1759. qdf_assert(soc && hal_ring_hdl);
  1760. hal_soc = soc->hal_soc;
  1761. /* Debug -- Remove later */
  1762. qdf_assert(hal_soc);
  1763. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  1764. /* TODO */
  1765. /*
  1766. * Need API to convert from hal_ring pointer to
  1767. * Ring Type / Ring Id combo
  1768. */
  1769. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK",
  1770. soc, hal_ring_hdl);
  1771. goto done;
  1772. }
  1773. while (qdf_likely(quota)) {
  1774. ring_desc = hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  1775. if (qdf_unlikely(!ring_desc))
  1776. break;
  1777. /* XXX */
  1778. buf_type = HAL_RX_WBM_BUF_TYPE_GET(ring_desc);
  1779. /*
  1780. * For WBM ring, expect only MSDU buffers
  1781. */
  1782. qdf_assert_always(buf_type == HAL_RX_WBM_BUF_TYPE_REL_BUF);
  1783. wbm_err_src = hal_rx_wbm_err_src_get(hal_soc, ring_desc);
  1784. qdf_assert((wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) ||
  1785. (wbm_err_src == HAL_RX_WBM_ERR_SRC_REO));
  1786. /*
  1787. * Check if the buffer is to be processed on this processor
  1788. */
  1789. /* only cookie and rbm will be valid in buf_info */
  1790. hal_rx_buf_cookie_rbm_get(hal_soc, (uint32_t *)ring_desc,
  1791. &buf_info);
  1792. if (qdf_unlikely(buf_info.rbm !=
  1793. HAL_RX_BUF_RBM_SW3_BM(soc->wbm_sw0_bm_id))) {
  1794. /* TODO */
  1795. /* Call appropriate handler */
  1796. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  1797. dp_rx_err_err("%pK: Invalid RBM %d", soc,
  1798. buf_info.rbm);
  1799. continue;
  1800. }
  1801. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, buf_info.sw_cookie);
  1802. qdf_assert_always(rx_desc);
  1803. if (!dp_rx_desc_check_magic(rx_desc)) {
  1804. dp_rx_err_err("%pk: Invalid rx_desc cookie=%d",
  1805. soc, buf_info.sw_cookie);
  1806. continue;
  1807. }
  1808. /*
  1809. * this is a unlikely scenario where the host is reaping
  1810. * a descriptor which it already reaped just a while ago
  1811. * but is yet to replenish it back to HW.
  1812. * In this case host will dump the last 128 descriptors
  1813. * including the software descriptor rx_desc and assert.
  1814. */
  1815. if (qdf_unlikely(!rx_desc->in_use)) {
  1816. DP_STATS_INC(soc, rx.err.hal_wbm_rel_dup, 1);
  1817. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  1818. ring_desc, rx_desc);
  1819. continue;
  1820. }
  1821. hal_rx_wbm_err_info_get(ring_desc, &wbm_err_info, hal_soc);
  1822. nbuf = rx_desc->nbuf;
  1823. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  1824. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1825. dp_ipa_handle_rx_buf_smmu_mapping(soc, nbuf,
  1826. rx_desc_pool->buf_size,
  1827. false);
  1828. qdf_nbuf_unmap_nbytes_single(soc->osdev, nbuf,
  1829. QDF_DMA_FROM_DEVICE,
  1830. rx_desc_pool->buf_size);
  1831. rx_desc->unmapped = 1;
  1832. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1833. if (qdf_unlikely(soc->wbm_release_desc_rx_sg_support &&
  1834. dp_rx_is_sg_formation_required(&wbm_err_info))) {
  1835. /* SG is detected from continuation bit */
  1836. msdu_continuation =
  1837. hal_rx_wbm_err_msdu_continuation_get(hal_soc,
  1838. ring_desc);
  1839. if (msdu_continuation &&
  1840. !(soc->wbm_sg_param.wbm_is_first_msdu_in_sg)) {
  1841. /* Update length from first buffer in SG */
  1842. soc->wbm_sg_param.wbm_sg_desc_msdu_len =
  1843. hal_rx_msdu_start_msdu_len_get(
  1844. soc->hal_soc,
  1845. qdf_nbuf_data(nbuf));
  1846. soc->wbm_sg_param.wbm_is_first_msdu_in_sg = true;
  1847. }
  1848. if (msdu_continuation) {
  1849. /* MSDU continued packets */
  1850. qdf_nbuf_set_rx_chfrag_cont(nbuf, 1);
  1851. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  1852. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  1853. } else {
  1854. /* This is the terminal packet in SG */
  1855. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  1856. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  1857. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  1858. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  1859. process_sg_buf = true;
  1860. }
  1861. }
  1862. /*
  1863. * save the wbm desc info in nbuf TLV. We will need this
  1864. * info when we do the actual nbuf processing
  1865. */
  1866. wbm_err_info.pool_id = rx_desc->pool_id;
  1867. hal_rx_priv_info_set_in_tlv(soc->hal_soc,
  1868. qdf_nbuf_data(nbuf),
  1869. (uint8_t *)&wbm_err_info,
  1870. sizeof(wbm_err_info));
  1871. rx_bufs_reaped[rx_desc->pool_id]++;
  1872. if (qdf_nbuf_is_rx_chfrag_cont(nbuf) || process_sg_buf) {
  1873. DP_RX_LIST_APPEND(soc->wbm_sg_param.wbm_sg_nbuf_head,
  1874. soc->wbm_sg_param.wbm_sg_nbuf_tail,
  1875. nbuf);
  1876. if (process_sg_buf) {
  1877. if (!dp_rx_buffer_pool_refill(
  1878. soc,
  1879. soc->wbm_sg_param.wbm_sg_nbuf_head,
  1880. rx_desc->pool_id))
  1881. DP_RX_MERGE_TWO_LIST(
  1882. nbuf_head, nbuf_tail,
  1883. soc->wbm_sg_param.wbm_sg_nbuf_head,
  1884. soc->wbm_sg_param.wbm_sg_nbuf_tail);
  1885. dp_rx_wbm_sg_list_reset(soc);
  1886. process_sg_buf = false;
  1887. }
  1888. } else if (!dp_rx_buffer_pool_refill(soc, nbuf,
  1889. rx_desc->pool_id)) {
  1890. DP_RX_LIST_APPEND(nbuf_head, nbuf_tail, nbuf);
  1891. }
  1892. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  1893. &tail[rx_desc->pool_id],
  1894. rx_desc);
  1895. /*
  1896. * if continuation bit is set then we have MSDU spread
  1897. * across multiple buffers, let us not decrement quota
  1898. * till we reap all buffers of that MSDU.
  1899. */
  1900. if (qdf_likely(!msdu_continuation))
  1901. quota -= 1;
  1902. }
  1903. done:
  1904. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  1905. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  1906. if (rx_bufs_reaped[mac_id]) {
  1907. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  1908. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  1909. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  1910. rx_desc_pool, rx_bufs_reaped[mac_id],
  1911. &head[mac_id], &tail[mac_id]);
  1912. rx_bufs_used += rx_bufs_reaped[mac_id];
  1913. }
  1914. }
  1915. nbuf = nbuf_head;
  1916. while (nbuf) {
  1917. struct dp_peer *peer;
  1918. uint16_t peer_id;
  1919. uint8_t err_code;
  1920. uint8_t *tlv_hdr;
  1921. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  1922. /*
  1923. * retrieve the wbm desc info from nbuf TLV, so we can
  1924. * handle error cases appropriately
  1925. */
  1926. hal_rx_priv_info_get_from_tlv(soc->hal_soc, rx_tlv_hdr,
  1927. (uint8_t *)&wbm_err_info,
  1928. sizeof(wbm_err_info));
  1929. peer_id = hal_rx_mpdu_start_sw_peer_id_get(soc->hal_soc,
  1930. rx_tlv_hdr);
  1931. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  1932. if (!peer)
  1933. dp_info_rl("peer is null peer_id%u err_src%u err_rsn%u",
  1934. peer_id, wbm_err_info.wbm_err_src,
  1935. wbm_err_info.reo_psh_rsn);
  1936. /* Set queue_mapping in nbuf to 0 */
  1937. dp_set_rx_queue(nbuf, 0);
  1938. next = nbuf->next;
  1939. /*
  1940. * Form the SG for msdu continued buffers
  1941. * QCN9000 has this support
  1942. */
  1943. if (qdf_nbuf_is_rx_chfrag_cont(nbuf)) {
  1944. nbuf = dp_rx_sg_create(soc, nbuf);
  1945. next = nbuf->next;
  1946. /*
  1947. * SG error handling is not done correctly,
  1948. * drop SG frames for now.
  1949. */
  1950. qdf_nbuf_free(nbuf);
  1951. dp_info_rl("scattered msdu dropped");
  1952. nbuf = next;
  1953. if (peer)
  1954. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  1955. continue;
  1956. }
  1957. if (wbm_err_info.wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) {
  1958. if (wbm_err_info.reo_psh_rsn
  1959. == HAL_RX_WBM_REO_PSH_RSN_ERROR) {
  1960. DP_STATS_INC(soc,
  1961. rx.err.reo_error
  1962. [wbm_err_info.reo_err_code], 1);
  1963. /* increment @pdev level */
  1964. pool_id = wbm_err_info.pool_id;
  1965. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  1966. if (dp_pdev)
  1967. DP_STATS_INC(dp_pdev, err.reo_error,
  1968. 1);
  1969. switch (wbm_err_info.reo_err_code) {
  1970. /*
  1971. * Handling for packets which have NULL REO
  1972. * queue descriptor
  1973. */
  1974. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  1975. pool_id = wbm_err_info.pool_id;
  1976. dp_rx_null_q_desc_handle(soc, nbuf,
  1977. rx_tlv_hdr,
  1978. pool_id, peer);
  1979. break;
  1980. /* TODO */
  1981. /* Add per error code accounting */
  1982. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  1983. pool_id = wbm_err_info.pool_id;
  1984. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1985. rx_tlv_hdr)) {
  1986. peer_id =
  1987. hal_rx_mpdu_start_sw_peer_id_get(soc->hal_soc,
  1988. rx_tlv_hdr);
  1989. tid =
  1990. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  1991. }
  1992. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  1993. hal_rx_msdu_start_msdu_len_get(
  1994. soc->hal_soc, rx_tlv_hdr);
  1995. nbuf->next = NULL;
  1996. dp_2k_jump_handle(soc, nbuf,
  1997. rx_tlv_hdr,
  1998. peer_id, tid);
  1999. break;
  2000. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  2001. if (peer)
  2002. DP_STATS_INC(peer,
  2003. rx.err.oor_err, 1);
  2004. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2005. rx_tlv_hdr)) {
  2006. peer_id =
  2007. hal_rx_mpdu_start_sw_peer_id_get(soc->hal_soc,
  2008. rx_tlv_hdr);
  2009. tid =
  2010. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2011. }
  2012. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2013. hal_rx_msdu_start_msdu_len_get(
  2014. soc->hal_soc, rx_tlv_hdr);
  2015. nbuf->next = NULL;
  2016. dp_rx_oor_handle(soc, nbuf,
  2017. peer_id,
  2018. rx_tlv_hdr);
  2019. break;
  2020. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  2021. case HAL_REO_ERR_BAR_FRAME_OOR:
  2022. if (peer)
  2023. dp_rx_err_handle_bar(soc,
  2024. peer,
  2025. nbuf);
  2026. qdf_nbuf_free(nbuf);
  2027. break;
  2028. case HAL_REO_ERR_PN_CHECK_FAILED:
  2029. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  2030. if (peer)
  2031. DP_STATS_INC(peer,
  2032. rx.err.pn_err, 1);
  2033. qdf_nbuf_free(nbuf);
  2034. break;
  2035. default:
  2036. dp_info_rl("Got pkt with REO ERROR: %d",
  2037. wbm_err_info.reo_err_code);
  2038. qdf_nbuf_free(nbuf);
  2039. }
  2040. } else if (wbm_err_info.reo_psh_rsn
  2041. == HAL_RX_WBM_REO_PSH_RSN_ROUTE) {
  2042. DP_STATS_INC(soc, rx.reo2rel_route_drop, 1);
  2043. qdf_nbuf_free(nbuf);
  2044. }
  2045. } else if (wbm_err_info.wbm_err_src ==
  2046. HAL_RX_WBM_ERR_SRC_RXDMA) {
  2047. if (wbm_err_info.rxdma_psh_rsn
  2048. == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2049. DP_STATS_INC(soc,
  2050. rx.err.rxdma_error
  2051. [wbm_err_info.rxdma_err_code], 1);
  2052. /* increment @pdev level */
  2053. pool_id = wbm_err_info.pool_id;
  2054. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2055. if (dp_pdev)
  2056. DP_STATS_INC(dp_pdev,
  2057. err.rxdma_error, 1);
  2058. switch (wbm_err_info.rxdma_err_code) {
  2059. case HAL_RXDMA_ERR_UNENCRYPTED:
  2060. case HAL_RXDMA_ERR_WIFI_PARSE:
  2061. pool_id = wbm_err_info.pool_id;
  2062. dp_rx_process_rxdma_err(soc, nbuf,
  2063. rx_tlv_hdr,
  2064. peer,
  2065. wbm_err_info.
  2066. rxdma_err_code,
  2067. pool_id);
  2068. break;
  2069. case HAL_RXDMA_ERR_TKIP_MIC:
  2070. dp_rx_process_mic_error(soc, nbuf,
  2071. rx_tlv_hdr,
  2072. peer);
  2073. if (peer)
  2074. DP_STATS_INC(peer, rx.err.mic_err, 1);
  2075. break;
  2076. case HAL_RXDMA_ERR_DECRYPT:
  2077. if (peer) {
  2078. DP_STATS_INC(peer, rx.err.
  2079. decrypt_err, 1);
  2080. qdf_nbuf_free(nbuf);
  2081. break;
  2082. }
  2083. if (!dp_handle_rxdma_decrypt_err()) {
  2084. qdf_nbuf_free(nbuf);
  2085. break;
  2086. }
  2087. pool_id = wbm_err_info.pool_id;
  2088. err_code = wbm_err_info.rxdma_err_code;
  2089. tlv_hdr = rx_tlv_hdr;
  2090. dp_rx_process_rxdma_err(soc, nbuf,
  2091. tlv_hdr, NULL,
  2092. err_code,
  2093. pool_id);
  2094. break;
  2095. default:
  2096. qdf_nbuf_free(nbuf);
  2097. dp_err_rl("RXDMA error %d",
  2098. wbm_err_info.rxdma_err_code);
  2099. }
  2100. } else if (wbm_err_info.rxdma_psh_rsn
  2101. == HAL_RX_WBM_RXDMA_PSH_RSN_ROUTE) {
  2102. DP_STATS_INC(soc, rx.rxdma2rel_route_drop, 1);
  2103. qdf_nbuf_free(nbuf);
  2104. }
  2105. } else {
  2106. /* Should not come here */
  2107. qdf_assert(0);
  2108. }
  2109. if (peer)
  2110. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  2111. nbuf = next;
  2112. }
  2113. return rx_bufs_used; /* Assume no scale factor for now */
  2114. }
  2115. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  2116. /**
  2117. * dup_desc_dbg() - dump and assert if duplicate rx desc found
  2118. *
  2119. * @soc: core DP main context
  2120. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2121. * @rx_desc: void pointer to rx descriptor
  2122. *
  2123. * Return: void
  2124. */
  2125. static void dup_desc_dbg(struct dp_soc *soc,
  2126. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2127. void *rx_desc)
  2128. {
  2129. DP_STATS_INC(soc, rx.err.hal_rxdma_err_dup, 1);
  2130. dp_rx_dump_info_and_assert(
  2131. soc,
  2132. soc->rx_rel_ring.hal_srng,
  2133. hal_rxdma_desc_to_hal_ring_desc(rxdma_dst_ring_desc),
  2134. rx_desc);
  2135. }
  2136. /**
  2137. * dp_rx_err_mpdu_pop() - extract the MSDU's from link descs
  2138. *
  2139. * @soc: core DP main context
  2140. * @mac_id: mac id which is one of 3 mac_ids
  2141. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2142. * @head: head of descs list to be freed
  2143. * @tail: tail of decs list to be freed
  2144. * Return: number of msdu in MPDU to be popped
  2145. */
  2146. static inline uint32_t
  2147. dp_rx_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  2148. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2149. union dp_rx_desc_list_elem_t **head,
  2150. union dp_rx_desc_list_elem_t **tail)
  2151. {
  2152. void *rx_msdu_link_desc;
  2153. qdf_nbuf_t msdu;
  2154. qdf_nbuf_t last;
  2155. struct hal_rx_msdu_list msdu_list;
  2156. uint16_t num_msdus;
  2157. struct hal_buf_info buf_info;
  2158. uint32_t rx_bufs_used = 0;
  2159. uint32_t msdu_cnt;
  2160. uint32_t i;
  2161. uint8_t push_reason;
  2162. uint8_t rxdma_error_code = 0;
  2163. uint8_t bm_action = HAL_BM_ACTION_PUT_IN_IDLE_LIST;
  2164. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2165. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  2166. hal_rxdma_desc_t ring_desc;
  2167. struct rx_desc_pool *rx_desc_pool;
  2168. if (!pdev) {
  2169. dp_rx_err_debug("%pK: pdev is null for mac_id = %d",
  2170. soc, mac_id);
  2171. return rx_bufs_used;
  2172. }
  2173. msdu = 0;
  2174. last = NULL;
  2175. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  2176. &buf_info, &msdu_cnt);
  2177. push_reason =
  2178. hal_rx_reo_ent_rxdma_push_reason_get(rxdma_dst_ring_desc);
  2179. if (push_reason == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2180. rxdma_error_code =
  2181. hal_rx_reo_ent_rxdma_error_code_get(rxdma_dst_ring_desc);
  2182. }
  2183. do {
  2184. rx_msdu_link_desc =
  2185. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  2186. qdf_assert_always(rx_msdu_link_desc);
  2187. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  2188. &msdu_list, &num_msdus);
  2189. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  2190. /* if the msdus belongs to NSS offloaded radio &&
  2191. * the rbm is not SW1_BM then return the msdu_link
  2192. * descriptor without freeing the msdus (nbufs). let
  2193. * these buffers be given to NSS completion ring for
  2194. * NSS to free them.
  2195. * else iterate through the msdu link desc list and
  2196. * free each msdu in the list.
  2197. */
  2198. if (msdu_list.rbm[0] !=
  2199. HAL_RX_BUF_RBM_SW3_BM(soc->wbm_sw0_bm_id) &&
  2200. wlan_cfg_get_dp_pdev_nss_enabled(
  2201. pdev->wlan_cfg_ctx))
  2202. bm_action = HAL_BM_ACTION_RELEASE_MSDU_LIST;
  2203. else {
  2204. for (i = 0; i < num_msdus; i++) {
  2205. struct dp_rx_desc *rx_desc =
  2206. dp_rx_cookie_2_va_rxdma_buf(soc,
  2207. msdu_list.sw_cookie[i]);
  2208. qdf_assert_always(rx_desc);
  2209. msdu = rx_desc->nbuf;
  2210. /*
  2211. * this is a unlikely scenario
  2212. * where the host is reaping
  2213. * a descriptor which
  2214. * it already reaped just a while ago
  2215. * but is yet to replenish
  2216. * it back to HW.
  2217. * In this case host will dump
  2218. * the last 128 descriptors
  2219. * including the software descriptor
  2220. * rx_desc and assert.
  2221. */
  2222. ring_desc = rxdma_dst_ring_desc;
  2223. if (qdf_unlikely(!rx_desc->in_use)) {
  2224. dup_desc_dbg(soc,
  2225. ring_desc,
  2226. rx_desc);
  2227. continue;
  2228. }
  2229. rx_desc_pool = &soc->
  2230. rx_desc_buf[rx_desc->pool_id];
  2231. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2232. dp_ipa_handle_rx_buf_smmu_mapping(
  2233. soc, msdu,
  2234. rx_desc_pool->buf_size,
  2235. false);
  2236. qdf_nbuf_unmap_nbytes_single(
  2237. soc->osdev, msdu,
  2238. QDF_DMA_FROM_DEVICE,
  2239. rx_desc_pool->buf_size);
  2240. rx_desc->unmapped = 1;
  2241. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2242. dp_rx_err_debug("%pK: msdu_nbuf=%pK ",
  2243. soc, msdu);
  2244. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  2245. rx_desc->pool_id);
  2246. rx_bufs_used++;
  2247. dp_rx_add_to_free_desc_list(head,
  2248. tail, rx_desc);
  2249. }
  2250. }
  2251. } else {
  2252. rxdma_error_code = HAL_RXDMA_ERR_WAR;
  2253. }
  2254. /*
  2255. * Store the current link buffer into to the local structure
  2256. * to be used for release purpose.
  2257. */
  2258. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  2259. buf_info.paddr, buf_info.sw_cookie,
  2260. buf_info.rbm);
  2261. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  2262. &buf_info);
  2263. dp_rx_link_desc_return_by_addr(soc,
  2264. (hal_buff_addrinfo_t)
  2265. rx_link_buf_info,
  2266. bm_action);
  2267. } while (buf_info.paddr);
  2268. DP_STATS_INC(soc, rx.err.rxdma_error[rxdma_error_code], 1);
  2269. if (pdev)
  2270. DP_STATS_INC(pdev, err.rxdma_error, 1);
  2271. if (rxdma_error_code == HAL_RXDMA_ERR_DECRYPT) {
  2272. dp_rx_err_err("%pK: Packet received with Decrypt error", soc);
  2273. }
  2274. return rx_bufs_used;
  2275. }
  2276. uint32_t
  2277. dp_rxdma_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2278. uint32_t mac_id, uint32_t quota)
  2279. {
  2280. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2281. hal_rxdma_desc_t rxdma_dst_ring_desc;
  2282. hal_soc_handle_t hal_soc;
  2283. void *err_dst_srng;
  2284. union dp_rx_desc_list_elem_t *head = NULL;
  2285. union dp_rx_desc_list_elem_t *tail = NULL;
  2286. struct dp_srng *dp_rxdma_srng;
  2287. struct rx_desc_pool *rx_desc_pool;
  2288. uint32_t work_done = 0;
  2289. uint32_t rx_bufs_used = 0;
  2290. if (!pdev)
  2291. return 0;
  2292. err_dst_srng = soc->rxdma_err_dst_ring[mac_id].hal_srng;
  2293. if (!err_dst_srng) {
  2294. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  2295. soc, err_dst_srng);
  2296. return 0;
  2297. }
  2298. hal_soc = soc->hal_soc;
  2299. qdf_assert(hal_soc);
  2300. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, err_dst_srng))) {
  2301. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  2302. soc, err_dst_srng);
  2303. return 0;
  2304. }
  2305. while (qdf_likely(quota-- && (rxdma_dst_ring_desc =
  2306. hal_srng_dst_get_next(hal_soc, err_dst_srng)))) {
  2307. rx_bufs_used += dp_rx_err_mpdu_pop(soc, mac_id,
  2308. rxdma_dst_ring_desc,
  2309. &head, &tail);
  2310. }
  2311. dp_srng_access_end(int_ctx, soc, err_dst_srng);
  2312. if (rx_bufs_used) {
  2313. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2314. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2315. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2316. } else {
  2317. dp_rxdma_srng = &soc->rx_refill_buf_ring[pdev->lmac_id];
  2318. rx_desc_pool = &soc->rx_desc_buf[pdev->lmac_id];
  2319. }
  2320. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2321. rx_desc_pool, rx_bufs_used, &head, &tail);
  2322. work_done += rx_bufs_used;
  2323. }
  2324. return work_done;
  2325. }
  2326. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  2327. static inline uint32_t
  2328. dp_wbm_int_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  2329. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2330. union dp_rx_desc_list_elem_t **head,
  2331. union dp_rx_desc_list_elem_t **tail)
  2332. {
  2333. void *rx_msdu_link_desc;
  2334. qdf_nbuf_t msdu;
  2335. qdf_nbuf_t last;
  2336. struct hal_rx_msdu_list msdu_list;
  2337. uint16_t num_msdus;
  2338. struct hal_buf_info buf_info;
  2339. uint32_t rx_bufs_used = 0, msdu_cnt, i;
  2340. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  2341. struct rx_desc_pool *rx_desc_pool;
  2342. msdu = 0;
  2343. last = NULL;
  2344. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  2345. &buf_info, &msdu_cnt);
  2346. do {
  2347. rx_msdu_link_desc =
  2348. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  2349. if (!rx_msdu_link_desc) {
  2350. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_LINK_DESC], 1);
  2351. break;
  2352. }
  2353. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  2354. &msdu_list, &num_msdus);
  2355. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  2356. for (i = 0; i < num_msdus; i++) {
  2357. struct dp_rx_desc *rx_desc =
  2358. dp_rx_cookie_2_va_rxdma_buf(
  2359. soc,
  2360. msdu_list.sw_cookie[i]);
  2361. qdf_assert_always(rx_desc);
  2362. rx_desc_pool =
  2363. &soc->rx_desc_buf[rx_desc->pool_id];
  2364. msdu = rx_desc->nbuf;
  2365. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2366. dp_ipa_handle_rx_buf_smmu_mapping(
  2367. soc, msdu,
  2368. rx_desc_pool->buf_size,
  2369. false);
  2370. qdf_nbuf_unmap_nbytes_single(
  2371. soc->osdev,
  2372. msdu,
  2373. QDF_DMA_FROM_DEVICE,
  2374. rx_desc_pool->buf_size);
  2375. rx_desc->unmapped = 1;
  2376. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2377. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  2378. rx_desc->pool_id);
  2379. rx_bufs_used++;
  2380. dp_rx_add_to_free_desc_list(head,
  2381. tail, rx_desc);
  2382. }
  2383. }
  2384. /*
  2385. * Store the current link buffer into to the local structure
  2386. * to be used for release purpose.
  2387. */
  2388. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  2389. buf_info.paddr, buf_info.sw_cookie,
  2390. buf_info.rbm);
  2391. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  2392. &buf_info);
  2393. dp_rx_link_desc_return_by_addr(soc, (hal_buff_addrinfo_t)
  2394. rx_link_buf_info,
  2395. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  2396. } while (buf_info.paddr);
  2397. return rx_bufs_used;
  2398. }
  2399. /*
  2400. *
  2401. * dp_handle_wbm_internal_error() - handles wbm_internal_error case
  2402. *
  2403. * @soc: core DP main context
  2404. * @hal_desc: hal descriptor
  2405. * @buf_type: indicates if the buffer is of type link disc or msdu
  2406. * Return: None
  2407. *
  2408. * wbm_internal_error is seen in following scenarios :
  2409. *
  2410. * 1. Null pointers detected in WBM_RELEASE_RING descriptors
  2411. * 2. Null pointers detected during delinking process
  2412. *
  2413. * Some null pointer cases:
  2414. *
  2415. * a. MSDU buffer pointer is NULL
  2416. * b. Next_MSDU_Link_Desc pointer is NULL, with no last msdu flag
  2417. * c. MSDU buffer pointer is NULL or Next_Link_Desc pointer is NULL
  2418. */
  2419. void
  2420. dp_handle_wbm_internal_error(struct dp_soc *soc, void *hal_desc,
  2421. uint32_t buf_type)
  2422. {
  2423. struct hal_buf_info buf_info = {0};
  2424. struct dp_rx_desc *rx_desc = NULL;
  2425. struct rx_desc_pool *rx_desc_pool;
  2426. uint32_t rx_bufs_reaped = 0;
  2427. union dp_rx_desc_list_elem_t *head = NULL;
  2428. union dp_rx_desc_list_elem_t *tail = NULL;
  2429. uint8_t pool_id;
  2430. hal_rx_reo_buf_paddr_get(soc->hal_soc, hal_desc, &buf_info);
  2431. if (!buf_info.paddr) {
  2432. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_BUFFER], 1);
  2433. return;
  2434. }
  2435. /* buffer_addr_info is the first element of ring_desc */
  2436. hal_rx_buf_cookie_rbm_get(soc->hal_soc, (uint32_t *)hal_desc,
  2437. &buf_info);
  2438. pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(buf_info.sw_cookie);
  2439. if (buf_type == HAL_WBM_RELEASE_RING_2_BUFFER_TYPE) {
  2440. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_MSDU_BUFF], 1);
  2441. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, buf_info.sw_cookie);
  2442. if (rx_desc && rx_desc->nbuf) {
  2443. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2444. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2445. dp_ipa_handle_rx_buf_smmu_mapping(
  2446. soc, rx_desc->nbuf,
  2447. rx_desc_pool->buf_size,
  2448. false);
  2449. qdf_nbuf_unmap_nbytes_single(soc->osdev, rx_desc->nbuf,
  2450. QDF_DMA_FROM_DEVICE,
  2451. rx_desc_pool->buf_size);
  2452. rx_desc->unmapped = 1;
  2453. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2454. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  2455. rx_desc->pool_id);
  2456. dp_rx_add_to_free_desc_list(&head,
  2457. &tail,
  2458. rx_desc);
  2459. rx_bufs_reaped++;
  2460. }
  2461. } else if (buf_type == HAL_WBM_RELEASE_RING_2_DESC_TYPE) {
  2462. rx_bufs_reaped = dp_wbm_int_err_mpdu_pop(soc, pool_id,
  2463. hal_desc,
  2464. &head, &tail);
  2465. }
  2466. if (rx_bufs_reaped) {
  2467. struct rx_desc_pool *rx_desc_pool;
  2468. struct dp_srng *dp_rxdma_srng;
  2469. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_BUFF_REAPED], 1);
  2470. dp_rxdma_srng = &soc->rx_refill_buf_ring[pool_id];
  2471. rx_desc_pool = &soc->rx_desc_buf[pool_id];
  2472. dp_rx_buffers_replenish(soc, pool_id, dp_rxdma_srng,
  2473. rx_desc_pool,
  2474. rx_bufs_reaped,
  2475. &head, &tail);
  2476. }
  2477. }
  2478. #endif /* QCA_HOST_MODE_WIFI_DISABLED */