dp_main.c 213 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795679667976798679968006801680268036804680568066807680868096810681168126813681468156816681768186819682068216822682368246825682668276828682968306831683268336834683568366837683868396840684168426843684468456846684768486849685068516852685368546855685668576858685968606861686268636864686568666867686868696870687168726873687468756876687768786879688068816882688368846885688668876888688968906891689268936894689568966897689868996900690169026903690469056906690769086909691069116912691369146915691669176918691969206921692269236924692569266927692869296930693169326933693469356936693769386939694069416942694369446945694669476948694969506951695269536954695569566957695869596960696169626963696469656966696769686969697069716972697369746975697669776978697969806981698269836984698569866987698869896990699169926993699469956996699769986999700070017002700370047005700670077008700970107011701270137014701570167017701870197020702170227023702470257026702770287029703070317032703370347035703670377038703970407041704270437044704570467047704870497050705170527053705470557056705770587059706070617062706370647065706670677068706970707071707270737074707570767077707870797080708170827083708470857086708770887089709070917092709370947095709670977098709971007101710271037104710571067107710871097110711171127113711471157116711771187119712071217122712371247125712671277128712971307131713271337134713571367137713871397140714171427143714471457146714771487149715071517152715371547155715671577158715971607161716271637164716571667167716871697170717171727173717471757176717771787179718071817182718371847185718671877188718971907191719271937194719571967197719871997200720172027203720472057206720772087209721072117212721372147215721672177218721972207221722272237224722572267227722872297230723172327233723472357236723772387239724072417242724372447245724672477248724972507251725272537254725572567257725872597260726172627263726472657266726772687269727072717272727372747275727672777278727972807281728272837284728572867287728872897290729172927293729472957296729772987299730073017302730373047305730673077308730973107311731273137314731573167317731873197320732173227323732473257326732773287329733073317332733373347335733673377338733973407341734273437344734573467347734873497350735173527353735473557356735773587359736073617362736373647365736673677368736973707371737273737374737573767377737873797380738173827383738473857386738773887389739073917392739373947395739673977398739974007401740274037404740574067407740874097410741174127413741474157416741774187419742074217422742374247425742674277428742974307431743274337434743574367437743874397440744174427443744474457446744774487449745074517452745374547455745674577458745974607461746274637464746574667467746874697470747174727473747474757476747774787479748074817482748374847485748674877488748974907491749274937494749574967497749874997500750175027503750475057506750775087509751075117512751375147515751675177518751975207521752275237524752575267527752875297530753175327533753475357536753775387539754075417542754375447545754675477548754975507551755275537554755575567557755875597560756175627563756475657566756775687569757075717572757375747575757675777578757975807581758275837584758575867587758875897590759175927593759475957596759775987599760076017602760376047605760676077608760976107611761276137614761576167617761876197620762176227623762476257626762776287629763076317632763376347635763676377638763976407641764276437644764576467647764876497650765176527653765476557656765776587659766076617662766376647665766676677668766976707671767276737674767576767677767876797680768176827683768476857686768776887689769076917692769376947695769676977698769977007701770277037704770577067707770877097710771177127713771477157716771777187719772077217722772377247725772677277728772977307731773277337734773577367737773877397740774177427743774477457746774777487749775077517752775377547755775677577758775977607761776277637764776577667767776877697770777177727773777477757776777777787779778077817782778377847785778677877788778977907791779277937794779577967797779877997800780178027803780478057806780778087809781078117812781378147815781678177818781978207821782278237824782578267827782878297830783178327833
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_api.h>
  24. #include <hif.h>
  25. #include <htt.h>
  26. #include <wdi_event.h>
  27. #include <queue.h>
  28. #include "dp_htt.h"
  29. #include "dp_types.h"
  30. #include "dp_internal.h"
  31. #include "dp_tx.h"
  32. #include "dp_tx_desc.h"
  33. #include "dp_rx.h"
  34. #include <cdp_txrx_handle.h>
  35. #include <wlan_cfg.h>
  36. #include "cdp_txrx_cmn_struct.h"
  37. #include "cdp_txrx_stats_struct.h"
  38. #include <qdf_util.h>
  39. #include "dp_peer.h"
  40. #include "dp_rx_mon.h"
  41. #include "htt_stats.h"
  42. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  43. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  44. #include "cdp_txrx_flow_ctrl_v2.h"
  45. #else
  46. static inline void
  47. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  48. {
  49. return;
  50. }
  51. #endif
  52. #include "dp_ipa.h"
  53. #ifdef CONFIG_MCL
  54. static void dp_service_mon_rings(void *arg);
  55. #ifndef REMOVE_PKT_LOG
  56. #include <pktlog_ac_api.h>
  57. #include <pktlog_ac.h>
  58. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn);
  59. #endif
  60. #endif
  61. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  62. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  63. uint8_t *peer_mac_addr, void *ol_peer);
  64. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  65. #define DP_INTR_POLL_TIMER_MS 10
  66. #define DP_WDS_AGING_TIMER_DEFAULT_MS 120000
  67. #define DP_MCS_LENGTH (6*MAX_MCS)
  68. #define DP_NSS_LENGTH (6*SS_COUNT)
  69. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  70. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  71. #define DP_MAX_MCS_STRING_LEN 30
  72. #define DP_CURR_FW_STATS_AVAIL 19
  73. #define DP_HTT_DBG_EXT_STATS_MAX 256
  74. #define DP_MAX_SLEEP_TIME 100
  75. #ifdef IPA_OFFLOAD
  76. /* Exclude IPA rings from the interrupt context */
  77. #define TX_RING_MASK_VAL 0xb
  78. #define RX_RING_MASK_VAL 0x7
  79. #else
  80. #define TX_RING_MASK_VAL 0xF
  81. #define RX_RING_MASK_VAL 0xF
  82. #endif
  83. bool rx_hash = 1;
  84. qdf_declare_param(rx_hash, bool);
  85. #define STR_MAXLEN 64
  86. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  87. /* PPDU stats mask sent to FW to enable enhanced stats */
  88. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  89. /* PPDU stats mask sent to FW to support debug sniffer feature */
  90. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  91. /* PPDU stats mask sent to FW to support BPR feature*/
  92. #define DP_PPDU_STATS_CFG_BPR 0x2000
  93. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  94. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  95. DP_PPDU_STATS_CFG_ENH_STATS)
  96. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  97. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  98. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  99. /**
  100. * default_dscp_tid_map - Default DSCP-TID mapping
  101. *
  102. * DSCP TID
  103. * 000000 0
  104. * 001000 1
  105. * 010000 2
  106. * 011000 3
  107. * 100000 4
  108. * 101000 5
  109. * 110000 6
  110. * 111000 7
  111. */
  112. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  113. 0, 0, 0, 0, 0, 0, 0, 0,
  114. 1, 1, 1, 1, 1, 1, 1, 1,
  115. 2, 2, 2, 2, 2, 2, 2, 2,
  116. 3, 3, 3, 3, 3, 3, 3, 3,
  117. 4, 4, 4, 4, 4, 4, 4, 4,
  118. 5, 5, 5, 5, 5, 5, 5, 5,
  119. 6, 6, 6, 6, 6, 6, 6, 6,
  120. 7, 7, 7, 7, 7, 7, 7, 7,
  121. };
  122. /*
  123. * struct dp_rate_debug
  124. *
  125. * @mcs_type: print string for a given mcs
  126. * @valid: valid mcs rate?
  127. */
  128. struct dp_rate_debug {
  129. char mcs_type[DP_MAX_MCS_STRING_LEN];
  130. uint8_t valid;
  131. };
  132. #define MCS_VALID 1
  133. #define MCS_INVALID 0
  134. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  135. {
  136. {"OFDM 48 Mbps", MCS_VALID},
  137. {"OFDM 24 Mbps", MCS_VALID},
  138. {"OFDM 12 Mbps", MCS_VALID},
  139. {"OFDM 6 Mbps ", MCS_VALID},
  140. {"OFDM 54 Mbps", MCS_VALID},
  141. {"OFDM 36 Mbps", MCS_VALID},
  142. {"OFDM 18 Mbps", MCS_VALID},
  143. {"OFDM 9 Mbps ", MCS_VALID},
  144. {"INVALID ", MCS_INVALID},
  145. {"INVALID ", MCS_INVALID},
  146. {"INVALID ", MCS_INVALID},
  147. {"INVALID ", MCS_INVALID},
  148. {"INVALID ", MCS_VALID},
  149. },
  150. {
  151. {"CCK 11 Mbps Long ", MCS_VALID},
  152. {"CCK 5.5 Mbps Long ", MCS_VALID},
  153. {"CCK 2 Mbps Long ", MCS_VALID},
  154. {"CCK 1 Mbps Long ", MCS_VALID},
  155. {"CCK 11 Mbps Short ", MCS_VALID},
  156. {"CCK 5.5 Mbps Short", MCS_VALID},
  157. {"CCK 2 Mbps Short ", MCS_VALID},
  158. {"INVALID ", MCS_INVALID},
  159. {"INVALID ", MCS_INVALID},
  160. {"INVALID ", MCS_INVALID},
  161. {"INVALID ", MCS_INVALID},
  162. {"INVALID ", MCS_INVALID},
  163. {"INVALID ", MCS_VALID},
  164. },
  165. {
  166. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  167. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  168. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  169. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  170. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  171. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  172. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  173. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  174. {"INVALID ", MCS_INVALID},
  175. {"INVALID ", MCS_INVALID},
  176. {"INVALID ", MCS_INVALID},
  177. {"INVALID ", MCS_INVALID},
  178. {"INVALID ", MCS_VALID},
  179. },
  180. {
  181. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  182. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  183. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  184. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  185. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  186. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  187. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  188. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  189. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  190. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  191. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  192. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  193. {"INVALID ", MCS_VALID},
  194. },
  195. {
  196. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  197. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  198. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  199. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  200. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  201. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  202. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  203. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  204. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  205. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  206. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  207. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  208. {"INVALID ", MCS_VALID},
  209. }
  210. };
  211. /**
  212. * @brief Cpu ring map types
  213. */
  214. enum dp_cpu_ring_map_types {
  215. DP_DEFAULT_MAP,
  216. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  217. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  218. DP_NSS_ALL_RADIO_OFFLOADED_MAP,
  219. DP_CPU_RING_MAP_MAX
  220. };
  221. /**
  222. * @brief Cpu to tx ring map
  223. */
  224. static uint8_t dp_cpu_ring_map[DP_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  225. {0x0, 0x1, 0x2, 0x0},
  226. {0x1, 0x2, 0x1, 0x2},
  227. {0x0, 0x2, 0x0, 0x2},
  228. {0x2, 0x2, 0x2, 0x2}
  229. };
  230. /**
  231. * @brief Select the type of statistics
  232. */
  233. enum dp_stats_type {
  234. STATS_FW = 0,
  235. STATS_HOST = 1,
  236. STATS_TYPE_MAX = 2,
  237. };
  238. /**
  239. * @brief General Firmware statistics options
  240. *
  241. */
  242. enum dp_fw_stats {
  243. TXRX_FW_STATS_INVALID = -1,
  244. };
  245. /**
  246. * dp_stats_mapping_table - Firmware and Host statistics
  247. * currently supported
  248. */
  249. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  250. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  251. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  252. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  253. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  254. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  255. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  256. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  257. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  258. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  259. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  260. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  261. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  262. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  263. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  264. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  265. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  266. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  267. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  268. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  269. /* Last ENUM for HTT FW STATS */
  270. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  271. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  272. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  273. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  274. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  275. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  276. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  277. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  278. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  279. };
  280. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  281. struct cdp_peer *peer_hdl,
  282. uint8_t *mac_addr,
  283. enum cdp_txrx_ast_entry_type type,
  284. uint32_t flags)
  285. {
  286. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  287. (struct dp_peer *)peer_hdl,
  288. mac_addr,
  289. type,
  290. flags);
  291. }
  292. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  293. void *ast_entry_hdl)
  294. {
  295. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  296. qdf_spin_lock_bh(&soc->ast_lock);
  297. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  298. (struct dp_ast_entry *)ast_entry_hdl);
  299. qdf_spin_unlock_bh(&soc->ast_lock);
  300. }
  301. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  302. struct cdp_peer *peer_hdl,
  303. uint8_t *wds_macaddr,
  304. uint32_t flags)
  305. {
  306. int status;
  307. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  308. struct dp_ast_entry *ast_entry = NULL;
  309. qdf_spin_lock_bh(&soc->ast_lock);
  310. ast_entry = dp_peer_ast_hash_find(soc, wds_macaddr);
  311. status = dp_peer_update_ast(soc,
  312. (struct dp_peer *)peer_hdl,
  313. ast_entry,
  314. flags);
  315. qdf_spin_unlock_bh(&soc->ast_lock);
  316. return status;
  317. }
  318. /*
  319. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  320. * @soc_handle: Datapath SOC handle
  321. * @wds_macaddr: MAC address of the WDS entry to be added
  322. * @vdev_hdl: vdev handle
  323. * Return: None
  324. */
  325. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  326. uint8_t *wds_macaddr, void *vdev_hdl)
  327. {
  328. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  329. struct dp_ast_entry *ast_entry = NULL;
  330. qdf_spin_lock_bh(&soc->ast_lock);
  331. ast_entry = dp_peer_ast_hash_find(soc, wds_macaddr);
  332. if (ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) {
  333. ast_entry->is_active = TRUE;
  334. }
  335. qdf_spin_unlock_bh(&soc->ast_lock);
  336. }
  337. /*
  338. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  339. * @soc: Datapath SOC handle
  340. * @vdev_hdl: vdev handle
  341. *
  342. * Return: None
  343. */
  344. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  345. void *vdev_hdl)
  346. {
  347. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  348. struct dp_pdev *pdev;
  349. struct dp_vdev *vdev;
  350. struct dp_peer *peer;
  351. struct dp_ast_entry *ase, *temp_ase;
  352. int i;
  353. qdf_spin_lock_bh(&soc->ast_lock);
  354. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  355. pdev = soc->pdev_list[i];
  356. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  357. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  358. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  359. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  360. if (ase->type ==
  361. CDP_TXRX_AST_TYPE_STATIC)
  362. continue;
  363. ase->is_active = TRUE;
  364. }
  365. }
  366. }
  367. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  368. }
  369. qdf_spin_unlock_bh(&soc->ast_lock);
  370. }
  371. /*
  372. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  373. * @soc: Datapath SOC handle
  374. *
  375. * Return: None
  376. */
  377. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  378. {
  379. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  380. struct dp_pdev *pdev;
  381. struct dp_vdev *vdev;
  382. struct dp_peer *peer;
  383. struct dp_ast_entry *ase, *temp_ase;
  384. int i;
  385. qdf_spin_lock_bh(&soc->ast_lock);
  386. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  387. pdev = soc->pdev_list[i];
  388. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  389. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  390. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  391. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  392. if (ase->type ==
  393. CDP_TXRX_AST_TYPE_STATIC)
  394. continue;
  395. dp_peer_del_ast(soc, ase);
  396. }
  397. }
  398. }
  399. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  400. }
  401. qdf_spin_unlock_bh(&soc->ast_lock);
  402. }
  403. static void *dp_peer_ast_hash_find_wifi3(struct cdp_soc_t *soc_hdl,
  404. uint8_t *ast_mac_addr)
  405. {
  406. struct dp_ast_entry *ast_entry;
  407. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  408. qdf_spin_lock_bh(&soc->ast_lock);
  409. ast_entry = dp_peer_ast_hash_find(soc, ast_mac_addr);
  410. qdf_spin_unlock_bh(&soc->ast_lock);
  411. return (void *)ast_entry;
  412. }
  413. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  414. void *ast_entry_hdl)
  415. {
  416. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  417. (struct dp_ast_entry *)ast_entry_hdl);
  418. }
  419. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  420. void *ast_entry_hdl)
  421. {
  422. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  423. (struct dp_ast_entry *)ast_entry_hdl);
  424. }
  425. static void dp_peer_ast_set_type_wifi3(
  426. struct cdp_soc_t *soc_hdl,
  427. void *ast_entry_hdl,
  428. enum cdp_txrx_ast_entry_type type)
  429. {
  430. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  431. (struct dp_ast_entry *)ast_entry_hdl,
  432. type);
  433. }
  434. /**
  435. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  436. * @ring_num: ring num of the ring being queried
  437. * @grp_mask: the grp_mask array for the ring type in question.
  438. *
  439. * The grp_mask array is indexed by group number and the bit fields correspond
  440. * to ring numbers. We are finding which interrupt group a ring belongs to.
  441. *
  442. * Return: the index in the grp_mask array with the ring number.
  443. * -QDF_STATUS_E_NOENT if no entry is found
  444. */
  445. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  446. {
  447. int ext_group_num;
  448. int mask = 1 << ring_num;
  449. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  450. ext_group_num++) {
  451. if (mask & grp_mask[ext_group_num])
  452. return ext_group_num;
  453. }
  454. return -QDF_STATUS_E_NOENT;
  455. }
  456. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  457. enum hal_ring_type ring_type,
  458. int ring_num)
  459. {
  460. int *grp_mask;
  461. switch (ring_type) {
  462. case WBM2SW_RELEASE:
  463. /* dp_tx_comp_handler - soc->tx_comp_ring */
  464. if (ring_num < 3)
  465. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  466. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  467. else if (ring_num == 3) {
  468. /* sw treats this as a separate ring type */
  469. grp_mask = &soc->wlan_cfg_ctx->
  470. int_rx_wbm_rel_ring_mask[0];
  471. ring_num = 0;
  472. } else {
  473. qdf_assert(0);
  474. return -QDF_STATUS_E_NOENT;
  475. }
  476. break;
  477. case REO_EXCEPTION:
  478. /* dp_rx_err_process - &soc->reo_exception_ring */
  479. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  480. break;
  481. case REO_DST:
  482. /* dp_rx_process - soc->reo_dest_ring */
  483. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  484. break;
  485. case REO_STATUS:
  486. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  487. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  488. break;
  489. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  490. case RXDMA_MONITOR_STATUS:
  491. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  492. case RXDMA_MONITOR_DST:
  493. /* dp_mon_process */
  494. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  495. break;
  496. case RXDMA_DST:
  497. /* dp_rxdma_err_process */
  498. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  499. break;
  500. case RXDMA_BUF:
  501. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  502. break;
  503. case RXDMA_MONITOR_BUF:
  504. /* TODO: support low_thresh interrupt */
  505. return -QDF_STATUS_E_NOENT;
  506. break;
  507. case TCL_DATA:
  508. case TCL_CMD:
  509. case REO_CMD:
  510. case SW2WBM_RELEASE:
  511. case WBM_IDLE_LINK:
  512. /* normally empty SW_TO_HW rings */
  513. return -QDF_STATUS_E_NOENT;
  514. break;
  515. case TCL_STATUS:
  516. case REO_REINJECT:
  517. /* misc unused rings */
  518. return -QDF_STATUS_E_NOENT;
  519. break;
  520. case CE_SRC:
  521. case CE_DST:
  522. case CE_DST_STATUS:
  523. /* CE_rings - currently handled by hif */
  524. default:
  525. return -QDF_STATUS_E_NOENT;
  526. break;
  527. }
  528. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  529. }
  530. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  531. *ring_params, int ring_type, int ring_num)
  532. {
  533. int msi_group_number;
  534. int msi_data_count;
  535. int ret;
  536. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  537. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  538. &msi_data_count, &msi_data_start,
  539. &msi_irq_start);
  540. if (ret)
  541. return;
  542. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  543. ring_num);
  544. if (msi_group_number < 0) {
  545. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  546. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  547. ring_type, ring_num);
  548. ring_params->msi_addr = 0;
  549. ring_params->msi_data = 0;
  550. return;
  551. }
  552. if (msi_group_number > msi_data_count) {
  553. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  554. FL("2 msi_groups will share an msi; msi_group_num %d"),
  555. msi_group_number);
  556. QDF_ASSERT(0);
  557. }
  558. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  559. ring_params->msi_addr = addr_low;
  560. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  561. ring_params->msi_data = (msi_group_number % msi_data_count)
  562. + msi_data_start;
  563. ring_params->flags |= HAL_SRNG_MSI_INTR;
  564. }
  565. /**
  566. * dp_print_ast_stats() - Dump AST table contents
  567. * @soc: Datapath soc handle
  568. *
  569. * return void
  570. */
  571. #ifdef FEATURE_AST
  572. static void dp_print_ast_stats(struct dp_soc *soc)
  573. {
  574. uint8_t i;
  575. uint8_t num_entries = 0;
  576. struct dp_vdev *vdev;
  577. struct dp_pdev *pdev;
  578. struct dp_peer *peer;
  579. struct dp_ast_entry *ase, *tmp_ase;
  580. char type[5][10] = {"NONE", "STATIC", "WDS", "MEC", "HMWDS"};
  581. DP_PRINT_STATS("AST Stats:");
  582. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  583. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  584. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  585. DP_PRINT_STATS("AST Table:");
  586. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  587. pdev = soc->pdev_list[i];
  588. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  589. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  590. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  591. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  592. DP_PRINT_STATS("%6d mac_addr = %pM"
  593. " peer_mac_addr = %pM"
  594. " type = %s"
  595. " next_hop = %d"
  596. " is_active = %d"
  597. " is_bss = %d"
  598. " ast_idx = %d"
  599. " pdev_id = %d"
  600. " vdev_id = %d",
  601. ++num_entries,
  602. ase->mac_addr.raw,
  603. ase->peer->mac_addr.raw,
  604. type[ase->type],
  605. ase->next_hop,
  606. ase->is_active,
  607. ase->is_bss,
  608. ase->ast_idx,
  609. ase->pdev_id,
  610. ase->vdev_id);
  611. }
  612. }
  613. }
  614. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  615. }
  616. }
  617. #else
  618. static void dp_print_ast_stats(struct dp_soc *soc)
  619. {
  620. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  621. return;
  622. }
  623. #endif
  624. static void dp_print_peer_table(struct dp_vdev *vdev)
  625. {
  626. struct dp_peer *peer = NULL;
  627. DP_PRINT_STATS("Dumping Peer Table Stats:");
  628. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  629. if (!peer) {
  630. DP_PRINT_STATS("Invalid Peer");
  631. return;
  632. }
  633. DP_PRINT_STATS(" peer_mac_addr = %pM"
  634. " nawds_enabled = %d"
  635. " bss_peer = %d"
  636. " wapi = %d"
  637. " wds_enabled = %d"
  638. " delete in progress = %d",
  639. peer->mac_addr.raw,
  640. peer->nawds_enabled,
  641. peer->bss_peer,
  642. peer->wapi,
  643. peer->wds_enabled,
  644. peer->delete_in_progress);
  645. }
  646. }
  647. /*
  648. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  649. */
  650. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  651. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  652. {
  653. void *hal_soc = soc->hal_soc;
  654. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  655. /* TODO: See if we should get align size from hal */
  656. uint32_t ring_base_align = 8;
  657. struct hal_srng_params ring_params;
  658. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  659. /* TODO: Currently hal layer takes care of endianness related settings.
  660. * See if these settings need to passed from DP layer
  661. */
  662. ring_params.flags = 0;
  663. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  664. FL("Ring type: %d, num:%d"), ring_type, ring_num);
  665. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  666. srng->hal_srng = NULL;
  667. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  668. srng->num_entries = num_entries;
  669. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  670. soc->osdev, soc->osdev->dev, srng->alloc_size,
  671. &(srng->base_paddr_unaligned));
  672. if (!srng->base_vaddr_unaligned) {
  673. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  674. FL("alloc failed - ring_type: %d, ring_num %d"),
  675. ring_type, ring_num);
  676. return QDF_STATUS_E_NOMEM;
  677. }
  678. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  679. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  680. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  681. ((unsigned long)(ring_params.ring_base_vaddr) -
  682. (unsigned long)srng->base_vaddr_unaligned);
  683. ring_params.num_entries = num_entries;
  684. if (soc->intr_mode == DP_INTR_MSI) {
  685. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  686. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  687. FL("Using MSI for ring_type: %d, ring_num %d"),
  688. ring_type, ring_num);
  689. } else {
  690. ring_params.msi_data = 0;
  691. ring_params.msi_addr = 0;
  692. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  693. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  694. ring_type, ring_num);
  695. }
  696. /*
  697. * Setup interrupt timer and batch counter thresholds for
  698. * interrupt mitigation based on ring type
  699. */
  700. if (ring_type == REO_DST) {
  701. ring_params.intr_timer_thres_us =
  702. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  703. ring_params.intr_batch_cntr_thres_entries =
  704. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  705. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  706. ring_params.intr_timer_thres_us =
  707. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  708. ring_params.intr_batch_cntr_thres_entries =
  709. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  710. } else {
  711. ring_params.intr_timer_thres_us =
  712. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  713. ring_params.intr_batch_cntr_thres_entries =
  714. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  715. }
  716. /* Enable low threshold interrupts for rx buffer rings (regular and
  717. * monitor buffer rings.
  718. * TODO: See if this is required for any other ring
  719. */
  720. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  721. (ring_type == RXDMA_MONITOR_STATUS)) {
  722. /* TODO: Setting low threshold to 1/8th of ring size
  723. * see if this needs to be configurable
  724. */
  725. ring_params.low_threshold = num_entries >> 3;
  726. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  727. ring_params.intr_timer_thres_us =
  728. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  729. ring_params.intr_batch_cntr_thres_entries = 0;
  730. }
  731. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  732. mac_id, &ring_params);
  733. if (!srng->hal_srng) {
  734. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  735. srng->alloc_size,
  736. srng->base_vaddr_unaligned,
  737. srng->base_paddr_unaligned, 0);
  738. }
  739. return 0;
  740. }
  741. /**
  742. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  743. * Any buffers allocated and attached to ring entries are expected to be freed
  744. * before calling this function.
  745. */
  746. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  747. int ring_type, int ring_num)
  748. {
  749. if (!srng->hal_srng) {
  750. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  751. FL("Ring type: %d, num:%d not setup"),
  752. ring_type, ring_num);
  753. return;
  754. }
  755. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  756. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  757. srng->alloc_size,
  758. srng->base_vaddr_unaligned,
  759. srng->base_paddr_unaligned, 0);
  760. srng->hal_srng = NULL;
  761. }
  762. /* TODO: Need this interface from HIF */
  763. void *hif_get_hal_handle(void *hif_handle);
  764. /*
  765. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  766. * @dp_ctx: DP SOC handle
  767. * @budget: Number of frames/descriptors that can be processed in one shot
  768. *
  769. * Return: remaining budget/quota for the soc device
  770. */
  771. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  772. {
  773. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  774. struct dp_soc *soc = int_ctx->soc;
  775. int ring = 0;
  776. uint32_t work_done = 0;
  777. int budget = dp_budget;
  778. uint8_t tx_mask = int_ctx->tx_ring_mask;
  779. uint8_t rx_mask = int_ctx->rx_ring_mask;
  780. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  781. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  782. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  783. uint32_t remaining_quota = dp_budget;
  784. struct dp_pdev *pdev = NULL;
  785. int mac_id;
  786. /* Process Tx completion interrupts first to return back buffers */
  787. while (tx_mask) {
  788. if (tx_mask & 0x1) {
  789. work_done = dp_tx_comp_handler(soc,
  790. soc->tx_comp_ring[ring].hal_srng,
  791. remaining_quota);
  792. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  793. "tx mask 0x%x ring %d, budget %d, work_done %d",
  794. tx_mask, ring, budget, work_done);
  795. budget -= work_done;
  796. if (budget <= 0)
  797. goto budget_done;
  798. remaining_quota = budget;
  799. }
  800. tx_mask = tx_mask >> 1;
  801. ring++;
  802. }
  803. /* Process REO Exception ring interrupt */
  804. if (rx_err_mask) {
  805. work_done = dp_rx_err_process(soc,
  806. soc->reo_exception_ring.hal_srng,
  807. remaining_quota);
  808. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  809. "REO Exception Ring: work_done %d budget %d",
  810. work_done, budget);
  811. budget -= work_done;
  812. if (budget <= 0) {
  813. goto budget_done;
  814. }
  815. remaining_quota = budget;
  816. }
  817. /* Process Rx WBM release ring interrupt */
  818. if (rx_wbm_rel_mask) {
  819. work_done = dp_rx_wbm_err_process(soc,
  820. soc->rx_rel_ring.hal_srng, remaining_quota);
  821. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  822. "WBM Release Ring: work_done %d budget %d",
  823. work_done, budget);
  824. budget -= work_done;
  825. if (budget <= 0) {
  826. goto budget_done;
  827. }
  828. remaining_quota = budget;
  829. }
  830. /* Process Rx interrupts */
  831. if (rx_mask) {
  832. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  833. if (rx_mask & (1 << ring)) {
  834. work_done = dp_rx_process(int_ctx,
  835. soc->reo_dest_ring[ring].hal_srng,
  836. remaining_quota);
  837. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  838. "rx mask 0x%x ring %d, work_done %d budget %d",
  839. rx_mask, ring, work_done, budget);
  840. budget -= work_done;
  841. if (budget <= 0)
  842. goto budget_done;
  843. remaining_quota = budget;
  844. }
  845. }
  846. for (ring = 0; ring < MAX_RX_MAC_RINGS; ring++) {
  847. work_done = dp_rxdma_err_process(soc, ring,
  848. remaining_quota);
  849. budget -= work_done;
  850. }
  851. }
  852. if (reo_status_mask)
  853. dp_reo_status_ring_handler(soc);
  854. /* Process LMAC interrupts */
  855. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  856. pdev = soc->pdev_list[ring];
  857. if (pdev == NULL)
  858. continue;
  859. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  860. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  861. pdev->pdev_id);
  862. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  863. work_done = dp_mon_process(soc, mac_for_pdev,
  864. remaining_quota);
  865. budget -= work_done;
  866. if (budget <= 0)
  867. goto budget_done;
  868. remaining_quota = budget;
  869. }
  870. if (int_ctx->rxdma2host_ring_mask &
  871. (1 << mac_for_pdev)) {
  872. work_done = dp_rxdma_err_process(soc,
  873. mac_for_pdev,
  874. remaining_quota);
  875. budget -= work_done;
  876. if (budget <= 0)
  877. goto budget_done;
  878. remaining_quota = budget;
  879. }
  880. if (int_ctx->host2rxdma_ring_mask &
  881. (1 << mac_for_pdev)) {
  882. union dp_rx_desc_list_elem_t *desc_list = NULL;
  883. union dp_rx_desc_list_elem_t *tail = NULL;
  884. struct dp_srng *rx_refill_buf_ring =
  885. &pdev->rx_refill_buf_ring;
  886. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  887. 1);
  888. dp_rx_buffers_replenish(soc, mac_for_pdev,
  889. rx_refill_buf_ring,
  890. &soc->rx_desc_buf[mac_for_pdev], 0,
  891. &desc_list, &tail);
  892. }
  893. }
  894. }
  895. qdf_lro_flush(int_ctx->lro_ctx);
  896. budget_done:
  897. return dp_budget - budget;
  898. }
  899. #ifdef DP_INTR_POLL_BASED
  900. /* dp_interrupt_timer()- timer poll for interrupts
  901. *
  902. * @arg: SoC Handle
  903. *
  904. * Return:
  905. *
  906. */
  907. static void dp_interrupt_timer(void *arg)
  908. {
  909. struct dp_soc *soc = (struct dp_soc *) arg;
  910. int i;
  911. if (qdf_atomic_read(&soc->cmn_init_done)) {
  912. for (i = 0;
  913. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  914. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  915. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  916. }
  917. }
  918. /*
  919. * dp_soc_interrupt_attach_poll() - Register handlers for DP interrupts
  920. * @txrx_soc: DP SOC handle
  921. *
  922. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  923. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  924. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  925. *
  926. * Return: 0 for success. nonzero for failure.
  927. */
  928. static QDF_STATUS dp_soc_interrupt_attach_poll(void *txrx_soc)
  929. {
  930. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  931. int i;
  932. soc->intr_mode = DP_INTR_POLL;
  933. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  934. soc->intr_ctx[i].dp_intr_id = i;
  935. soc->intr_ctx[i].tx_ring_mask =
  936. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  937. soc->intr_ctx[i].rx_ring_mask =
  938. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  939. soc->intr_ctx[i].rx_mon_ring_mask =
  940. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  941. soc->intr_ctx[i].rx_err_ring_mask =
  942. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  943. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  944. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  945. soc->intr_ctx[i].reo_status_ring_mask =
  946. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  947. soc->intr_ctx[i].rxdma2host_ring_mask =
  948. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  949. soc->intr_ctx[i].soc = soc;
  950. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  951. }
  952. qdf_timer_init(soc->osdev, &soc->int_timer,
  953. dp_interrupt_timer, (void *)soc,
  954. QDF_TIMER_TYPE_WAKE_APPS);
  955. return QDF_STATUS_SUCCESS;
  956. }
  957. #if defined(CONFIG_MCL)
  958. extern int con_mode_monitor;
  959. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  960. /*
  961. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  962. * @txrx_soc: DP SOC handle
  963. *
  964. * Call the appropriate attach function based on the mode of operation.
  965. * This is a WAR for enabling monitor mode.
  966. *
  967. * Return: 0 for success. nonzero for failure.
  968. */
  969. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  970. {
  971. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  972. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  973. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  974. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  975. "%s: Poll mode", __func__);
  976. return dp_soc_interrupt_attach_poll(txrx_soc);
  977. } else {
  978. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  979. "%s: Interrupt mode", __func__);
  980. return dp_soc_interrupt_attach(txrx_soc);
  981. }
  982. }
  983. #else
  984. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  985. {
  986. return dp_soc_interrupt_attach_poll(txrx_soc);
  987. }
  988. #endif
  989. #endif
  990. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  991. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  992. {
  993. int j;
  994. int num_irq = 0;
  995. int tx_mask =
  996. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  997. int rx_mask =
  998. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  999. int rx_mon_mask =
  1000. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1001. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1002. soc->wlan_cfg_ctx, intr_ctx_num);
  1003. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1004. soc->wlan_cfg_ctx, intr_ctx_num);
  1005. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1006. soc->wlan_cfg_ctx, intr_ctx_num);
  1007. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1008. soc->wlan_cfg_ctx, intr_ctx_num);
  1009. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1010. soc->wlan_cfg_ctx, intr_ctx_num);
  1011. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1012. if (tx_mask & (1 << j)) {
  1013. irq_id_map[num_irq++] =
  1014. (wbm2host_tx_completions_ring1 - j);
  1015. }
  1016. if (rx_mask & (1 << j)) {
  1017. irq_id_map[num_irq++] =
  1018. (reo2host_destination_ring1 - j);
  1019. }
  1020. if (rxdma2host_ring_mask & (1 << j)) {
  1021. irq_id_map[num_irq++] =
  1022. rxdma2host_destination_ring_mac1 -
  1023. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1024. }
  1025. if (host2rxdma_ring_mask & (1 << j)) {
  1026. irq_id_map[num_irq++] =
  1027. host2rxdma_host_buf_ring_mac1 -
  1028. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1029. }
  1030. if (rx_mon_mask & (1 << j)) {
  1031. irq_id_map[num_irq++] =
  1032. ppdu_end_interrupts_mac1 -
  1033. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1034. irq_id_map[num_irq++] =
  1035. rxdma2host_monitor_status_ring_mac1 -
  1036. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1037. }
  1038. if (rx_wbm_rel_ring_mask & (1 << j))
  1039. irq_id_map[num_irq++] = wbm2host_rx_release;
  1040. if (rx_err_ring_mask & (1 << j))
  1041. irq_id_map[num_irq++] = reo2host_exception;
  1042. if (reo_status_ring_mask & (1 << j))
  1043. irq_id_map[num_irq++] = reo2host_status;
  1044. }
  1045. *num_irq_r = num_irq;
  1046. }
  1047. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1048. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1049. int msi_vector_count, int msi_vector_start)
  1050. {
  1051. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1052. soc->wlan_cfg_ctx, intr_ctx_num);
  1053. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1054. soc->wlan_cfg_ctx, intr_ctx_num);
  1055. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1056. soc->wlan_cfg_ctx, intr_ctx_num);
  1057. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1058. soc->wlan_cfg_ctx, intr_ctx_num);
  1059. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1060. soc->wlan_cfg_ctx, intr_ctx_num);
  1061. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1062. soc->wlan_cfg_ctx, intr_ctx_num);
  1063. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1064. soc->wlan_cfg_ctx, intr_ctx_num);
  1065. unsigned int vector =
  1066. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1067. int num_irq = 0;
  1068. soc->intr_mode = DP_INTR_MSI;
  1069. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1070. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1071. irq_id_map[num_irq++] =
  1072. pld_get_msi_irq(soc->osdev->dev, vector);
  1073. *num_irq_r = num_irq;
  1074. }
  1075. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1076. int *irq_id_map, int *num_irq)
  1077. {
  1078. int msi_vector_count, ret;
  1079. uint32_t msi_base_data, msi_vector_start;
  1080. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1081. &msi_vector_count,
  1082. &msi_base_data,
  1083. &msi_vector_start);
  1084. if (ret)
  1085. return dp_soc_interrupt_map_calculate_integrated(soc,
  1086. intr_ctx_num, irq_id_map, num_irq);
  1087. else
  1088. dp_soc_interrupt_map_calculate_msi(soc,
  1089. intr_ctx_num, irq_id_map, num_irq,
  1090. msi_vector_count, msi_vector_start);
  1091. }
  1092. /*
  1093. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1094. * @txrx_soc: DP SOC handle
  1095. *
  1096. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1097. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1098. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1099. *
  1100. * Return: 0 for success. nonzero for failure.
  1101. */
  1102. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1103. {
  1104. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1105. int i = 0;
  1106. int num_irq = 0;
  1107. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1108. int ret = 0;
  1109. /* Map of IRQ ids registered with one interrupt context */
  1110. int irq_id_map[HIF_MAX_GRP_IRQ];
  1111. int tx_mask =
  1112. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1113. int rx_mask =
  1114. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1115. int rx_mon_mask =
  1116. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1117. int rx_err_ring_mask =
  1118. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1119. int rx_wbm_rel_ring_mask =
  1120. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1121. int reo_status_ring_mask =
  1122. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1123. int rxdma2host_ring_mask =
  1124. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1125. int host2rxdma_ring_mask =
  1126. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1127. soc->intr_ctx[i].dp_intr_id = i;
  1128. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1129. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1130. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1131. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1132. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1133. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1134. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1135. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1136. soc->intr_ctx[i].soc = soc;
  1137. num_irq = 0;
  1138. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1139. &num_irq);
  1140. ret = hif_register_ext_group(soc->hif_handle,
  1141. num_irq, irq_id_map, dp_service_srngs,
  1142. &soc->intr_ctx[i], "dp_intr",
  1143. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1144. if (ret) {
  1145. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1146. FL("failed, ret = %d"), ret);
  1147. return QDF_STATUS_E_FAILURE;
  1148. }
  1149. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1150. }
  1151. hif_configure_ext_group_interrupts(soc->hif_handle);
  1152. return QDF_STATUS_SUCCESS;
  1153. }
  1154. /*
  1155. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1156. * @txrx_soc: DP SOC handle
  1157. *
  1158. * Return: void
  1159. */
  1160. static void dp_soc_interrupt_detach(void *txrx_soc)
  1161. {
  1162. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1163. int i;
  1164. if (soc->intr_mode == DP_INTR_POLL) {
  1165. qdf_timer_stop(&soc->int_timer);
  1166. qdf_timer_free(&soc->int_timer);
  1167. } else {
  1168. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1169. }
  1170. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1171. soc->intr_ctx[i].tx_ring_mask = 0;
  1172. soc->intr_ctx[i].rx_ring_mask = 0;
  1173. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1174. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1175. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1176. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1177. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1178. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1179. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1180. }
  1181. }
  1182. #define AVG_MAX_MPDUS_PER_TID 128
  1183. #define AVG_TIDS_PER_CLIENT 2
  1184. #define AVG_FLOWS_PER_TID 2
  1185. #define AVG_MSDUS_PER_FLOW 128
  1186. #define AVG_MSDUS_PER_MPDU 4
  1187. /*
  1188. * Allocate and setup link descriptor pool that will be used by HW for
  1189. * various link and queue descriptors and managed by WBM
  1190. */
  1191. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1192. {
  1193. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1194. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1195. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1196. uint32_t num_mpdus_per_link_desc =
  1197. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1198. uint32_t num_msdus_per_link_desc =
  1199. hal_num_msdus_per_link_desc(soc->hal_soc);
  1200. uint32_t num_mpdu_links_per_queue_desc =
  1201. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1202. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1203. uint32_t total_link_descs, total_mem_size;
  1204. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1205. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1206. uint32_t num_link_desc_banks;
  1207. uint32_t last_bank_size = 0;
  1208. uint32_t entry_size, num_entries;
  1209. int i;
  1210. uint32_t desc_id = 0;
  1211. /* Only Tx queue descriptors are allocated from common link descriptor
  1212. * pool Rx queue descriptors are not included in this because (REO queue
  1213. * extension descriptors) they are expected to be allocated contiguously
  1214. * with REO queue descriptors
  1215. */
  1216. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1217. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1218. num_mpdu_queue_descs = num_mpdu_link_descs /
  1219. num_mpdu_links_per_queue_desc;
  1220. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1221. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1222. num_msdus_per_link_desc;
  1223. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1224. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1225. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1226. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1227. /* Round up to power of 2 */
  1228. total_link_descs = 1;
  1229. while (total_link_descs < num_entries)
  1230. total_link_descs <<= 1;
  1231. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1232. FL("total_link_descs: %u, link_desc_size: %d"),
  1233. total_link_descs, link_desc_size);
  1234. total_mem_size = total_link_descs * link_desc_size;
  1235. total_mem_size += link_desc_align;
  1236. if (total_mem_size <= max_alloc_size) {
  1237. num_link_desc_banks = 0;
  1238. last_bank_size = total_mem_size;
  1239. } else {
  1240. num_link_desc_banks = (total_mem_size) /
  1241. (max_alloc_size - link_desc_align);
  1242. last_bank_size = total_mem_size %
  1243. (max_alloc_size - link_desc_align);
  1244. }
  1245. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1246. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1247. total_mem_size, num_link_desc_banks);
  1248. for (i = 0; i < num_link_desc_banks; i++) {
  1249. soc->link_desc_banks[i].base_vaddr_unaligned =
  1250. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1251. max_alloc_size,
  1252. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1253. soc->link_desc_banks[i].size = max_alloc_size;
  1254. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1255. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1256. ((unsigned long)(
  1257. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1258. link_desc_align));
  1259. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1260. soc->link_desc_banks[i].base_paddr_unaligned) +
  1261. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1262. (unsigned long)(
  1263. soc->link_desc_banks[i].base_vaddr_unaligned));
  1264. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1265. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1266. FL("Link descriptor memory alloc failed"));
  1267. goto fail;
  1268. }
  1269. }
  1270. if (last_bank_size) {
  1271. /* Allocate last bank in case total memory required is not exact
  1272. * multiple of max_alloc_size
  1273. */
  1274. soc->link_desc_banks[i].base_vaddr_unaligned =
  1275. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1276. last_bank_size,
  1277. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1278. soc->link_desc_banks[i].size = last_bank_size;
  1279. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1280. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1281. ((unsigned long)(
  1282. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1283. link_desc_align));
  1284. soc->link_desc_banks[i].base_paddr =
  1285. (unsigned long)(
  1286. soc->link_desc_banks[i].base_paddr_unaligned) +
  1287. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1288. (unsigned long)(
  1289. soc->link_desc_banks[i].base_vaddr_unaligned));
  1290. }
  1291. /* Allocate and setup link descriptor idle list for HW internal use */
  1292. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1293. total_mem_size = entry_size * total_link_descs;
  1294. if (total_mem_size <= max_alloc_size) {
  1295. void *desc;
  1296. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1297. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1298. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1299. FL("Link desc idle ring setup failed"));
  1300. goto fail;
  1301. }
  1302. hal_srng_access_start_unlocked(soc->hal_soc,
  1303. soc->wbm_idle_link_ring.hal_srng);
  1304. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1305. soc->link_desc_banks[i].base_paddr; i++) {
  1306. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1307. ((unsigned long)(
  1308. soc->link_desc_banks[i].base_vaddr) -
  1309. (unsigned long)(
  1310. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1311. / link_desc_size;
  1312. unsigned long paddr = (unsigned long)(
  1313. soc->link_desc_banks[i].base_paddr);
  1314. while (num_entries && (desc = hal_srng_src_get_next(
  1315. soc->hal_soc,
  1316. soc->wbm_idle_link_ring.hal_srng))) {
  1317. hal_set_link_desc_addr(desc,
  1318. LINK_DESC_COOKIE(desc_id, i), paddr);
  1319. num_entries--;
  1320. desc_id++;
  1321. paddr += link_desc_size;
  1322. }
  1323. }
  1324. hal_srng_access_end_unlocked(soc->hal_soc,
  1325. soc->wbm_idle_link_ring.hal_srng);
  1326. } else {
  1327. uint32_t num_scatter_bufs;
  1328. uint32_t num_entries_per_buf;
  1329. uint32_t rem_entries;
  1330. uint8_t *scatter_buf_ptr;
  1331. uint16_t scatter_buf_num;
  1332. soc->wbm_idle_scatter_buf_size =
  1333. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1334. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1335. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1336. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1337. soc->hal_soc, total_mem_size,
  1338. soc->wbm_idle_scatter_buf_size);
  1339. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1340. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1341. FL("scatter bufs size out of bounds"));
  1342. goto fail;
  1343. }
  1344. for (i = 0; i < num_scatter_bufs; i++) {
  1345. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1346. qdf_mem_alloc_consistent(soc->osdev,
  1347. soc->osdev->dev,
  1348. soc->wbm_idle_scatter_buf_size,
  1349. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1350. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1351. QDF_TRACE(QDF_MODULE_ID_DP,
  1352. QDF_TRACE_LEVEL_ERROR,
  1353. FL("Scatter list memory alloc failed"));
  1354. goto fail;
  1355. }
  1356. }
  1357. /* Populate idle list scatter buffers with link descriptor
  1358. * pointers
  1359. */
  1360. scatter_buf_num = 0;
  1361. scatter_buf_ptr = (uint8_t *)(
  1362. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1363. rem_entries = num_entries_per_buf;
  1364. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1365. soc->link_desc_banks[i].base_paddr; i++) {
  1366. uint32_t num_link_descs =
  1367. (soc->link_desc_banks[i].size -
  1368. ((unsigned long)(
  1369. soc->link_desc_banks[i].base_vaddr) -
  1370. (unsigned long)(
  1371. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1372. / link_desc_size;
  1373. unsigned long paddr = (unsigned long)(
  1374. soc->link_desc_banks[i].base_paddr);
  1375. while (num_link_descs) {
  1376. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1377. LINK_DESC_COOKIE(desc_id, i), paddr);
  1378. num_link_descs--;
  1379. desc_id++;
  1380. paddr += link_desc_size;
  1381. rem_entries--;
  1382. if (rem_entries) {
  1383. scatter_buf_ptr += entry_size;
  1384. } else {
  1385. rem_entries = num_entries_per_buf;
  1386. scatter_buf_num++;
  1387. if (scatter_buf_num >= num_scatter_bufs)
  1388. break;
  1389. scatter_buf_ptr = (uint8_t *)(
  1390. soc->wbm_idle_scatter_buf_base_vaddr[
  1391. scatter_buf_num]);
  1392. }
  1393. }
  1394. }
  1395. /* Setup link descriptor idle list in HW */
  1396. hal_setup_link_idle_list(soc->hal_soc,
  1397. soc->wbm_idle_scatter_buf_base_paddr,
  1398. soc->wbm_idle_scatter_buf_base_vaddr,
  1399. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1400. (uint32_t)(scatter_buf_ptr -
  1401. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1402. scatter_buf_num-1])), total_link_descs);
  1403. }
  1404. return 0;
  1405. fail:
  1406. if (soc->wbm_idle_link_ring.hal_srng) {
  1407. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  1408. WBM_IDLE_LINK, 0);
  1409. }
  1410. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1411. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1412. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1413. soc->wbm_idle_scatter_buf_size,
  1414. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1415. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1416. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1417. }
  1418. }
  1419. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1420. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1421. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1422. soc->link_desc_banks[i].size,
  1423. soc->link_desc_banks[i].base_vaddr_unaligned,
  1424. soc->link_desc_banks[i].base_paddr_unaligned,
  1425. 0);
  1426. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1427. }
  1428. }
  1429. return QDF_STATUS_E_FAILURE;
  1430. }
  1431. /*
  1432. * Free link descriptor pool that was setup HW
  1433. */
  1434. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1435. {
  1436. int i;
  1437. if (soc->wbm_idle_link_ring.hal_srng) {
  1438. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1439. WBM_IDLE_LINK, 0);
  1440. }
  1441. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1442. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1443. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1444. soc->wbm_idle_scatter_buf_size,
  1445. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1446. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1447. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1448. }
  1449. }
  1450. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1451. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1452. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1453. soc->link_desc_banks[i].size,
  1454. soc->link_desc_banks[i].base_vaddr_unaligned,
  1455. soc->link_desc_banks[i].base_paddr_unaligned,
  1456. 0);
  1457. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1458. }
  1459. }
  1460. }
  1461. /* TODO: Following should be configurable */
  1462. #define WBM_RELEASE_RING_SIZE 64
  1463. #define TCL_CMD_RING_SIZE 32
  1464. #define TCL_STATUS_RING_SIZE 32
  1465. #if defined(QCA_WIFI_QCA6290)
  1466. #define REO_DST_RING_SIZE 1024
  1467. #else
  1468. #define REO_DST_RING_SIZE 2048
  1469. #endif
  1470. #define REO_REINJECT_RING_SIZE 32
  1471. #define RX_RELEASE_RING_SIZE 1024
  1472. #define REO_EXCEPTION_RING_SIZE 128
  1473. #define REO_CMD_RING_SIZE 64
  1474. #define REO_STATUS_RING_SIZE 128
  1475. #define RXDMA_BUF_RING_SIZE 1024
  1476. #define RXDMA_REFILL_RING_SIZE 4096
  1477. #define RXDMA_MONITOR_BUF_RING_SIZE 4096
  1478. #define RXDMA_MONITOR_DST_RING_SIZE 2048
  1479. #define RXDMA_MONITOR_STATUS_RING_SIZE 1024
  1480. #define RXDMA_MONITOR_DESC_RING_SIZE 4096
  1481. #define RXDMA_ERR_DST_RING_SIZE 1024
  1482. /*
  1483. * dp_wds_aging_timer_fn() - Timer callback function for WDS aging
  1484. * @soc: Datapath SOC handle
  1485. *
  1486. * This is a timer function used to age out stale AST nodes from
  1487. * AST table
  1488. */
  1489. #ifdef FEATURE_WDS
  1490. static void dp_wds_aging_timer_fn(void *soc_hdl)
  1491. {
  1492. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1493. struct dp_pdev *pdev;
  1494. struct dp_vdev *vdev;
  1495. struct dp_peer *peer;
  1496. struct dp_ast_entry *ase, *temp_ase;
  1497. int i;
  1498. qdf_spin_lock_bh(&soc->ast_lock);
  1499. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1500. pdev = soc->pdev_list[i];
  1501. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1502. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1503. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1504. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1505. /*
  1506. * Do not expire static ast entries
  1507. * and HM WDS entries
  1508. */
  1509. if (ase->type != CDP_TXRX_AST_TYPE_WDS)
  1510. continue;
  1511. if (ase->is_active) {
  1512. ase->is_active = FALSE;
  1513. continue;
  1514. }
  1515. DP_STATS_INC(soc, ast.aged_out, 1);
  1516. dp_peer_del_ast(soc, ase);
  1517. }
  1518. }
  1519. }
  1520. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1521. }
  1522. qdf_spin_unlock_bh(&soc->ast_lock);
  1523. if (qdf_atomic_read(&soc->cmn_init_done))
  1524. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1525. }
  1526. /*
  1527. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1528. * @soc: Datapath SOC handle
  1529. *
  1530. * Return: None
  1531. */
  1532. static void dp_soc_wds_attach(struct dp_soc *soc)
  1533. {
  1534. qdf_timer_init(soc->osdev, &soc->wds_aging_timer,
  1535. dp_wds_aging_timer_fn, (void *)soc,
  1536. QDF_TIMER_TYPE_WAKE_APPS);
  1537. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1538. }
  1539. /*
  1540. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1541. * @txrx_soc: DP SOC handle
  1542. *
  1543. * Return: None
  1544. */
  1545. static void dp_soc_wds_detach(struct dp_soc *soc)
  1546. {
  1547. qdf_timer_stop(&soc->wds_aging_timer);
  1548. qdf_timer_free(&soc->wds_aging_timer);
  1549. }
  1550. #else
  1551. static void dp_soc_wds_attach(struct dp_soc *soc)
  1552. {
  1553. }
  1554. static void dp_soc_wds_detach(struct dp_soc *soc)
  1555. {
  1556. }
  1557. #endif
  1558. /*
  1559. * dp_soc_reset_ring_map() - Reset cpu ring map
  1560. * @soc: Datapath soc handler
  1561. *
  1562. * This api resets the default cpu ring map
  1563. */
  1564. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1565. {
  1566. uint8_t i;
  1567. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1568. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1569. if (nss_config == 1) {
  1570. /*
  1571. * Setting Tx ring map for one nss offloaded radio
  1572. */
  1573. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1574. } else if (nss_config == 2) {
  1575. /*
  1576. * Setting Tx ring for two nss offloaded radios
  1577. */
  1578. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1579. } else {
  1580. /*
  1581. * Setting Tx ring map for all nss offloaded radios
  1582. */
  1583. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_ALL_RADIO_OFFLOADED_MAP][i];
  1584. }
  1585. }
  1586. }
  1587. /*
  1588. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1589. * @dp_soc - DP soc handle
  1590. * @ring_type - ring type
  1591. * @ring_num - ring_num
  1592. *
  1593. * return 0 or 1
  1594. */
  1595. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1596. {
  1597. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1598. uint8_t status = 0;
  1599. switch (ring_type) {
  1600. case WBM2SW_RELEASE:
  1601. case REO_DST:
  1602. case RXDMA_BUF:
  1603. status = ((nss_config) & (1 << ring_num));
  1604. break;
  1605. default:
  1606. break;
  1607. }
  1608. return status;
  1609. }
  1610. /*
  1611. * dp_soc_reset_intr_mask() - reset interrupt mask
  1612. * @dp_soc - DP Soc handle
  1613. *
  1614. * Return: Return void
  1615. */
  1616. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1617. {
  1618. uint8_t j;
  1619. int *grp_mask = NULL;
  1620. int group_number, mask, num_ring;
  1621. /* number of tx ring */
  1622. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1623. /*
  1624. * group mask for tx completion ring.
  1625. */
  1626. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1627. /* loop and reset the mask for only offloaded ring */
  1628. for (j = 0; j < num_ring; j++) {
  1629. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1630. continue;
  1631. }
  1632. /*
  1633. * Group number corresponding to tx offloaded ring.
  1634. */
  1635. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1636. if (group_number < 0) {
  1637. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1638. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1639. WBM2SW_RELEASE, j);
  1640. return;
  1641. }
  1642. /* reset the tx mask for offloaded ring */
  1643. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1644. mask &= (~(1 << j));
  1645. /*
  1646. * reset the interrupt mask for offloaded ring.
  1647. */
  1648. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1649. }
  1650. /* number of rx rings */
  1651. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1652. /*
  1653. * group mask for reo destination ring.
  1654. */
  1655. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1656. /* loop and reset the mask for only offloaded ring */
  1657. for (j = 0; j < num_ring; j++) {
  1658. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  1659. continue;
  1660. }
  1661. /*
  1662. * Group number corresponding to rx offloaded ring.
  1663. */
  1664. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1665. if (group_number < 0) {
  1666. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1667. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1668. REO_DST, j);
  1669. return;
  1670. }
  1671. /* set the interrupt mask for offloaded ring */
  1672. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1673. mask &= (~(1 << j));
  1674. /*
  1675. * set the interrupt mask to zero for rx offloaded radio.
  1676. */
  1677. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1678. }
  1679. /*
  1680. * group mask for Rx buffer refill ring
  1681. */
  1682. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1683. /* loop and reset the mask for only offloaded ring */
  1684. for (j = 0; j < MAX_PDEV_CNT; j++) {
  1685. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  1686. continue;
  1687. }
  1688. /*
  1689. * Group number corresponding to rx offloaded ring.
  1690. */
  1691. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1692. if (group_number < 0) {
  1693. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1694. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1695. REO_DST, j);
  1696. return;
  1697. }
  1698. /* set the interrupt mask for offloaded ring */
  1699. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1700. group_number);
  1701. mask &= (~(1 << j));
  1702. /*
  1703. * set the interrupt mask to zero for rx offloaded radio.
  1704. */
  1705. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1706. group_number, mask);
  1707. }
  1708. }
  1709. #ifdef IPA_OFFLOAD
  1710. /**
  1711. * dp_reo_remap_config() - configure reo remap register value based
  1712. * nss configuration.
  1713. * based on offload_radio value below remap configuration
  1714. * get applied.
  1715. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  1716. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  1717. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  1718. * 3 - both Radios handled by NSS (remap not required)
  1719. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  1720. *
  1721. * @remap1: output parameter indicates reo remap 1 register value
  1722. * @remap2: output parameter indicates reo remap 2 register value
  1723. * Return: bool type, true if remap is configured else false.
  1724. */
  1725. static bool dp_reo_remap_config(struct dp_soc *soc,
  1726. uint32_t *remap1,
  1727. uint32_t *remap2)
  1728. {
  1729. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  1730. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  1731. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  1732. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  1733. return true;
  1734. }
  1735. #else
  1736. static bool dp_reo_remap_config(struct dp_soc *soc,
  1737. uint32_t *remap1,
  1738. uint32_t *remap2)
  1739. {
  1740. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1741. switch (offload_radio) {
  1742. case 0:
  1743. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1744. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1745. (0x3 << 18) | (0x4 << 21)) << 8;
  1746. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1747. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1748. (0x3 << 18) | (0x4 << 21)) << 8;
  1749. break;
  1750. case 1:
  1751. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  1752. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  1753. (0x2 << 18) | (0x3 << 21)) << 8;
  1754. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  1755. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  1756. (0x4 << 18) | (0x2 << 21)) << 8;
  1757. break;
  1758. case 2:
  1759. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  1760. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  1761. (0x1 << 18) | (0x3 << 21)) << 8;
  1762. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  1763. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  1764. (0x4 << 18) | (0x1 << 21)) << 8;
  1765. break;
  1766. case 3:
  1767. /* return false if both radios are offloaded to NSS */
  1768. return false;
  1769. }
  1770. return true;
  1771. }
  1772. #endif
  1773. /*
  1774. * dp_reo_frag_dst_set() - configure reo register to set the
  1775. * fragment destination ring
  1776. * @soc : Datapath soc
  1777. * @frag_dst_ring : output parameter to set fragment destination ring
  1778. *
  1779. * Based on offload_radio below fragment destination rings is selected
  1780. * 0 - TCL
  1781. * 1 - SW1
  1782. * 2 - SW2
  1783. * 3 - SW3
  1784. * 4 - SW4
  1785. * 5 - Release
  1786. * 6 - FW
  1787. * 7 - alternate select
  1788. *
  1789. * return: void
  1790. */
  1791. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  1792. {
  1793. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1794. switch (offload_radio) {
  1795. case 0:
  1796. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  1797. break;
  1798. case 3:
  1799. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  1800. break;
  1801. default:
  1802. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1803. FL("dp_reo_frag_dst_set invalid offload radio config"));
  1804. break;
  1805. }
  1806. }
  1807. /*
  1808. * dp_soc_cmn_setup() - Common SoC level initializion
  1809. * @soc: Datapath SOC handle
  1810. *
  1811. * This is an internal function used to setup common SOC data structures,
  1812. * to be called from PDEV attach after receiving HW mode capabilities from FW
  1813. */
  1814. static int dp_soc_cmn_setup(struct dp_soc *soc)
  1815. {
  1816. int i;
  1817. struct hal_reo_params reo_params;
  1818. int tx_ring_size;
  1819. int tx_comp_ring_size;
  1820. if (qdf_atomic_read(&soc->cmn_init_done))
  1821. return 0;
  1822. if (dp_hw_link_desc_pool_setup(soc))
  1823. goto fail1;
  1824. /* Setup SRNG rings */
  1825. /* Common rings */
  1826. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  1827. WBM_RELEASE_RING_SIZE)) {
  1828. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1829. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  1830. goto fail1;
  1831. }
  1832. soc->num_tcl_data_rings = 0;
  1833. /* Tx data rings */
  1834. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1835. soc->num_tcl_data_rings =
  1836. wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1837. tx_comp_ring_size =
  1838. wlan_cfg_tx_comp_ring_size(soc->wlan_cfg_ctx);
  1839. tx_ring_size =
  1840. wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  1841. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  1842. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  1843. TCL_DATA, i, 0, tx_ring_size)) {
  1844. QDF_TRACE(QDF_MODULE_ID_DP,
  1845. QDF_TRACE_LEVEL_ERROR,
  1846. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  1847. goto fail1;
  1848. }
  1849. /*
  1850. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  1851. * count
  1852. */
  1853. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  1854. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  1855. QDF_TRACE(QDF_MODULE_ID_DP,
  1856. QDF_TRACE_LEVEL_ERROR,
  1857. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  1858. goto fail1;
  1859. }
  1860. }
  1861. } else {
  1862. /* This will be incremented during per pdev ring setup */
  1863. soc->num_tcl_data_rings = 0;
  1864. }
  1865. if (dp_tx_soc_attach(soc)) {
  1866. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1867. FL("dp_tx_soc_attach failed"));
  1868. goto fail1;
  1869. }
  1870. /* TCL command and status rings */
  1871. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  1872. TCL_CMD_RING_SIZE)) {
  1873. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1874. FL("dp_srng_setup failed for tcl_cmd_ring"));
  1875. goto fail1;
  1876. }
  1877. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  1878. TCL_STATUS_RING_SIZE)) {
  1879. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1880. FL("dp_srng_setup failed for tcl_status_ring"));
  1881. goto fail1;
  1882. }
  1883. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  1884. * descriptors
  1885. */
  1886. /* Rx data rings */
  1887. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1888. soc->num_reo_dest_rings =
  1889. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1890. QDF_TRACE(QDF_MODULE_ID_DP,
  1891. QDF_TRACE_LEVEL_ERROR,
  1892. FL("num_reo_dest_rings %d\n"), soc->num_reo_dest_rings);
  1893. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  1894. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  1895. i, 0, REO_DST_RING_SIZE)) {
  1896. QDF_TRACE(QDF_MODULE_ID_DP,
  1897. QDF_TRACE_LEVEL_ERROR,
  1898. FL("dp_srng_setup failed for reo_dest_ring[%d]"), i);
  1899. goto fail1;
  1900. }
  1901. }
  1902. } else {
  1903. /* This will be incremented during per pdev ring setup */
  1904. soc->num_reo_dest_rings = 0;
  1905. }
  1906. /* LMAC RxDMA to SW Rings configuration */
  1907. if (!wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  1908. /* Only valid for MCL */
  1909. struct dp_pdev *pdev = soc->pdev_list[0];
  1910. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  1911. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  1912. RXDMA_DST, 0, i, RXDMA_ERR_DST_RING_SIZE)) {
  1913. QDF_TRACE(QDF_MODULE_ID_DP,
  1914. QDF_TRACE_LEVEL_ERROR,
  1915. FL("dp_srng_setup failed for rxdma_err_dst_ring"));
  1916. goto fail1;
  1917. }
  1918. }
  1919. }
  1920. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  1921. /* REO reinjection ring */
  1922. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  1923. REO_REINJECT_RING_SIZE)) {
  1924. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1925. FL("dp_srng_setup failed for reo_reinject_ring"));
  1926. goto fail1;
  1927. }
  1928. /* Rx release ring */
  1929. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  1930. RX_RELEASE_RING_SIZE)) {
  1931. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1932. FL("dp_srng_setup failed for rx_rel_ring"));
  1933. goto fail1;
  1934. }
  1935. /* Rx exception ring */
  1936. if (dp_srng_setup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0,
  1937. MAX_REO_DEST_RINGS, REO_EXCEPTION_RING_SIZE)) {
  1938. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1939. FL("dp_srng_setup failed for reo_exception_ring"));
  1940. goto fail1;
  1941. }
  1942. /* REO command and status rings */
  1943. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  1944. REO_CMD_RING_SIZE)) {
  1945. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1946. FL("dp_srng_setup failed for reo_cmd_ring"));
  1947. goto fail1;
  1948. }
  1949. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  1950. TAILQ_INIT(&soc->rx.reo_cmd_list);
  1951. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  1952. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  1953. REO_STATUS_RING_SIZE)) {
  1954. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1955. FL("dp_srng_setup failed for reo_status_ring"));
  1956. goto fail1;
  1957. }
  1958. qdf_spinlock_create(&soc->ast_lock);
  1959. dp_soc_wds_attach(soc);
  1960. /* Reset the cpu ring map if radio is NSS offloaded */
  1961. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  1962. dp_soc_reset_cpu_ring_map(soc);
  1963. dp_soc_reset_intr_mask(soc);
  1964. }
  1965. /* Setup HW REO */
  1966. qdf_mem_zero(&reo_params, sizeof(reo_params));
  1967. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  1968. /*
  1969. * Reo ring remap is not required if both radios
  1970. * are offloaded to NSS
  1971. */
  1972. if (!dp_reo_remap_config(soc,
  1973. &reo_params.remap1,
  1974. &reo_params.remap2))
  1975. goto out;
  1976. reo_params.rx_hash_enabled = true;
  1977. }
  1978. /* setup the global rx defrag waitlist */
  1979. TAILQ_INIT(&soc->rx.defrag.waitlist);
  1980. soc->rx.defrag.timeout_ms =
  1981. wlan_cfg_get_rx_defrag_min_timeout(soc->wlan_cfg_ctx);
  1982. soc->rx.flags.defrag_timeout_check =
  1983. wlan_cfg_get_defrag_timeout_check(soc->wlan_cfg_ctx);
  1984. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  1985. out:
  1986. /*
  1987. * set the fragment destination ring
  1988. */
  1989. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  1990. hal_reo_setup(soc->hal_soc, &reo_params);
  1991. qdf_atomic_set(&soc->cmn_init_done, 1);
  1992. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  1993. return 0;
  1994. fail1:
  1995. /*
  1996. * Cleanup will be done as part of soc_detach, which will
  1997. * be called on pdev attach failure
  1998. */
  1999. return QDF_STATUS_E_FAILURE;
  2000. }
  2001. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2002. static void dp_lro_hash_setup(struct dp_soc *soc)
  2003. {
  2004. struct cdp_lro_hash_config lro_hash;
  2005. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2006. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2007. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2008. FL("LRO disabled RX hash disabled"));
  2009. return;
  2010. }
  2011. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2012. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  2013. lro_hash.lro_enable = 1;
  2014. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2015. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2016. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2017. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2018. }
  2019. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  2020. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2021. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2022. LRO_IPV4_SEED_ARR_SZ));
  2023. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2024. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2025. LRO_IPV6_SEED_ARR_SZ));
  2026. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2027. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2028. lro_hash.lro_enable, lro_hash.tcp_flag,
  2029. lro_hash.tcp_flag_mask);
  2030. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2031. QDF_TRACE_LEVEL_ERROR,
  2032. (void *)lro_hash.toeplitz_hash_ipv4,
  2033. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2034. LRO_IPV4_SEED_ARR_SZ));
  2035. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2036. QDF_TRACE_LEVEL_ERROR,
  2037. (void *)lro_hash.toeplitz_hash_ipv6,
  2038. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2039. LRO_IPV6_SEED_ARR_SZ));
  2040. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2041. if (soc->cdp_soc.ol_ops->lro_hash_config)
  2042. (void)soc->cdp_soc.ol_ops->lro_hash_config
  2043. (soc->ctrl_psoc, &lro_hash);
  2044. }
  2045. /*
  2046. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2047. * @soc: data path SoC handle
  2048. * @pdev: Physical device handle
  2049. *
  2050. * Return: 0 - success, > 0 - failure
  2051. */
  2052. #ifdef QCA_HOST2FW_RXBUF_RING
  2053. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2054. struct dp_pdev *pdev)
  2055. {
  2056. int max_mac_rings =
  2057. wlan_cfg_get_num_mac_rings
  2058. (pdev->wlan_cfg_ctx);
  2059. int i;
  2060. for (i = 0; i < max_mac_rings; i++) {
  2061. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2062. "%s: pdev_id %d mac_id %d\n",
  2063. __func__, pdev->pdev_id, i);
  2064. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2065. RXDMA_BUF, 1, i, RXDMA_BUF_RING_SIZE)) {
  2066. QDF_TRACE(QDF_MODULE_ID_DP,
  2067. QDF_TRACE_LEVEL_ERROR,
  2068. FL("failed rx mac ring setup"));
  2069. return QDF_STATUS_E_FAILURE;
  2070. }
  2071. }
  2072. return QDF_STATUS_SUCCESS;
  2073. }
  2074. #else
  2075. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2076. struct dp_pdev *pdev)
  2077. {
  2078. return QDF_STATUS_SUCCESS;
  2079. }
  2080. #endif
  2081. /**
  2082. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2083. * @pdev - DP_PDEV handle
  2084. *
  2085. * Return: void
  2086. */
  2087. static inline void
  2088. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2089. {
  2090. uint8_t map_id;
  2091. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2092. qdf_mem_copy(pdev->dscp_tid_map[map_id], default_dscp_tid_map,
  2093. sizeof(default_dscp_tid_map));
  2094. }
  2095. for (map_id = 0; map_id < HAL_MAX_HW_DSCP_TID_MAPS; map_id++) {
  2096. hal_tx_set_dscp_tid_map(pdev->soc->hal_soc,
  2097. pdev->dscp_tid_map[map_id],
  2098. map_id);
  2099. }
  2100. }
  2101. #ifdef QCA_SUPPORT_SON
  2102. /**
  2103. * dp_mark_peer_inact(): Update peer inactivity status
  2104. * @peer_handle - datapath peer handle
  2105. *
  2106. * Return: void
  2107. */
  2108. void dp_mark_peer_inact(void *peer_handle, bool inactive)
  2109. {
  2110. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  2111. struct dp_pdev *pdev;
  2112. struct dp_soc *soc;
  2113. bool inactive_old;
  2114. if (!peer)
  2115. return;
  2116. pdev = peer->vdev->pdev;
  2117. soc = pdev->soc;
  2118. inactive_old = peer->peer_bs_inact_flag == 1;
  2119. if (!inactive)
  2120. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2121. peer->peer_bs_inact_flag = inactive ? 1 : 0;
  2122. if (inactive_old != inactive) {
  2123. /**
  2124. * Note: a node lookup can happen in RX datapath context
  2125. * when a node changes from inactive to active (at most once
  2126. * per inactivity timeout threshold)
  2127. */
  2128. if (soc->cdp_soc.ol_ops->record_act_change) {
  2129. soc->cdp_soc.ol_ops->record_act_change(
  2130. (void *)pdev->ctrl_pdev,
  2131. peer->mac_addr.raw, !inactive);
  2132. }
  2133. }
  2134. }
  2135. /**
  2136. * dp_txrx_peer_find_inact_timeout_handler(): Inactivity timeout function
  2137. *
  2138. * Periodically checks the inactivity status
  2139. */
  2140. static os_timer_func(dp_txrx_peer_find_inact_timeout_handler)
  2141. {
  2142. struct dp_pdev *pdev;
  2143. struct dp_vdev *vdev;
  2144. struct dp_peer *peer;
  2145. struct dp_soc *soc;
  2146. int i;
  2147. OS_GET_TIMER_ARG(soc, struct dp_soc *);
  2148. qdf_spin_lock(&soc->peer_ref_mutex);
  2149. for (i = 0; i < soc->pdev_count; i++) {
  2150. pdev = soc->pdev_list[i];
  2151. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2152. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  2153. if (vdev->opmode != wlan_op_mode_ap)
  2154. continue;
  2155. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2156. if (!peer->authorize) {
  2157. /**
  2158. * Inactivity check only interested in
  2159. * connected node
  2160. */
  2161. continue;
  2162. }
  2163. if (peer->peer_bs_inact > soc->pdev_bs_inact_reload) {
  2164. /**
  2165. * This check ensures we do not wait extra long
  2166. * due to the potential race condition
  2167. */
  2168. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2169. }
  2170. if (peer->peer_bs_inact > 0) {
  2171. /* Do not let it wrap around */
  2172. peer->peer_bs_inact--;
  2173. }
  2174. if (peer->peer_bs_inact == 0)
  2175. dp_mark_peer_inact(peer, true);
  2176. }
  2177. }
  2178. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2179. }
  2180. qdf_spin_unlock(&soc->peer_ref_mutex);
  2181. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  2182. soc->pdev_bs_inact_interval * 1000);
  2183. }
  2184. /**
  2185. * dp_free_inact_timer(): free inact timer
  2186. * @timer - inact timer handle
  2187. *
  2188. * Return: bool
  2189. */
  2190. void dp_free_inact_timer(struct dp_soc *soc)
  2191. {
  2192. qdf_timer_free(&soc->pdev_bs_inact_timer);
  2193. }
  2194. #else
  2195. void dp_mark_peer_inact(void *peer, bool inactive)
  2196. {
  2197. return;
  2198. }
  2199. void dp_free_inact_timer(struct dp_soc *soc)
  2200. {
  2201. return;
  2202. }
  2203. #endif
  2204. #ifdef IPA_OFFLOAD
  2205. /**
  2206. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2207. * @soc: data path instance
  2208. * @pdev: core txrx pdev context
  2209. *
  2210. * Return: QDF_STATUS_SUCCESS: success
  2211. * QDF_STATUS_E_RESOURCES: Error return
  2212. */
  2213. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2214. struct dp_pdev *pdev)
  2215. {
  2216. /* Setup second Rx refill buffer ring */
  2217. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2218. IPA_RX_REFILL_BUF_RING_IDX,
  2219. pdev->pdev_id, RXDMA_REFILL_RING_SIZE)) {
  2220. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2221. FL("dp_srng_setup failed second rx refill ring"));
  2222. return QDF_STATUS_E_FAILURE;
  2223. }
  2224. return QDF_STATUS_SUCCESS;
  2225. }
  2226. /**
  2227. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2228. * @soc: data path instance
  2229. * @pdev: core txrx pdev context
  2230. *
  2231. * Return: void
  2232. */
  2233. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2234. struct dp_pdev *pdev)
  2235. {
  2236. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2237. IPA_RX_REFILL_BUF_RING_IDX);
  2238. }
  2239. #else
  2240. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2241. struct dp_pdev *pdev)
  2242. {
  2243. return QDF_STATUS_SUCCESS;
  2244. }
  2245. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2246. struct dp_pdev *pdev)
  2247. {
  2248. }
  2249. #endif
  2250. /*
  2251. * dp_pdev_attach_wifi3() - attach txrx pdev
  2252. * @ctrl_pdev: Opaque PDEV object
  2253. * @txrx_soc: Datapath SOC handle
  2254. * @htc_handle: HTC handle for host-target interface
  2255. * @qdf_osdev: QDF OS device
  2256. * @pdev_id: PDEV ID
  2257. *
  2258. * Return: DP PDEV handle on success, NULL on failure
  2259. */
  2260. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2261. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2262. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2263. {
  2264. int tx_ring_size;
  2265. int tx_comp_ring_size;
  2266. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2267. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  2268. int mac_id;
  2269. if (!pdev) {
  2270. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2271. FL("DP PDEV memory allocation failed"));
  2272. goto fail0;
  2273. }
  2274. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach();
  2275. if (!pdev->wlan_cfg_ctx) {
  2276. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2277. FL("pdev cfg_attach failed"));
  2278. qdf_mem_free(pdev);
  2279. goto fail0;
  2280. }
  2281. /*
  2282. * set nss pdev config based on soc config
  2283. */
  2284. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2285. (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx) & (1 << pdev_id)));
  2286. pdev->soc = soc;
  2287. pdev->ctrl_pdev = ctrl_pdev;
  2288. pdev->pdev_id = pdev_id;
  2289. soc->pdev_list[pdev_id] = pdev;
  2290. soc->pdev_count++;
  2291. TAILQ_INIT(&pdev->vdev_list);
  2292. qdf_spinlock_create(&pdev->vdev_list_lock);
  2293. pdev->vdev_count = 0;
  2294. qdf_spinlock_create(&pdev->tx_mutex);
  2295. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2296. TAILQ_INIT(&pdev->neighbour_peers_list);
  2297. if (dp_soc_cmn_setup(soc)) {
  2298. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2299. FL("dp_soc_cmn_setup failed"));
  2300. goto fail1;
  2301. }
  2302. /* Setup per PDEV TCL rings if configured */
  2303. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2304. tx_ring_size =
  2305. wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  2306. tx_comp_ring_size =
  2307. wlan_cfg_tx_comp_ring_size(soc->wlan_cfg_ctx);
  2308. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2309. pdev_id, pdev_id, tx_ring_size)) {
  2310. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2311. FL("dp_srng_setup failed for tcl_data_ring"));
  2312. goto fail1;
  2313. }
  2314. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2315. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2316. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2317. FL("dp_srng_setup failed for tx_comp_ring"));
  2318. goto fail1;
  2319. }
  2320. soc->num_tcl_data_rings++;
  2321. }
  2322. /* Tx specific init */
  2323. if (dp_tx_pdev_attach(pdev)) {
  2324. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2325. FL("dp_tx_pdev_attach failed"));
  2326. goto fail1;
  2327. }
  2328. /* Setup per PDEV REO rings if configured */
  2329. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2330. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2331. pdev_id, pdev_id, REO_DST_RING_SIZE)) {
  2332. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2333. FL("dp_srng_setup failed for reo_dest_ringn"));
  2334. goto fail1;
  2335. }
  2336. soc->num_reo_dest_rings++;
  2337. }
  2338. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2339. RXDMA_REFILL_RING_SIZE)) {
  2340. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2341. FL("dp_srng_setup failed rx refill ring"));
  2342. goto fail1;
  2343. }
  2344. if (dp_rxdma_ring_setup(soc, pdev)) {
  2345. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2346. FL("RXDMA ring config failed"));
  2347. goto fail1;
  2348. }
  2349. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2350. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2351. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring[mac_id],
  2352. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2353. RXDMA_MONITOR_BUF_RING_SIZE)) {
  2354. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2355. FL("dp_srng_setup failed for rxdma_mon_buf_ring"));
  2356. goto fail1;
  2357. }
  2358. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring[mac_id],
  2359. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2360. RXDMA_MONITOR_DST_RING_SIZE)) {
  2361. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2362. FL("dp_srng_setup failed for rxdma_mon_dst_ring"));
  2363. goto fail1;
  2364. }
  2365. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring[mac_id],
  2366. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2367. RXDMA_MONITOR_STATUS_RING_SIZE)) {
  2368. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2369. FL("dp_srng_setup failed for rxdma_mon_status_ring"));
  2370. goto fail1;
  2371. }
  2372. if (dp_srng_setup(soc, &pdev->rxdma_mon_desc_ring[mac_id],
  2373. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2374. RXDMA_MONITOR_DESC_RING_SIZE)) {
  2375. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2376. "dp_srng_setup failed for rxdma_mon_desc_ring\n");
  2377. goto fail1;
  2378. }
  2379. }
  2380. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2381. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2382. 0, pdev_id, RXDMA_ERR_DST_RING_SIZE)) {
  2383. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2384. FL("dp_srng_setup failed for rxdma_err_dst_ring"));
  2385. goto fail1;
  2386. }
  2387. }
  2388. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2389. goto fail1;
  2390. if (dp_ipa_ring_resource_setup(soc, pdev))
  2391. goto fail1;
  2392. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2393. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2394. FL("dp_ipa_uc_attach failed"));
  2395. goto fail1;
  2396. }
  2397. /* Rx specific init */
  2398. if (dp_rx_pdev_attach(pdev)) {
  2399. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2400. FL("dp_rx_pdev_attach failed"));
  2401. goto fail0;
  2402. }
  2403. DP_STATS_INIT(pdev);
  2404. /* Monitor filter init */
  2405. pdev->mon_filter_mode = MON_FILTER_ALL;
  2406. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2407. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2408. pdev->fp_data_filter = FILTER_DATA_ALL;
  2409. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2410. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2411. pdev->mo_data_filter = FILTER_DATA_ALL;
  2412. dp_local_peer_id_pool_init(pdev);
  2413. dp_dscp_tid_map_setup(pdev);
  2414. /* Rx monitor mode specific init */
  2415. if (dp_rx_pdev_mon_attach(pdev)) {
  2416. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2417. "dp_rx_pdev_attach failed\n");
  2418. goto fail1;
  2419. }
  2420. if (dp_wdi_event_attach(pdev)) {
  2421. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2422. "dp_wdi_evet_attach failed\n");
  2423. goto fail1;
  2424. }
  2425. /* set the reo destination during initialization */
  2426. pdev->reo_dest = pdev->pdev_id + 1;
  2427. /*
  2428. * initialize ppdu tlv list
  2429. */
  2430. TAILQ_INIT(&pdev->ppdu_info_list);
  2431. pdev->tlv_count = 0;
  2432. pdev->list_depth = 0;
  2433. return (struct cdp_pdev *)pdev;
  2434. fail1:
  2435. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  2436. fail0:
  2437. return NULL;
  2438. }
  2439. /*
  2440. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2441. * @soc: data path SoC handle
  2442. * @pdev: Physical device handle
  2443. *
  2444. * Return: void
  2445. */
  2446. #ifdef QCA_HOST2FW_RXBUF_RING
  2447. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2448. struct dp_pdev *pdev)
  2449. {
  2450. int max_mac_rings =
  2451. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2452. int i;
  2453. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2454. max_mac_rings : MAX_RX_MAC_RINGS;
  2455. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2456. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2457. RXDMA_BUF, 1);
  2458. qdf_timer_free(&soc->mon_reap_timer);
  2459. }
  2460. #else
  2461. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2462. struct dp_pdev *pdev)
  2463. {
  2464. }
  2465. #endif
  2466. /*
  2467. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2468. * @pdev: device object
  2469. *
  2470. * Return: void
  2471. */
  2472. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2473. {
  2474. struct dp_neighbour_peer *peer = NULL;
  2475. struct dp_neighbour_peer *temp_peer = NULL;
  2476. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2477. neighbour_peer_list_elem, temp_peer) {
  2478. /* delete this peer from the list */
  2479. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2480. peer, neighbour_peer_list_elem);
  2481. qdf_mem_free(peer);
  2482. }
  2483. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2484. }
  2485. /**
  2486. * dp_htt_ppdu_stats_detach() - detach stats resources
  2487. * @pdev: Datapath PDEV handle
  2488. *
  2489. * Return: void
  2490. */
  2491. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  2492. {
  2493. struct ppdu_info *ppdu_info, *ppdu_info_next;
  2494. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  2495. ppdu_info_list_elem, ppdu_info_next) {
  2496. if (!ppdu_info)
  2497. break;
  2498. qdf_assert_always(ppdu_info->nbuf);
  2499. qdf_nbuf_free(ppdu_info->nbuf);
  2500. qdf_mem_free(ppdu_info);
  2501. }
  2502. }
  2503. /*
  2504. * dp_pdev_detach_wifi3() - detach txrx pdev
  2505. * @txrx_pdev: Datapath PDEV handle
  2506. * @force: Force detach
  2507. *
  2508. */
  2509. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  2510. {
  2511. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2512. struct dp_soc *soc = pdev->soc;
  2513. qdf_nbuf_t curr_nbuf, next_nbuf;
  2514. int mac_id;
  2515. dp_wdi_event_detach(pdev);
  2516. dp_tx_pdev_detach(pdev);
  2517. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2518. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2519. TCL_DATA, pdev->pdev_id);
  2520. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2521. WBM2SW_RELEASE, pdev->pdev_id);
  2522. }
  2523. dp_pktlogmod_exit(pdev);
  2524. dp_rx_pdev_detach(pdev);
  2525. dp_rx_pdev_mon_detach(pdev);
  2526. dp_neighbour_peers_detach(pdev);
  2527. qdf_spinlock_destroy(&pdev->tx_mutex);
  2528. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  2529. dp_ipa_uc_detach(soc, pdev);
  2530. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  2531. /* Cleanup per PDEV REO rings if configured */
  2532. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2533. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2534. REO_DST, pdev->pdev_id);
  2535. }
  2536. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2537. dp_rxdma_ring_cleanup(soc, pdev);
  2538. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2539. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring[mac_id],
  2540. RXDMA_MONITOR_BUF, 0);
  2541. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring[mac_id],
  2542. RXDMA_MONITOR_DST, 0);
  2543. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring[mac_id],
  2544. RXDMA_MONITOR_STATUS, 0);
  2545. dp_srng_cleanup(soc, &pdev->rxdma_mon_desc_ring[mac_id],
  2546. RXDMA_MONITOR_DESC, 0);
  2547. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2548. RXDMA_DST, 0);
  2549. }
  2550. curr_nbuf = pdev->invalid_peer_head_msdu;
  2551. while (curr_nbuf) {
  2552. next_nbuf = qdf_nbuf_next(curr_nbuf);
  2553. qdf_nbuf_free(curr_nbuf);
  2554. curr_nbuf = next_nbuf;
  2555. }
  2556. dp_htt_ppdu_stats_detach(pdev);
  2557. soc->pdev_list[pdev->pdev_id] = NULL;
  2558. soc->pdev_count--;
  2559. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2560. qdf_mem_free(pdev->dp_txrx_handle);
  2561. qdf_mem_free(pdev);
  2562. }
  2563. /*
  2564. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2565. * @soc: DP SOC handle
  2566. */
  2567. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2568. {
  2569. struct reo_desc_list_node *desc;
  2570. struct dp_rx_tid *rx_tid;
  2571. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2572. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2573. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2574. rx_tid = &desc->rx_tid;
  2575. qdf_mem_unmap_nbytes_single(soc->osdev,
  2576. rx_tid->hw_qdesc_paddr,
  2577. QDF_DMA_BIDIRECTIONAL,
  2578. rx_tid->hw_qdesc_alloc_size);
  2579. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2580. qdf_mem_free(desc);
  2581. }
  2582. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2583. qdf_list_destroy(&soc->reo_desc_freelist);
  2584. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2585. }
  2586. /*
  2587. * dp_soc_detach_wifi3() - Detach txrx SOC
  2588. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2589. */
  2590. static void dp_soc_detach_wifi3(void *txrx_soc)
  2591. {
  2592. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2593. int i;
  2594. qdf_atomic_set(&soc->cmn_init_done, 0);
  2595. qdf_flush_work(&soc->htt_stats.work);
  2596. qdf_disable_work(&soc->htt_stats.work);
  2597. /* Free pending htt stats messages */
  2598. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  2599. dp_free_inact_timer(soc);
  2600. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2601. if (soc->pdev_list[i])
  2602. dp_pdev_detach_wifi3(
  2603. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2604. }
  2605. dp_peer_find_detach(soc);
  2606. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2607. * SW descriptors
  2608. */
  2609. /* Free the ring memories */
  2610. /* Common rings */
  2611. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2612. dp_tx_soc_detach(soc);
  2613. /* Tx data rings */
  2614. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2615. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2616. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  2617. TCL_DATA, i);
  2618. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  2619. WBM2SW_RELEASE, i);
  2620. }
  2621. }
  2622. /* TCL command and status rings */
  2623. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  2624. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  2625. /* Rx data rings */
  2626. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2627. soc->num_reo_dest_rings =
  2628. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2629. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2630. /* TODO: Get number of rings and ring sizes
  2631. * from wlan_cfg
  2632. */
  2633. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  2634. REO_DST, i);
  2635. }
  2636. }
  2637. /* REO reinjection ring */
  2638. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  2639. /* Rx release ring */
  2640. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  2641. /* Rx exception ring */
  2642. /* TODO: Better to store ring_type and ring_num in
  2643. * dp_srng during setup
  2644. */
  2645. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  2646. /* REO command and status rings */
  2647. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  2648. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  2649. dp_hw_link_desc_pool_cleanup(soc);
  2650. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  2651. qdf_spinlock_destroy(&soc->htt_stats.lock);
  2652. htt_soc_detach(soc->htt_handle);
  2653. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  2654. dp_reo_cmdlist_destroy(soc);
  2655. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2656. dp_reo_desc_freelist_destroy(soc);
  2657. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  2658. dp_soc_wds_detach(soc);
  2659. qdf_spinlock_destroy(&soc->ast_lock);
  2660. qdf_mem_free(soc);
  2661. }
  2662. /*
  2663. * dp_rxdma_ring_config() - configure the RX DMA rings
  2664. *
  2665. * This function is used to configure the MAC rings.
  2666. * On MCL host provides buffers in Host2FW ring
  2667. * FW refills (copies) buffers to the ring and updates
  2668. * ring_idx in register
  2669. *
  2670. * @soc: data path SoC handle
  2671. *
  2672. * Return: void
  2673. */
  2674. #ifdef QCA_HOST2FW_RXBUF_RING
  2675. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2676. {
  2677. int i;
  2678. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2679. struct dp_pdev *pdev = soc->pdev_list[i];
  2680. if (pdev) {
  2681. int mac_id;
  2682. bool dbs_enable = 0;
  2683. int max_mac_rings =
  2684. wlan_cfg_get_num_mac_rings
  2685. (pdev->wlan_cfg_ctx);
  2686. htt_srng_setup(soc->htt_handle, 0,
  2687. pdev->rx_refill_buf_ring.hal_srng,
  2688. RXDMA_BUF);
  2689. if (pdev->rx_refill_buf_ring2.hal_srng)
  2690. htt_srng_setup(soc->htt_handle, 0,
  2691. pdev->rx_refill_buf_ring2.hal_srng,
  2692. RXDMA_BUF);
  2693. if (soc->cdp_soc.ol_ops->
  2694. is_hw_dbs_2x2_capable) {
  2695. dbs_enable = soc->cdp_soc.ol_ops->
  2696. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  2697. }
  2698. if (dbs_enable) {
  2699. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2700. QDF_TRACE_LEVEL_ERROR,
  2701. FL("DBS enabled max_mac_rings %d\n"),
  2702. max_mac_rings);
  2703. } else {
  2704. max_mac_rings = 1;
  2705. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2706. QDF_TRACE_LEVEL_ERROR,
  2707. FL("DBS disabled, max_mac_rings %d\n"),
  2708. max_mac_rings);
  2709. }
  2710. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2711. FL("pdev_id %d max_mac_rings %d\n"),
  2712. pdev->pdev_id, max_mac_rings);
  2713. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  2714. int mac_for_pdev = dp_get_mac_id_for_pdev(
  2715. mac_id, pdev->pdev_id);
  2716. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2717. QDF_TRACE_LEVEL_ERROR,
  2718. FL("mac_id %d\n"), mac_for_pdev);
  2719. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2720. pdev->rx_mac_buf_ring[mac_id]
  2721. .hal_srng,
  2722. RXDMA_BUF);
  2723. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2724. pdev->rxdma_err_dst_ring[mac_id]
  2725. .hal_srng,
  2726. RXDMA_DST);
  2727. /* Configure monitor mode rings */
  2728. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2729. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  2730. RXDMA_MONITOR_BUF);
  2731. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2732. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  2733. RXDMA_MONITOR_DST);
  2734. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2735. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  2736. RXDMA_MONITOR_STATUS);
  2737. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2738. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  2739. RXDMA_MONITOR_DESC);
  2740. }
  2741. }
  2742. }
  2743. /*
  2744. * Timer to reap rxdma status rings.
  2745. * Needed until we enable ppdu end interrupts
  2746. */
  2747. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  2748. dp_service_mon_rings, (void *)soc,
  2749. QDF_TIMER_TYPE_WAKE_APPS);
  2750. soc->reap_timer_init = 1;
  2751. }
  2752. #else
  2753. /* This is only for WIN */
  2754. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2755. {
  2756. int i;
  2757. int mac_id;
  2758. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2759. struct dp_pdev *pdev = soc->pdev_list[i];
  2760. if (pdev == NULL)
  2761. continue;
  2762. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2763. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  2764. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2765. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  2766. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2767. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  2768. RXDMA_MONITOR_BUF);
  2769. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2770. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  2771. RXDMA_MONITOR_DST);
  2772. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2773. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  2774. RXDMA_MONITOR_STATUS);
  2775. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2776. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  2777. RXDMA_MONITOR_DESC);
  2778. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2779. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  2780. RXDMA_DST);
  2781. }
  2782. }
  2783. }
  2784. #endif
  2785. /*
  2786. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  2787. * @txrx_soc: Datapath SOC handle
  2788. */
  2789. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  2790. {
  2791. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  2792. htt_soc_attach_target(soc->htt_handle);
  2793. dp_rxdma_ring_config(soc);
  2794. DP_STATS_INIT(soc);
  2795. /* initialize work queue for stats processing */
  2796. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  2797. return 0;
  2798. }
  2799. /*
  2800. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  2801. * @txrx_soc: Datapath SOC handle
  2802. */
  2803. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  2804. {
  2805. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  2806. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  2807. }
  2808. /*
  2809. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  2810. * @txrx_soc: Datapath SOC handle
  2811. * @nss_cfg: nss config
  2812. */
  2813. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  2814. {
  2815. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  2816. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  2817. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  2818. /*
  2819. * TODO: masked out based on the per offloaded radio
  2820. */
  2821. if (config == dp_nss_cfg_dbdc) {
  2822. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  2823. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  2824. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  2825. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  2826. }
  2827. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2828. FL("nss-wifi<0> nss config is enabled"));
  2829. }
  2830. /*
  2831. * dp_vdev_attach_wifi3() - attach txrx vdev
  2832. * @txrx_pdev: Datapath PDEV handle
  2833. * @vdev_mac_addr: MAC address of the virtual interface
  2834. * @vdev_id: VDEV Id
  2835. * @wlan_op_mode: VDEV operating mode
  2836. *
  2837. * Return: DP VDEV handle on success, NULL on failure
  2838. */
  2839. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  2840. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  2841. {
  2842. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2843. struct dp_soc *soc = pdev->soc;
  2844. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  2845. if (!vdev) {
  2846. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2847. FL("DP VDEV memory allocation failed"));
  2848. goto fail0;
  2849. }
  2850. vdev->pdev = pdev;
  2851. vdev->vdev_id = vdev_id;
  2852. vdev->opmode = op_mode;
  2853. vdev->osdev = soc->osdev;
  2854. vdev->osif_rx = NULL;
  2855. vdev->osif_rsim_rx_decap = NULL;
  2856. vdev->osif_get_key = NULL;
  2857. vdev->osif_rx_mon = NULL;
  2858. vdev->osif_tx_free_ext = NULL;
  2859. vdev->osif_vdev = NULL;
  2860. vdev->delete.pending = 0;
  2861. vdev->safemode = 0;
  2862. vdev->drop_unenc = 1;
  2863. vdev->sec_type = cdp_sec_type_none;
  2864. #ifdef notyet
  2865. vdev->filters_num = 0;
  2866. #endif
  2867. qdf_mem_copy(
  2868. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  2869. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  2870. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  2871. vdev->dscp_tid_map_id = 0;
  2872. vdev->mcast_enhancement_en = 0;
  2873. /* TODO: Initialize default HTT meta data that will be used in
  2874. * TCL descriptors for packets transmitted from this VDEV
  2875. */
  2876. TAILQ_INIT(&vdev->peer_list);
  2877. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2878. /* add this vdev into the pdev's list */
  2879. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  2880. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2881. pdev->vdev_count++;
  2882. dp_tx_vdev_attach(vdev);
  2883. if ((soc->intr_mode == DP_INTR_POLL) &&
  2884. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  2885. if (pdev->vdev_count == 1)
  2886. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  2887. }
  2888. dp_lro_hash_setup(soc);
  2889. /* LRO */
  2890. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2891. wlan_op_mode_sta == vdev->opmode)
  2892. vdev->lro_enable = true;
  2893. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2894. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  2895. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2896. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  2897. DP_STATS_INIT(vdev);
  2898. if (wlan_op_mode_sta == vdev->opmode)
  2899. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  2900. vdev->mac_addr.raw, NULL);
  2901. return (struct cdp_vdev *)vdev;
  2902. fail0:
  2903. return NULL;
  2904. }
  2905. /**
  2906. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  2907. * @vdev: Datapath VDEV handle
  2908. * @osif_vdev: OSIF vdev handle
  2909. * @ctrl_vdev: UMAC vdev handle
  2910. * @txrx_ops: Tx and Rx operations
  2911. *
  2912. * Return: DP VDEV handle on success, NULL on failure
  2913. */
  2914. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  2915. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  2916. struct ol_txrx_ops *txrx_ops)
  2917. {
  2918. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2919. vdev->osif_vdev = osif_vdev;
  2920. vdev->ctrl_vdev = ctrl_vdev;
  2921. vdev->osif_rx = txrx_ops->rx.rx;
  2922. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  2923. vdev->osif_get_key = txrx_ops->get_key;
  2924. vdev->osif_rx_mon = txrx_ops->rx.mon;
  2925. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  2926. #ifdef notyet
  2927. #if ATH_SUPPORT_WAPI
  2928. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  2929. #endif
  2930. #endif
  2931. #ifdef UMAC_SUPPORT_PROXY_ARP
  2932. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  2933. #endif
  2934. vdev->me_convert = txrx_ops->me_convert;
  2935. /* TODO: Enable the following once Tx code is integrated */
  2936. if (vdev->mesh_vdev)
  2937. txrx_ops->tx.tx = dp_tx_send_mesh;
  2938. else
  2939. txrx_ops->tx.tx = dp_tx_send;
  2940. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  2941. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2942. "DP Vdev Register success");
  2943. }
  2944. /**
  2945. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  2946. * @vdev: Datapath VDEV handle
  2947. *
  2948. * Return: void
  2949. */
  2950. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  2951. {
  2952. struct dp_pdev *pdev = vdev->pdev;
  2953. struct dp_soc *soc = pdev->soc;
  2954. struct dp_peer *peer;
  2955. uint16_t *peer_ids;
  2956. uint8_t i = 0, j = 0;
  2957. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  2958. if (!peer_ids) {
  2959. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2960. "DP alloc failure - unable to flush peers");
  2961. return;
  2962. }
  2963. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2964. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2965. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  2966. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  2967. if (j < soc->max_peers)
  2968. peer_ids[j++] = peer->peer_ids[i];
  2969. }
  2970. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2971. for (i = 0; i < j ; i++)
  2972. dp_rx_peer_unmap_handler(soc, peer_ids[i]);
  2973. qdf_mem_free(peer_ids);
  2974. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2975. FL("Flushed peers for vdev object %pK "), vdev);
  2976. }
  2977. /*
  2978. * dp_vdev_detach_wifi3() - Detach txrx vdev
  2979. * @txrx_vdev: Datapath VDEV handle
  2980. * @callback: Callback OL_IF on completion of detach
  2981. * @cb_context: Callback context
  2982. *
  2983. */
  2984. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  2985. ol_txrx_vdev_delete_cb callback, void *cb_context)
  2986. {
  2987. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2988. struct dp_pdev *pdev = vdev->pdev;
  2989. struct dp_soc *soc = pdev->soc;
  2990. /* preconditions */
  2991. qdf_assert(vdev);
  2992. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2993. /* remove the vdev from its parent pdev's list */
  2994. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  2995. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2996. if (wlan_op_mode_sta == vdev->opmode)
  2997. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  2998. /*
  2999. * If Target is hung, flush all peers before detaching vdev
  3000. * this will free all references held due to missing
  3001. * unmap commands from Target
  3002. */
  3003. if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  3004. dp_vdev_flush_peers(vdev);
  3005. /*
  3006. * Use peer_ref_mutex while accessing peer_list, in case
  3007. * a peer is in the process of being removed from the list.
  3008. */
  3009. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3010. /* check that the vdev has no peers allocated */
  3011. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3012. /* debug print - will be removed later */
  3013. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3014. FL("not deleting vdev object %pK (%pM)"
  3015. "until deletion finishes for all its peers"),
  3016. vdev, vdev->mac_addr.raw);
  3017. /* indicate that the vdev needs to be deleted */
  3018. vdev->delete.pending = 1;
  3019. vdev->delete.callback = callback;
  3020. vdev->delete.context = cb_context;
  3021. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3022. return;
  3023. }
  3024. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3025. dp_tx_vdev_detach(vdev);
  3026. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3027. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3028. qdf_mem_free(vdev);
  3029. if (callback)
  3030. callback(cb_context);
  3031. }
  3032. /*
  3033. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3034. * @soc - datapath soc handle
  3035. * @peer - datapath peer handle
  3036. *
  3037. * Delete the AST entries belonging to a peer
  3038. */
  3039. #ifdef FEATURE_AST
  3040. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3041. struct dp_peer *peer)
  3042. {
  3043. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3044. qdf_spin_lock_bh(&soc->ast_lock);
  3045. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3046. dp_peer_del_ast(soc, ast_entry);
  3047. TAILQ_INIT(&peer->ast_entry_list);
  3048. qdf_spin_unlock_bh(&soc->ast_lock);
  3049. }
  3050. #else
  3051. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3052. struct dp_peer *peer)
  3053. {
  3054. }
  3055. #endif
  3056. /*
  3057. * dp_peer_create_wifi3() - attach txrx peer
  3058. * @txrx_vdev: Datapath VDEV handle
  3059. * @peer_mac_addr: Peer MAC address
  3060. *
  3061. * Return: DP peeer handle on success, NULL on failure
  3062. */
  3063. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  3064. uint8_t *peer_mac_addr, void *ol_peer)
  3065. {
  3066. struct dp_peer *peer;
  3067. int i;
  3068. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3069. struct dp_pdev *pdev;
  3070. struct dp_soc *soc;
  3071. struct dp_ast_entry *ast_entry;
  3072. /* preconditions */
  3073. qdf_assert(vdev);
  3074. qdf_assert(peer_mac_addr);
  3075. pdev = vdev->pdev;
  3076. soc = pdev->soc;
  3077. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr,
  3078. 0, vdev->vdev_id);
  3079. if (peer) {
  3080. peer->delete_in_progress = false;
  3081. dp_peer_delete_ast_entries(soc, peer);
  3082. /*
  3083. * on peer create, peer ref count decrements, sice new peer is not
  3084. * getting created earlier reference is reused, peer_unref_delete will
  3085. * take care of incrementing count
  3086. * */
  3087. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3088. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3089. vdev->vdev_id, peer->mac_addr.raw);
  3090. }
  3091. dp_local_peer_id_alloc(pdev, peer);
  3092. DP_STATS_INIT(peer);
  3093. return (void *)peer;
  3094. } else {
  3095. /*
  3096. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  3097. * need to remove the AST entry which was earlier added as a WDS
  3098. * entry.
  3099. */
  3100. ast_entry = dp_peer_ast_hash_find(soc, peer_mac_addr);
  3101. if (ast_entry)
  3102. dp_peer_del_ast(soc, ast_entry);
  3103. }
  3104. #ifdef notyet
  3105. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  3106. soc->mempool_ol_ath_peer);
  3107. #else
  3108. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  3109. #endif
  3110. if (!peer)
  3111. return NULL; /* failure */
  3112. qdf_mem_zero(peer, sizeof(struct dp_peer));
  3113. TAILQ_INIT(&peer->ast_entry_list);
  3114. /* store provided params */
  3115. peer->vdev = vdev;
  3116. dp_peer_add_ast(soc, peer, peer_mac_addr, CDP_TXRX_AST_TYPE_STATIC, 0);
  3117. qdf_spinlock_create(&peer->peer_info_lock);
  3118. qdf_mem_copy(
  3119. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3120. /* TODO: See of rx_opt_proc is really required */
  3121. peer->rx_opt_proc = soc->rx_opt_proc;
  3122. /* initialize the peer_id */
  3123. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3124. peer->peer_ids[i] = HTT_INVALID_PEER;
  3125. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3126. qdf_atomic_init(&peer->ref_cnt);
  3127. /* keep one reference for attach */
  3128. qdf_atomic_inc(&peer->ref_cnt);
  3129. /* add this peer into the vdev's list */
  3130. if (wlan_op_mode_sta == vdev->opmode)
  3131. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  3132. else
  3133. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  3134. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3135. /* TODO: See if hash based search is required */
  3136. dp_peer_find_hash_add(soc, peer);
  3137. /* Initialize the peer state */
  3138. peer->state = OL_TXRX_PEER_STATE_DISC;
  3139. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3140. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  3141. vdev, peer, peer->mac_addr.raw,
  3142. qdf_atomic_read(&peer->ref_cnt));
  3143. /*
  3144. * For every peer MAp message search and set if bss_peer
  3145. */
  3146. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  3147. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3148. "vdev bss_peer!!!!");
  3149. peer->bss_peer = 1;
  3150. vdev->vap_bss_peer = peer;
  3151. }
  3152. dp_local_peer_id_alloc(pdev, peer);
  3153. DP_STATS_INIT(peer);
  3154. peer->ol_peer = ol_peer;
  3155. return (void *)peer;
  3156. }
  3157. /*
  3158. * dp_peer_setup_wifi3() - initialize the peer
  3159. * @vdev_hdl: virtual device object
  3160. * @peer: Peer object
  3161. *
  3162. * Return: void
  3163. */
  3164. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  3165. {
  3166. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  3167. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3168. struct dp_pdev *pdev;
  3169. struct dp_soc *soc;
  3170. bool hash_based = 0;
  3171. enum cdp_host_reo_dest_ring reo_dest;
  3172. /* preconditions */
  3173. qdf_assert(vdev);
  3174. qdf_assert(peer);
  3175. pdev = vdev->pdev;
  3176. soc = pdev->soc;
  3177. peer->last_assoc_rcvd = 0;
  3178. peer->last_disassoc_rcvd = 0;
  3179. peer->last_deauth_rcvd = 0;
  3180. /*
  3181. * hash based steering is disabled for Radios which are offloaded
  3182. * to NSS
  3183. */
  3184. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  3185. hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  3186. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3187. FL("hash based steering for pdev: %d is %d\n"),
  3188. pdev->pdev_id, hash_based);
  3189. /*
  3190. * Below line of code will ensure the proper reo_dest ring is chosen
  3191. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  3192. */
  3193. reo_dest = pdev->reo_dest;
  3194. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  3195. /* TODO: Check the destination ring number to be passed to FW */
  3196. soc->cdp_soc.ol_ops->peer_set_default_routing(
  3197. pdev->ctrl_pdev, peer->mac_addr.raw,
  3198. peer->vdev->vdev_id, hash_based, reo_dest);
  3199. }
  3200. dp_peer_rx_init(pdev, peer);
  3201. return;
  3202. }
  3203. /*
  3204. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  3205. * @vdev_handle: virtual device object
  3206. * @htt_pkt_type: type of pkt
  3207. *
  3208. * Return: void
  3209. */
  3210. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  3211. enum htt_cmn_pkt_type val)
  3212. {
  3213. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3214. vdev->tx_encap_type = val;
  3215. }
  3216. /*
  3217. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  3218. * @vdev_handle: virtual device object
  3219. * @htt_pkt_type: type of pkt
  3220. *
  3221. * Return: void
  3222. */
  3223. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  3224. enum htt_cmn_pkt_type val)
  3225. {
  3226. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3227. vdev->rx_decap_type = val;
  3228. }
  3229. /*
  3230. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  3231. * @pdev_handle: physical device object
  3232. * @val: reo destination ring index (1 - 4)
  3233. *
  3234. * Return: void
  3235. */
  3236. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  3237. enum cdp_host_reo_dest_ring val)
  3238. {
  3239. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3240. if (pdev)
  3241. pdev->reo_dest = val;
  3242. }
  3243. /*
  3244. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  3245. * @pdev_handle: physical device object
  3246. *
  3247. * Return: reo destination ring index
  3248. */
  3249. static enum cdp_host_reo_dest_ring
  3250. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  3251. {
  3252. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3253. if (pdev)
  3254. return pdev->reo_dest;
  3255. else
  3256. return cdp_host_reo_dest_ring_unknown;
  3257. }
  3258. #ifdef QCA_SUPPORT_SON
  3259. static void dp_son_peer_authorize(struct dp_peer *peer)
  3260. {
  3261. struct dp_soc *soc;
  3262. soc = peer->vdev->pdev->soc;
  3263. peer->peer_bs_inact_flag = 0;
  3264. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3265. return;
  3266. }
  3267. #else
  3268. static void dp_son_peer_authorize(struct dp_peer *peer)
  3269. {
  3270. return;
  3271. }
  3272. #endif
  3273. /*
  3274. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  3275. * @pdev_handle: device object
  3276. * @val: value to be set
  3277. *
  3278. * Return: void
  3279. */
  3280. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3281. uint32_t val)
  3282. {
  3283. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3284. /* Enable/Disable smart mesh filtering. This flag will be checked
  3285. * during rx processing to check if packets are from NAC clients.
  3286. */
  3287. pdev->filter_neighbour_peers = val;
  3288. return 0;
  3289. }
  3290. /*
  3291. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  3292. * address for smart mesh filtering
  3293. * @pdev_handle: device object
  3294. * @cmd: Add/Del command
  3295. * @macaddr: nac client mac address
  3296. *
  3297. * Return: void
  3298. */
  3299. static int dp_update_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3300. uint32_t cmd, uint8_t *macaddr)
  3301. {
  3302. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3303. struct dp_neighbour_peer *peer = NULL;
  3304. if (!macaddr)
  3305. goto fail0;
  3306. /* Store address of NAC (neighbour peer) which will be checked
  3307. * against TA of received packets.
  3308. */
  3309. if (cmd == DP_NAC_PARAM_ADD) {
  3310. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  3311. sizeof(*peer));
  3312. if (!peer) {
  3313. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3314. FL("DP neighbour peer node memory allocation failed"));
  3315. goto fail0;
  3316. }
  3317. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  3318. macaddr, DP_MAC_ADDR_LEN);
  3319. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3320. /* add this neighbour peer into the list */
  3321. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  3322. neighbour_peer_list_elem);
  3323. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3324. return 1;
  3325. } else if (cmd == DP_NAC_PARAM_DEL) {
  3326. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3327. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3328. neighbour_peer_list_elem) {
  3329. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  3330. macaddr, DP_MAC_ADDR_LEN)) {
  3331. /* delete this peer from the list */
  3332. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3333. peer, neighbour_peer_list_elem);
  3334. qdf_mem_free(peer);
  3335. break;
  3336. }
  3337. }
  3338. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3339. return 1;
  3340. }
  3341. fail0:
  3342. return 0;
  3343. }
  3344. /*
  3345. * dp_get_sec_type() - Get the security type
  3346. * @peer: Datapath peer handle
  3347. * @sec_idx: Security id (mcast, ucast)
  3348. *
  3349. * return sec_type: Security type
  3350. */
  3351. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  3352. {
  3353. struct dp_peer *dpeer = (struct dp_peer *)peer;
  3354. return dpeer->security[sec_idx].sec_type;
  3355. }
  3356. /*
  3357. * dp_peer_authorize() - authorize txrx peer
  3358. * @peer_handle: Datapath peer handle
  3359. * @authorize
  3360. *
  3361. */
  3362. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  3363. {
  3364. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3365. struct dp_soc *soc;
  3366. if (peer != NULL) {
  3367. soc = peer->vdev->pdev->soc;
  3368. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3369. dp_son_peer_authorize(peer);
  3370. peer->authorize = authorize ? 1 : 0;
  3371. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3372. }
  3373. }
  3374. #ifdef QCA_SUPPORT_SON
  3375. /*
  3376. * dp_txrx_update_inact_threshold() - Update inact timer threshold
  3377. * @pdev_handle: Device handle
  3378. * @new_threshold : updated threshold value
  3379. *
  3380. */
  3381. static void
  3382. dp_txrx_update_inact_threshold(struct cdp_pdev *pdev_handle,
  3383. u_int16_t new_threshold)
  3384. {
  3385. struct dp_vdev *vdev;
  3386. struct dp_peer *peer;
  3387. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3388. struct dp_soc *soc = pdev->soc;
  3389. u_int16_t old_threshold = soc->pdev_bs_inact_reload;
  3390. if (old_threshold == new_threshold)
  3391. return;
  3392. soc->pdev_bs_inact_reload = new_threshold;
  3393. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3394. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3395. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3396. if (vdev->opmode != wlan_op_mode_ap)
  3397. continue;
  3398. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3399. if (!peer->authorize)
  3400. continue;
  3401. if (old_threshold - peer->peer_bs_inact >=
  3402. new_threshold) {
  3403. dp_mark_peer_inact((void *)peer, true);
  3404. peer->peer_bs_inact = 0;
  3405. } else {
  3406. peer->peer_bs_inact = new_threshold -
  3407. (old_threshold - peer->peer_bs_inact);
  3408. }
  3409. }
  3410. }
  3411. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3412. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3413. }
  3414. /**
  3415. * dp_txrx_reset_inact_count(): Reset inact count
  3416. * @pdev_handle - device handle
  3417. *
  3418. * Return: void
  3419. */
  3420. static void
  3421. dp_txrx_reset_inact_count(struct cdp_pdev *pdev_handle)
  3422. {
  3423. struct dp_vdev *vdev = NULL;
  3424. struct dp_peer *peer = NULL;
  3425. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3426. struct dp_soc *soc = pdev->soc;
  3427. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3428. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3429. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3430. if (vdev->opmode != wlan_op_mode_ap)
  3431. continue;
  3432. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3433. if (!peer->authorize)
  3434. continue;
  3435. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3436. }
  3437. }
  3438. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3439. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3440. }
  3441. /**
  3442. * dp_set_inact_params(): set inactivity params
  3443. * @pdev_handle - device handle
  3444. * @inact_check_interval - inactivity interval
  3445. * @inact_normal - Inactivity normal
  3446. * @inact_overload - Inactivity overload
  3447. *
  3448. * Return: bool
  3449. */
  3450. bool dp_set_inact_params(struct cdp_pdev *pdev_handle,
  3451. u_int16_t inact_check_interval,
  3452. u_int16_t inact_normal, u_int16_t inact_overload)
  3453. {
  3454. struct dp_soc *soc;
  3455. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3456. if (!pdev)
  3457. return false;
  3458. soc = pdev->soc;
  3459. if (!soc)
  3460. return false;
  3461. soc->pdev_bs_inact_interval = inact_check_interval;
  3462. soc->pdev_bs_inact_normal = inact_normal;
  3463. soc->pdev_bs_inact_overload = inact_overload;
  3464. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3465. soc->pdev_bs_inact_normal);
  3466. return true;
  3467. }
  3468. /**
  3469. * dp_start_inact_timer(): Inactivity timer start
  3470. * @pdev_handle - device handle
  3471. * @enable - Inactivity timer start/stop
  3472. *
  3473. * Return: bool
  3474. */
  3475. bool dp_start_inact_timer(struct cdp_pdev *pdev_handle, bool enable)
  3476. {
  3477. struct dp_soc *soc;
  3478. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3479. if (!pdev)
  3480. return false;
  3481. soc = pdev->soc;
  3482. if (!soc)
  3483. return false;
  3484. if (enable) {
  3485. dp_txrx_reset_inact_count((struct cdp_pdev *)pdev);
  3486. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  3487. soc->pdev_bs_inact_interval * 1000);
  3488. } else {
  3489. qdf_timer_stop(&soc->pdev_bs_inact_timer);
  3490. }
  3491. return true;
  3492. }
  3493. /**
  3494. * dp_set_overload(): Set inactivity overload
  3495. * @pdev_handle - device handle
  3496. * @overload - overload status
  3497. *
  3498. * Return: void
  3499. */
  3500. void dp_set_overload(struct cdp_pdev *pdev_handle, bool overload)
  3501. {
  3502. struct dp_soc *soc;
  3503. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3504. if (!pdev)
  3505. return;
  3506. soc = pdev->soc;
  3507. if (!soc)
  3508. return;
  3509. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3510. overload ? soc->pdev_bs_inact_overload :
  3511. soc->pdev_bs_inact_normal);
  3512. }
  3513. /**
  3514. * dp_peer_is_inact(): check whether peer is inactive
  3515. * @peer_handle - datapath peer handle
  3516. *
  3517. * Return: bool
  3518. */
  3519. bool dp_peer_is_inact(void *peer_handle)
  3520. {
  3521. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3522. if (!peer)
  3523. return false;
  3524. return peer->peer_bs_inact_flag == 1;
  3525. }
  3526. /**
  3527. * dp_init_inact_timer: initialize the inact timer
  3528. * @soc - SOC handle
  3529. *
  3530. * Return: void
  3531. */
  3532. void dp_init_inact_timer(struct dp_soc *soc)
  3533. {
  3534. qdf_timer_init(soc->osdev, &soc->pdev_bs_inact_timer,
  3535. dp_txrx_peer_find_inact_timeout_handler,
  3536. (void *)soc, QDF_TIMER_TYPE_WAKE_APPS);
  3537. }
  3538. #else
  3539. bool dp_set_inact_params(struct cdp_pdev *pdev, u_int16_t inact_check_interval,
  3540. u_int16_t inact_normal, u_int16_t inact_overload)
  3541. {
  3542. return false;
  3543. }
  3544. bool dp_start_inact_timer(struct cdp_pdev *pdev, bool enable)
  3545. {
  3546. return false;
  3547. }
  3548. void dp_set_overload(struct cdp_pdev *pdev, bool overload)
  3549. {
  3550. return;
  3551. }
  3552. void dp_init_inact_timer(struct dp_soc *soc)
  3553. {
  3554. return;
  3555. }
  3556. bool dp_peer_is_inact(void *peer)
  3557. {
  3558. return false;
  3559. }
  3560. #endif
  3561. /*
  3562. * dp_peer_unref_delete() - unref and delete peer
  3563. * @peer_handle: Datapath peer handle
  3564. *
  3565. */
  3566. void dp_peer_unref_delete(void *peer_handle)
  3567. {
  3568. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3569. struct dp_peer *bss_peer = NULL;
  3570. struct dp_vdev *vdev = peer->vdev;
  3571. struct dp_pdev *pdev = vdev->pdev;
  3572. struct dp_soc *soc = pdev->soc;
  3573. struct dp_peer *tmppeer;
  3574. int found = 0;
  3575. uint16_t peer_id;
  3576. uint16_t vdev_id;
  3577. /*
  3578. * Hold the lock all the way from checking if the peer ref count
  3579. * is zero until the peer references are removed from the hash
  3580. * table and vdev list (if the peer ref count is zero).
  3581. * This protects against a new HL tx operation starting to use the
  3582. * peer object just after this function concludes it's done being used.
  3583. * Furthermore, the lock needs to be held while checking whether the
  3584. * vdev's list of peers is empty, to make sure that list is not modified
  3585. * concurrently with the empty check.
  3586. */
  3587. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3588. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3589. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  3590. peer, qdf_atomic_read(&peer->ref_cnt));
  3591. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  3592. peer_id = peer->peer_ids[0];
  3593. vdev_id = vdev->vdev_id;
  3594. /*
  3595. * Make sure that the reference to the peer in
  3596. * peer object map is removed
  3597. */
  3598. if (peer_id != HTT_INVALID_PEER)
  3599. soc->peer_id_to_obj_map[peer_id] = NULL;
  3600. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3601. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  3602. /* remove the reference to the peer from the hash table */
  3603. dp_peer_find_hash_remove(soc, peer);
  3604. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  3605. if (tmppeer == peer) {
  3606. found = 1;
  3607. break;
  3608. }
  3609. }
  3610. if (found) {
  3611. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  3612. peer_list_elem);
  3613. } else {
  3614. /*Ignoring the remove operation as peer not found*/
  3615. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3616. "peer %pK not found in vdev (%pK)->peer_list:%pK",
  3617. peer, vdev, &peer->vdev->peer_list);
  3618. }
  3619. /* cleanup the peer data */
  3620. dp_peer_cleanup(vdev, peer);
  3621. /* check whether the parent vdev has no peers left */
  3622. if (TAILQ_EMPTY(&vdev->peer_list)) {
  3623. /*
  3624. * Now that there are no references to the peer, we can
  3625. * release the peer reference lock.
  3626. */
  3627. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3628. /*
  3629. * Check if the parent vdev was waiting for its peers
  3630. * to be deleted, in order for it to be deleted too.
  3631. */
  3632. if (vdev->delete.pending) {
  3633. ol_txrx_vdev_delete_cb vdev_delete_cb =
  3634. vdev->delete.callback;
  3635. void *vdev_delete_context =
  3636. vdev->delete.context;
  3637. QDF_TRACE(QDF_MODULE_ID_DP,
  3638. QDF_TRACE_LEVEL_INFO_HIGH,
  3639. FL("deleting vdev object %pK (%pM)"
  3640. " - its last peer is done"),
  3641. vdev, vdev->mac_addr.raw);
  3642. /* all peers are gone, go ahead and delete it */
  3643. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  3644. FLOW_TYPE_VDEV,
  3645. vdev_id);
  3646. dp_tx_vdev_detach(vdev);
  3647. QDF_TRACE(QDF_MODULE_ID_DP,
  3648. QDF_TRACE_LEVEL_INFO_HIGH,
  3649. FL("deleting vdev object %pK (%pM)"),
  3650. vdev, vdev->mac_addr.raw);
  3651. qdf_mem_free(vdev);
  3652. vdev = NULL;
  3653. if (vdev_delete_cb)
  3654. vdev_delete_cb(vdev_delete_context);
  3655. }
  3656. } else {
  3657. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3658. }
  3659. if (vdev) {
  3660. if (vdev->vap_bss_peer == peer) {
  3661. vdev->vap_bss_peer = NULL;
  3662. }
  3663. }
  3664. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3665. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3666. vdev_id, peer->mac_addr.raw);
  3667. }
  3668. if (!vdev || !vdev->vap_bss_peer) {
  3669. goto free_peer;
  3670. }
  3671. #ifdef notyet
  3672. qdf_mempool_free(soc->osdev, soc->mempool_ol_ath_peer, peer);
  3673. #else
  3674. bss_peer = vdev->vap_bss_peer;
  3675. DP_UPDATE_STATS(bss_peer, peer);
  3676. free_peer:
  3677. qdf_mem_free(peer);
  3678. #endif
  3679. } else {
  3680. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3681. }
  3682. }
  3683. /*
  3684. * dp_peer_detach_wifi3() – Detach txrx peer
  3685. * @peer_handle: Datapath peer handle
  3686. * @bitmap: bitmap indicating special handling of request.
  3687. *
  3688. */
  3689. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  3690. {
  3691. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3692. /* redirect the peer's rx delivery function to point to a
  3693. * discard func
  3694. */
  3695. peer->rx_opt_proc = dp_rx_discard;
  3696. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3697. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  3698. dp_local_peer_id_free(peer->vdev->pdev, peer);
  3699. qdf_spinlock_destroy(&peer->peer_info_lock);
  3700. /*
  3701. * Remove the reference added during peer_attach.
  3702. * The peer will still be left allocated until the
  3703. * PEER_UNMAP message arrives to remove the other
  3704. * reference, added by the PEER_MAP message.
  3705. */
  3706. dp_peer_unref_delete(peer_handle);
  3707. }
  3708. /*
  3709. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  3710. * @peer_handle: Datapath peer handle
  3711. *
  3712. */
  3713. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  3714. {
  3715. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  3716. return vdev->mac_addr.raw;
  3717. }
  3718. /*
  3719. * dp_vdev_set_wds() - Enable per packet stats
  3720. * @vdev_handle: DP VDEV handle
  3721. * @val: value
  3722. *
  3723. * Return: none
  3724. */
  3725. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  3726. {
  3727. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3728. vdev->wds_enabled = val;
  3729. return 0;
  3730. }
  3731. /*
  3732. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  3733. * @peer_handle: Datapath peer handle
  3734. *
  3735. */
  3736. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  3737. uint8_t vdev_id)
  3738. {
  3739. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  3740. struct dp_vdev *vdev = NULL;
  3741. if (qdf_unlikely(!pdev))
  3742. return NULL;
  3743. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3744. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3745. if (vdev->vdev_id == vdev_id)
  3746. break;
  3747. }
  3748. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3749. return (struct cdp_vdev *)vdev;
  3750. }
  3751. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  3752. {
  3753. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3754. return vdev->opmode;
  3755. }
  3756. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  3757. {
  3758. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  3759. struct dp_pdev *pdev = vdev->pdev;
  3760. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  3761. }
  3762. /**
  3763. * dp_reset_monitor_mode() - Disable monitor mode
  3764. * @pdev_handle: Datapath PDEV handle
  3765. *
  3766. * Return: 0 on success, not 0 on failure
  3767. */
  3768. static int dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  3769. {
  3770. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3771. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3772. struct dp_soc *soc = pdev->soc;
  3773. uint8_t pdev_id;
  3774. int mac_id;
  3775. pdev_id = pdev->pdev_id;
  3776. soc = pdev->soc;
  3777. qdf_spin_lock_bh(&pdev->mon_lock);
  3778. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3779. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3780. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  3781. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3782. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3783. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3784. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3785. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3786. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  3787. }
  3788. pdev->monitor_vdev = NULL;
  3789. qdf_spin_unlock_bh(&pdev->mon_lock);
  3790. return 0;
  3791. }
  3792. /**
  3793. * dp_set_nac() - set peer_nac
  3794. * @peer_handle: Datapath PEER handle
  3795. *
  3796. * Return: void
  3797. */
  3798. static void dp_set_nac(struct cdp_peer *peer_handle)
  3799. {
  3800. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3801. peer->nac = 1;
  3802. }
  3803. /**
  3804. * dp_get_tx_pending() - read pending tx
  3805. * @pdev_handle: Datapath PDEV handle
  3806. *
  3807. * Return: outstanding tx
  3808. */
  3809. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  3810. {
  3811. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3812. return qdf_atomic_read(&pdev->num_tx_outstanding);
  3813. }
  3814. /**
  3815. * dp_get_peer_mac_from_peer_id() - get peer mac
  3816. * @pdev_handle: Datapath PDEV handle
  3817. * @peer_id: Peer ID
  3818. * @peer_mac: MAC addr of PEER
  3819. *
  3820. * Return: void
  3821. */
  3822. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  3823. uint32_t peer_id, uint8_t *peer_mac)
  3824. {
  3825. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3826. struct dp_peer *peer;
  3827. if (pdev && peer_mac) {
  3828. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  3829. if (peer && peer->mac_addr.raw) {
  3830. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  3831. DP_MAC_ADDR_LEN);
  3832. }
  3833. }
  3834. }
  3835. /**
  3836. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  3837. * @vdev_handle: Datapath VDEV handle
  3838. * @smart_monitor: Flag to denote if its smart monitor mode
  3839. *
  3840. * Return: 0 on success, not 0 on failure
  3841. */
  3842. static int dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  3843. uint8_t smart_monitor)
  3844. {
  3845. /* Many monitor VAPs can exists in a system but only one can be up at
  3846. * anytime
  3847. */
  3848. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3849. struct dp_pdev *pdev;
  3850. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3851. struct dp_soc *soc;
  3852. uint8_t pdev_id;
  3853. int mac_id;
  3854. qdf_assert(vdev);
  3855. pdev = vdev->pdev;
  3856. pdev_id = pdev->pdev_id;
  3857. soc = pdev->soc;
  3858. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  3859. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  3860. pdev, pdev_id, soc, vdev);
  3861. /*Check if current pdev's monitor_vdev exists */
  3862. if (pdev->monitor_vdev) {
  3863. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3864. "vdev=%pK\n", vdev);
  3865. qdf_assert(vdev);
  3866. }
  3867. pdev->monitor_vdev = vdev;
  3868. /* If smart monitor mode, do not configure monitor ring */
  3869. if (smart_monitor)
  3870. return QDF_STATUS_SUCCESS;
  3871. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  3872. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]\n",
  3873. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  3874. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  3875. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  3876. pdev->mo_data_filter);
  3877. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3878. htt_tlv_filter.mpdu_start = 1;
  3879. htt_tlv_filter.msdu_start = 1;
  3880. htt_tlv_filter.packet = 1;
  3881. htt_tlv_filter.msdu_end = 1;
  3882. htt_tlv_filter.mpdu_end = 1;
  3883. htt_tlv_filter.packet_header = 1;
  3884. htt_tlv_filter.attention = 1;
  3885. htt_tlv_filter.ppdu_start = 0;
  3886. htt_tlv_filter.ppdu_end = 0;
  3887. htt_tlv_filter.ppdu_end_user_stats = 0;
  3888. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  3889. htt_tlv_filter.ppdu_end_status_done = 0;
  3890. htt_tlv_filter.header_per_msdu = 1;
  3891. htt_tlv_filter.enable_fp =
  3892. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  3893. htt_tlv_filter.enable_md = 0;
  3894. htt_tlv_filter.enable_mo =
  3895. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  3896. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  3897. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  3898. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  3899. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  3900. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  3901. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  3902. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3903. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  3904. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3905. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3906. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3907. }
  3908. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3909. htt_tlv_filter.mpdu_start = 1;
  3910. htt_tlv_filter.msdu_start = 0;
  3911. htt_tlv_filter.packet = 0;
  3912. htt_tlv_filter.msdu_end = 0;
  3913. htt_tlv_filter.mpdu_end = 0;
  3914. htt_tlv_filter.attention = 0;
  3915. htt_tlv_filter.ppdu_start = 1;
  3916. htt_tlv_filter.ppdu_end = 1;
  3917. htt_tlv_filter.ppdu_end_user_stats = 1;
  3918. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  3919. htt_tlv_filter.ppdu_end_status_done = 1;
  3920. htt_tlv_filter.enable_fp = 1;
  3921. htt_tlv_filter.enable_md = 0;
  3922. htt_tlv_filter.enable_mo = 1;
  3923. if (pdev->mcopy_mode) {
  3924. htt_tlv_filter.packet_header = 1;
  3925. }
  3926. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  3927. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  3928. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  3929. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  3930. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  3931. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  3932. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3933. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  3934. pdev->pdev_id);
  3935. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3936. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3937. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  3938. }
  3939. return QDF_STATUS_SUCCESS;
  3940. }
  3941. /**
  3942. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  3943. * @pdev_handle: Datapath PDEV handle
  3944. * @filter_val: Flag to select Filter for monitor mode
  3945. * Return: 0 on success, not 0 on failure
  3946. */
  3947. static int dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  3948. struct cdp_monitor_filter *filter_val)
  3949. {
  3950. /* Many monitor VAPs can exists in a system but only one can be up at
  3951. * anytime
  3952. */
  3953. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3954. struct dp_vdev *vdev = pdev->monitor_vdev;
  3955. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3956. struct dp_soc *soc;
  3957. uint8_t pdev_id;
  3958. int mac_id;
  3959. pdev_id = pdev->pdev_id;
  3960. soc = pdev->soc;
  3961. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  3962. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  3963. pdev, pdev_id, soc, vdev);
  3964. /*Check if current pdev's monitor_vdev exists */
  3965. if (!pdev->monitor_vdev) {
  3966. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3967. "vdev=%pK\n", vdev);
  3968. qdf_assert(vdev);
  3969. }
  3970. /* update filter mode, type in pdev structure */
  3971. pdev->mon_filter_mode = filter_val->mode;
  3972. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  3973. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  3974. pdev->fp_data_filter = filter_val->fp_data;
  3975. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  3976. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  3977. pdev->mo_data_filter = filter_val->mo_data;
  3978. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  3979. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]\n",
  3980. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  3981. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  3982. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  3983. pdev->mo_data_filter);
  3984. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3985. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3986. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  3987. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3988. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3989. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3990. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3991. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3992. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  3993. }
  3994. htt_tlv_filter.mpdu_start = 1;
  3995. htt_tlv_filter.msdu_start = 1;
  3996. htt_tlv_filter.packet = 1;
  3997. htt_tlv_filter.msdu_end = 1;
  3998. htt_tlv_filter.mpdu_end = 1;
  3999. htt_tlv_filter.packet_header = 1;
  4000. htt_tlv_filter.attention = 1;
  4001. htt_tlv_filter.ppdu_start = 0;
  4002. htt_tlv_filter.ppdu_end = 0;
  4003. htt_tlv_filter.ppdu_end_user_stats = 0;
  4004. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4005. htt_tlv_filter.ppdu_end_status_done = 0;
  4006. htt_tlv_filter.header_per_msdu = 1;
  4007. htt_tlv_filter.enable_fp =
  4008. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4009. htt_tlv_filter.enable_md = 0;
  4010. htt_tlv_filter.enable_mo =
  4011. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4012. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4013. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4014. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4015. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4016. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4017. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4018. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4019. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4020. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4021. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4022. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4023. }
  4024. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4025. htt_tlv_filter.mpdu_start = 1;
  4026. htt_tlv_filter.msdu_start = 0;
  4027. htt_tlv_filter.packet = 0;
  4028. htt_tlv_filter.msdu_end = 0;
  4029. htt_tlv_filter.mpdu_end = 0;
  4030. htt_tlv_filter.attention = 0;
  4031. htt_tlv_filter.ppdu_start = 1;
  4032. htt_tlv_filter.ppdu_end = 1;
  4033. htt_tlv_filter.ppdu_end_user_stats = 1;
  4034. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4035. htt_tlv_filter.ppdu_end_status_done = 1;
  4036. htt_tlv_filter.enable_fp = 1;
  4037. htt_tlv_filter.enable_md = 0;
  4038. htt_tlv_filter.enable_mo = 1;
  4039. if (pdev->mcopy_mode) {
  4040. htt_tlv_filter.packet_header = 1;
  4041. }
  4042. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4043. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4044. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4045. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4046. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4047. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4048. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4049. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4050. pdev->pdev_id);
  4051. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4052. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4053. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4054. }
  4055. return QDF_STATUS_SUCCESS;
  4056. }
  4057. /**
  4058. * dp_get_pdev_id_frm_pdev() - get pdev_id
  4059. * @pdev_handle: Datapath PDEV handle
  4060. *
  4061. * Return: pdev_id
  4062. */
  4063. static
  4064. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  4065. {
  4066. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4067. return pdev->pdev_id;
  4068. }
  4069. /**
  4070. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  4071. * @vdev_handle: Datapath VDEV handle
  4072. * Return: true on ucast filter flag set
  4073. */
  4074. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  4075. {
  4076. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4077. struct dp_pdev *pdev;
  4078. pdev = vdev->pdev;
  4079. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  4080. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  4081. return true;
  4082. return false;
  4083. }
  4084. /**
  4085. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  4086. * @vdev_handle: Datapath VDEV handle
  4087. * Return: true on mcast filter flag set
  4088. */
  4089. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  4090. {
  4091. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4092. struct dp_pdev *pdev;
  4093. pdev = vdev->pdev;
  4094. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  4095. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  4096. return true;
  4097. return false;
  4098. }
  4099. /**
  4100. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  4101. * @vdev_handle: Datapath VDEV handle
  4102. * Return: true on non data filter flag set
  4103. */
  4104. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  4105. {
  4106. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4107. struct dp_pdev *pdev;
  4108. pdev = vdev->pdev;
  4109. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  4110. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  4111. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  4112. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  4113. return true;
  4114. }
  4115. }
  4116. return false;
  4117. }
  4118. #ifdef MESH_MODE_SUPPORT
  4119. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  4120. {
  4121. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4122. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4123. FL("val %d"), val);
  4124. vdev->mesh_vdev = val;
  4125. }
  4126. /*
  4127. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  4128. * @vdev_hdl: virtual device object
  4129. * @val: value to be set
  4130. *
  4131. * Return: void
  4132. */
  4133. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  4134. {
  4135. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4136. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4137. FL("val %d"), val);
  4138. vdev->mesh_rx_filter = val;
  4139. }
  4140. #endif
  4141. /*
  4142. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  4143. * Current scope is bar received count
  4144. *
  4145. * @pdev_handle: DP_PDEV handle
  4146. *
  4147. * Return: void
  4148. */
  4149. #define STATS_PROC_TIMEOUT (HZ/1000)
  4150. static void
  4151. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  4152. {
  4153. struct dp_vdev *vdev;
  4154. struct dp_peer *peer;
  4155. uint32_t waitcnt;
  4156. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4157. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4158. if (!peer) {
  4159. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4160. FL("DP Invalid Peer refernce"));
  4161. return;
  4162. }
  4163. if (peer->delete_in_progress) {
  4164. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4165. FL("DP Peer deletion in progress"));
  4166. continue;
  4167. }
  4168. qdf_atomic_inc(&peer->ref_cnt);
  4169. waitcnt = 0;
  4170. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  4171. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  4172. && waitcnt < 10) {
  4173. schedule_timeout_interruptible(
  4174. STATS_PROC_TIMEOUT);
  4175. waitcnt++;
  4176. }
  4177. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  4178. dp_peer_unref_delete(peer);
  4179. }
  4180. }
  4181. }
  4182. /**
  4183. * dp_rx_bar_stats_cb(): BAR received stats callback
  4184. * @soc: SOC handle
  4185. * @cb_ctxt: Call back context
  4186. * @reo_status: Reo status
  4187. *
  4188. * return: void
  4189. */
  4190. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  4191. union hal_reo_status *reo_status)
  4192. {
  4193. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  4194. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  4195. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  4196. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  4197. queue_status->header.status);
  4198. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4199. return;
  4200. }
  4201. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  4202. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4203. }
  4204. /**
  4205. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  4206. * @vdev: DP VDEV handle
  4207. *
  4208. * return: void
  4209. */
  4210. void dp_aggregate_vdev_stats(struct dp_vdev *vdev)
  4211. {
  4212. struct dp_peer *peer = NULL;
  4213. struct dp_soc *soc = vdev->pdev->soc;
  4214. qdf_mem_set(&(vdev->stats.tx), sizeof(vdev->stats.tx), 0x0);
  4215. qdf_mem_set(&(vdev->stats.rx), sizeof(vdev->stats.rx), 0x0);
  4216. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  4217. DP_UPDATE_STATS(vdev, peer);
  4218. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4219. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->ctrl_pdev,
  4220. &vdev->stats, (uint16_t) vdev->vdev_id,
  4221. UPDATE_VDEV_STATS);
  4222. }
  4223. /**
  4224. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  4225. * @pdev: DP PDEV handle
  4226. *
  4227. * return: void
  4228. */
  4229. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  4230. {
  4231. struct dp_vdev *vdev = NULL;
  4232. struct dp_soc *soc = pdev->soc;
  4233. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  4234. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  4235. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  4236. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4237. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4238. dp_aggregate_vdev_stats(vdev);
  4239. DP_UPDATE_STATS(pdev, vdev);
  4240. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  4241. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  4242. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  4243. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  4244. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  4245. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  4246. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  4247. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  4248. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host);
  4249. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  4250. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host);
  4251. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  4252. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  4253. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  4254. DP_STATS_AGGR(pdev, vdev,
  4255. tx_i.mcast_en.dropped_map_error);
  4256. DP_STATS_AGGR(pdev, vdev,
  4257. tx_i.mcast_en.dropped_self_mac);
  4258. DP_STATS_AGGR(pdev, vdev,
  4259. tx_i.mcast_en.dropped_send_fail);
  4260. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  4261. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  4262. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  4263. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  4264. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na);
  4265. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  4266. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  4267. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  4268. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.exception_fw);
  4269. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.completion_fw);
  4270. pdev->stats.tx_i.dropped.dropped_pkt.num =
  4271. pdev->stats.tx_i.dropped.dma_error +
  4272. pdev->stats.tx_i.dropped.ring_full +
  4273. pdev->stats.tx_i.dropped.enqueue_fail +
  4274. pdev->stats.tx_i.dropped.desc_na +
  4275. pdev->stats.tx_i.dropped.res_full;
  4276. pdev->stats.tx.last_ack_rssi =
  4277. vdev->stats.tx.last_ack_rssi;
  4278. pdev->stats.tx_i.tso.num_seg =
  4279. vdev->stats.tx_i.tso.num_seg;
  4280. }
  4281. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4282. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4283. soc->cdp_soc.ol_ops->update_dp_stats(pdev->ctrl_pdev,
  4284. &pdev->stats, pdev->pdev_id, UPDATE_PDEV_STATS);
  4285. }
  4286. /**
  4287. * dp_vdev_getstats() - get vdev packet level stats
  4288. * @vdev_handle: Datapath VDEV handle
  4289. * @stats: cdp network device stats structure
  4290. *
  4291. * Return: void
  4292. */
  4293. static void dp_vdev_getstats(void *vdev_handle,
  4294. struct cdp_dev_stats *stats)
  4295. {
  4296. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4297. dp_aggregate_vdev_stats(vdev);
  4298. }
  4299. /**
  4300. * dp_pdev_getstats() - get pdev packet level stats
  4301. * @pdev_handle: Datapath PDEV handle
  4302. * @stats: cdp network device stats structure
  4303. *
  4304. * Return: void
  4305. */
  4306. static void dp_pdev_getstats(void *pdev_handle,
  4307. struct cdp_dev_stats *stats)
  4308. {
  4309. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4310. dp_aggregate_pdev_stats(pdev);
  4311. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  4312. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  4313. stats->tx_errors = pdev->stats.tx.tx_failed +
  4314. pdev->stats.tx_i.dropped.dropped_pkt.num;
  4315. stats->tx_dropped = stats->tx_errors;
  4316. stats->rx_packets = pdev->stats.rx.unicast.num +
  4317. pdev->stats.rx.multicast.num +
  4318. pdev->stats.rx.bcast.num;
  4319. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  4320. pdev->stats.rx.multicast.bytes +
  4321. pdev->stats.rx.bcast.bytes;
  4322. }
  4323. /**
  4324. * dp_get_device_stats() - get interface level packet stats
  4325. * @handle: device handle
  4326. * @stats: cdp network device stats structure
  4327. * @type: device type pdev/vdev
  4328. *
  4329. * Return: void
  4330. */
  4331. static void dp_get_device_stats(void *handle,
  4332. struct cdp_dev_stats *stats, uint8_t type)
  4333. {
  4334. switch (type) {
  4335. case UPDATE_VDEV_STATS:
  4336. dp_vdev_getstats(handle, stats);
  4337. break;
  4338. case UPDATE_PDEV_STATS:
  4339. dp_pdev_getstats(handle, stats);
  4340. break;
  4341. default:
  4342. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4343. "apstats cannot be updated for this input "
  4344. "type %d\n", type);
  4345. break;
  4346. }
  4347. }
  4348. /**
  4349. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  4350. * @pdev: DP_PDEV Handle
  4351. *
  4352. * Return:void
  4353. */
  4354. static inline void
  4355. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  4356. {
  4357. uint8_t index = 0;
  4358. DP_PRINT_STATS("PDEV Tx Stats:\n");
  4359. DP_PRINT_STATS("Received From Stack:");
  4360. DP_PRINT_STATS(" Packets = %d",
  4361. pdev->stats.tx_i.rcvd.num);
  4362. DP_PRINT_STATS(" Bytes = %llu",
  4363. pdev->stats.tx_i.rcvd.bytes);
  4364. DP_PRINT_STATS("Processed:");
  4365. DP_PRINT_STATS(" Packets = %d",
  4366. pdev->stats.tx_i.processed.num);
  4367. DP_PRINT_STATS(" Bytes = %llu",
  4368. pdev->stats.tx_i.processed.bytes);
  4369. DP_PRINT_STATS("Total Completions:");
  4370. DP_PRINT_STATS(" Packets = %u",
  4371. pdev->stats.tx.comp_pkt.num);
  4372. DP_PRINT_STATS(" Bytes = %llu",
  4373. pdev->stats.tx.comp_pkt.bytes);
  4374. DP_PRINT_STATS("Successful Completions:");
  4375. DP_PRINT_STATS(" Packets = %u",
  4376. pdev->stats.tx.tx_success.num);
  4377. DP_PRINT_STATS(" Bytes = %llu",
  4378. pdev->stats.tx.tx_success.bytes);
  4379. DP_PRINT_STATS("Dropped:");
  4380. DP_PRINT_STATS(" Total = %d",
  4381. pdev->stats.tx_i.dropped.dropped_pkt.num);
  4382. DP_PRINT_STATS(" Dma_map_error = %d",
  4383. pdev->stats.tx_i.dropped.dma_error);
  4384. DP_PRINT_STATS(" Ring Full = %d",
  4385. pdev->stats.tx_i.dropped.ring_full);
  4386. DP_PRINT_STATS(" Descriptor Not available = %d",
  4387. pdev->stats.tx_i.dropped.desc_na);
  4388. DP_PRINT_STATS(" HW enqueue failed= %d",
  4389. pdev->stats.tx_i.dropped.enqueue_fail);
  4390. DP_PRINT_STATS(" Resources Full = %d",
  4391. pdev->stats.tx_i.dropped.res_full);
  4392. DP_PRINT_STATS(" FW removed = %d",
  4393. pdev->stats.tx.dropped.fw_rem);
  4394. DP_PRINT_STATS(" FW removed transmitted = %d",
  4395. pdev->stats.tx.dropped.fw_rem_tx);
  4396. DP_PRINT_STATS(" FW removed untransmitted = %d",
  4397. pdev->stats.tx.dropped.fw_rem_notx);
  4398. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  4399. pdev->stats.tx.dropped.fw_reason1);
  4400. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  4401. pdev->stats.tx.dropped.fw_reason2);
  4402. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  4403. pdev->stats.tx.dropped.fw_reason3);
  4404. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  4405. pdev->stats.tx.dropped.age_out);
  4406. DP_PRINT_STATS("Scatter Gather:");
  4407. DP_PRINT_STATS(" Packets = %d",
  4408. pdev->stats.tx_i.sg.sg_pkt.num);
  4409. DP_PRINT_STATS(" Bytes = %llu",
  4410. pdev->stats.tx_i.sg.sg_pkt.bytes);
  4411. DP_PRINT_STATS(" Dropped By Host = %d",
  4412. pdev->stats.tx_i.sg.dropped_host);
  4413. DP_PRINT_STATS(" Dropped By Target = %d",
  4414. pdev->stats.tx_i.sg.dropped_target);
  4415. DP_PRINT_STATS("TSO:");
  4416. DP_PRINT_STATS(" Number of Segments = %d",
  4417. pdev->stats.tx_i.tso.num_seg);
  4418. DP_PRINT_STATS(" Packets = %d",
  4419. pdev->stats.tx_i.tso.tso_pkt.num);
  4420. DP_PRINT_STATS(" Bytes = %llu",
  4421. pdev->stats.tx_i.tso.tso_pkt.bytes);
  4422. DP_PRINT_STATS(" Dropped By Host = %d",
  4423. pdev->stats.tx_i.tso.dropped_host);
  4424. DP_PRINT_STATS("Mcast Enhancement:");
  4425. DP_PRINT_STATS(" Packets = %d",
  4426. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  4427. DP_PRINT_STATS(" Bytes = %llu",
  4428. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  4429. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  4430. pdev->stats.tx_i.mcast_en.dropped_map_error);
  4431. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  4432. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  4433. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  4434. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  4435. DP_PRINT_STATS(" Unicast sent = %d",
  4436. pdev->stats.tx_i.mcast_en.ucast);
  4437. DP_PRINT_STATS("Raw:");
  4438. DP_PRINT_STATS(" Packets = %d",
  4439. pdev->stats.tx_i.raw.raw_pkt.num);
  4440. DP_PRINT_STATS(" Bytes = %llu",
  4441. pdev->stats.tx_i.raw.raw_pkt.bytes);
  4442. DP_PRINT_STATS(" DMA map error = %d",
  4443. pdev->stats.tx_i.raw.dma_map_error);
  4444. DP_PRINT_STATS("Reinjected:");
  4445. DP_PRINT_STATS(" Packets = %d",
  4446. pdev->stats.tx_i.reinject_pkts.num);
  4447. DP_PRINT_STATS(" Bytes = %llu\n",
  4448. pdev->stats.tx_i.reinject_pkts.bytes);
  4449. DP_PRINT_STATS("Inspected:");
  4450. DP_PRINT_STATS(" Packets = %d",
  4451. pdev->stats.tx_i.inspect_pkts.num);
  4452. DP_PRINT_STATS(" Bytes = %llu",
  4453. pdev->stats.tx_i.inspect_pkts.bytes);
  4454. DP_PRINT_STATS("Nawds Multicast:");
  4455. DP_PRINT_STATS(" Packets = %d",
  4456. pdev->stats.tx_i.nawds_mcast.num);
  4457. DP_PRINT_STATS(" Bytes = %llu",
  4458. pdev->stats.tx_i.nawds_mcast.bytes);
  4459. DP_PRINT_STATS("CCE Classified:");
  4460. DP_PRINT_STATS(" CCE Classified Packets: %u",
  4461. pdev->stats.tx_i.cce_classified);
  4462. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  4463. pdev->stats.tx_i.cce_classified_raw);
  4464. DP_PRINT_STATS("Mesh stats:");
  4465. DP_PRINT_STATS(" frames to firmware: %u",
  4466. pdev->stats.tx_i.mesh.exception_fw);
  4467. DP_PRINT_STATS(" completions from fw: %u",
  4468. pdev->stats.tx_i.mesh.completion_fw);
  4469. DP_PRINT_STATS("PPDU stats counter");
  4470. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  4471. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  4472. pdev->stats.ppdu_stats_counter[index]);
  4473. }
  4474. }
  4475. /**
  4476. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  4477. * @pdev: DP_PDEV Handle
  4478. *
  4479. * Return: void
  4480. */
  4481. static inline void
  4482. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  4483. {
  4484. DP_PRINT_STATS("PDEV Rx Stats:\n");
  4485. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  4486. DP_PRINT_STATS(" Packets = %d %d %d %d",
  4487. pdev->stats.rx.rcvd_reo[0].num,
  4488. pdev->stats.rx.rcvd_reo[1].num,
  4489. pdev->stats.rx.rcvd_reo[2].num,
  4490. pdev->stats.rx.rcvd_reo[3].num);
  4491. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  4492. pdev->stats.rx.rcvd_reo[0].bytes,
  4493. pdev->stats.rx.rcvd_reo[1].bytes,
  4494. pdev->stats.rx.rcvd_reo[2].bytes,
  4495. pdev->stats.rx.rcvd_reo[3].bytes);
  4496. DP_PRINT_STATS("Replenished:");
  4497. DP_PRINT_STATS(" Packets = %d",
  4498. pdev->stats.replenish.pkts.num);
  4499. DP_PRINT_STATS(" Bytes = %llu",
  4500. pdev->stats.replenish.pkts.bytes);
  4501. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  4502. pdev->stats.buf_freelist);
  4503. DP_PRINT_STATS(" Low threshold intr = %d",
  4504. pdev->stats.replenish.low_thresh_intrs);
  4505. DP_PRINT_STATS("Dropped:");
  4506. DP_PRINT_STATS(" msdu_not_done = %d",
  4507. pdev->stats.dropped.msdu_not_done);
  4508. DP_PRINT_STATS(" mon_rx_drop = %d",
  4509. pdev->stats.dropped.mon_rx_drop);
  4510. DP_PRINT_STATS("Sent To Stack:");
  4511. DP_PRINT_STATS(" Packets = %d",
  4512. pdev->stats.rx.to_stack.num);
  4513. DP_PRINT_STATS(" Bytes = %llu",
  4514. pdev->stats.rx.to_stack.bytes);
  4515. DP_PRINT_STATS("Multicast/Broadcast:");
  4516. DP_PRINT_STATS(" Packets = %d",
  4517. (pdev->stats.rx.multicast.num +
  4518. pdev->stats.rx.bcast.num));
  4519. DP_PRINT_STATS(" Bytes = %llu",
  4520. (pdev->stats.rx.multicast.bytes +
  4521. pdev->stats.rx.bcast.bytes));
  4522. DP_PRINT_STATS("Errors:");
  4523. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  4524. pdev->stats.replenish.rxdma_err);
  4525. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  4526. pdev->stats.err.desc_alloc_fail);
  4527. DP_PRINT_STATS(" IP checksum error = %d",
  4528. pdev->stats.err.ip_csum_err);
  4529. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  4530. pdev->stats.err.tcp_udp_csum_err);
  4531. /* Get bar_recv_cnt */
  4532. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  4533. DP_PRINT_STATS("BAR Received Count: = %d",
  4534. pdev->stats.rx.bar_recv_cnt);
  4535. }
  4536. /**
  4537. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  4538. * @pdev: DP_PDEV Handle
  4539. *
  4540. * Return: void
  4541. */
  4542. static inline void
  4543. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  4544. {
  4545. struct cdp_pdev_mon_stats *rx_mon_stats;
  4546. rx_mon_stats = &pdev->rx_mon_stats;
  4547. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  4548. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  4549. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  4550. rx_mon_stats->status_ppdu_done);
  4551. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  4552. rx_mon_stats->dest_ppdu_done);
  4553. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  4554. rx_mon_stats->dest_mpdu_done);
  4555. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  4556. rx_mon_stats->dest_mpdu_drop);
  4557. }
  4558. /**
  4559. * dp_print_soc_tx_stats(): Print SOC level stats
  4560. * @soc DP_SOC Handle
  4561. *
  4562. * Return: void
  4563. */
  4564. static inline void
  4565. dp_print_soc_tx_stats(struct dp_soc *soc)
  4566. {
  4567. uint8_t desc_pool_id;
  4568. soc->stats.tx.desc_in_use = 0;
  4569. DP_PRINT_STATS("SOC Tx Stats:\n");
  4570. for (desc_pool_id = 0;
  4571. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  4572. desc_pool_id++)
  4573. soc->stats.tx.desc_in_use +=
  4574. soc->tx_desc[desc_pool_id].num_allocated;
  4575. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  4576. soc->stats.tx.desc_in_use);
  4577. DP_PRINT_STATS("Invalid peer:");
  4578. DP_PRINT_STATS(" Packets = %d",
  4579. soc->stats.tx.tx_invalid_peer.num);
  4580. DP_PRINT_STATS(" Bytes = %llu",
  4581. soc->stats.tx.tx_invalid_peer.bytes);
  4582. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  4583. soc->stats.tx.tcl_ring_full[0],
  4584. soc->stats.tx.tcl_ring_full[1],
  4585. soc->stats.tx.tcl_ring_full[2]);
  4586. }
  4587. /**
  4588. * dp_print_soc_rx_stats: Print SOC level Rx stats
  4589. * @soc: DP_SOC Handle
  4590. *
  4591. * Return:void
  4592. */
  4593. static inline void
  4594. dp_print_soc_rx_stats(struct dp_soc *soc)
  4595. {
  4596. uint32_t i;
  4597. char reo_error[DP_REO_ERR_LENGTH];
  4598. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  4599. uint8_t index = 0;
  4600. DP_PRINT_STATS("SOC Rx Stats:\n");
  4601. DP_PRINT_STATS("Errors:\n");
  4602. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  4603. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  4604. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  4605. DP_PRINT_STATS("Invalid RBM = %d",
  4606. soc->stats.rx.err.invalid_rbm);
  4607. DP_PRINT_STATS("Invalid Vdev = %d",
  4608. soc->stats.rx.err.invalid_vdev);
  4609. DP_PRINT_STATS("Invalid Pdev = %d",
  4610. soc->stats.rx.err.invalid_pdev);
  4611. DP_PRINT_STATS("Invalid Peer = %d",
  4612. soc->stats.rx.err.rx_invalid_peer.num);
  4613. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  4614. soc->stats.rx.err.hal_ring_access_fail);
  4615. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  4616. index += qdf_snprint(&rxdma_error[index],
  4617. DP_RXDMA_ERR_LENGTH - index,
  4618. " %d", soc->stats.rx.err.rxdma_error[i]);
  4619. }
  4620. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  4621. rxdma_error);
  4622. index = 0;
  4623. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  4624. index += qdf_snprint(&reo_error[index],
  4625. DP_REO_ERR_LENGTH - index,
  4626. " %d", soc->stats.rx.err.reo_error[i]);
  4627. }
  4628. DP_PRINT_STATS("REO Error(0-14):%s",
  4629. reo_error);
  4630. }
  4631. /**
  4632. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  4633. * @soc: DP_SOC handle
  4634. * @srng: DP_SRNG handle
  4635. * @ring_name: SRNG name
  4636. *
  4637. * Return: void
  4638. */
  4639. static inline void
  4640. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  4641. char *ring_name)
  4642. {
  4643. uint32_t tailp;
  4644. uint32_t headp;
  4645. if (srng->hal_srng != NULL) {
  4646. hal_api_get_tphp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  4647. DP_PRINT_STATS("%s : Head pointer = %d Tail Pointer = %d\n",
  4648. ring_name, headp, tailp);
  4649. }
  4650. }
  4651. /**
  4652. * dp_print_ring_stats(): Print tail and head pointer
  4653. * @pdev: DP_PDEV handle
  4654. *
  4655. * Return:void
  4656. */
  4657. static inline void
  4658. dp_print_ring_stats(struct dp_pdev *pdev)
  4659. {
  4660. uint32_t i;
  4661. char ring_name[STR_MAXLEN + 1];
  4662. int mac_id;
  4663. dp_print_ring_stat_from_hal(pdev->soc,
  4664. &pdev->soc->reo_exception_ring,
  4665. "Reo Exception Ring");
  4666. dp_print_ring_stat_from_hal(pdev->soc,
  4667. &pdev->soc->reo_reinject_ring,
  4668. "Reo Inject Ring");
  4669. dp_print_ring_stat_from_hal(pdev->soc,
  4670. &pdev->soc->reo_cmd_ring,
  4671. "Reo Command Ring");
  4672. dp_print_ring_stat_from_hal(pdev->soc,
  4673. &pdev->soc->reo_status_ring,
  4674. "Reo Status Ring");
  4675. dp_print_ring_stat_from_hal(pdev->soc,
  4676. &pdev->soc->rx_rel_ring,
  4677. "Rx Release ring");
  4678. dp_print_ring_stat_from_hal(pdev->soc,
  4679. &pdev->soc->tcl_cmd_ring,
  4680. "Tcl command Ring");
  4681. dp_print_ring_stat_from_hal(pdev->soc,
  4682. &pdev->soc->tcl_status_ring,
  4683. "Tcl Status Ring");
  4684. dp_print_ring_stat_from_hal(pdev->soc,
  4685. &pdev->soc->wbm_desc_rel_ring,
  4686. "Wbm Desc Rel Ring");
  4687. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  4688. snprintf(ring_name, STR_MAXLEN, "Reo Dest Ring %d", i);
  4689. dp_print_ring_stat_from_hal(pdev->soc,
  4690. &pdev->soc->reo_dest_ring[i],
  4691. ring_name);
  4692. }
  4693. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++) {
  4694. snprintf(ring_name, STR_MAXLEN, "Tcl Data Ring %d", i);
  4695. dp_print_ring_stat_from_hal(pdev->soc,
  4696. &pdev->soc->tcl_data_ring[i],
  4697. ring_name);
  4698. }
  4699. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  4700. snprintf(ring_name, STR_MAXLEN, "Tx Comp Ring %d", i);
  4701. dp_print_ring_stat_from_hal(pdev->soc,
  4702. &pdev->soc->tx_comp_ring[i],
  4703. ring_name);
  4704. }
  4705. dp_print_ring_stat_from_hal(pdev->soc,
  4706. &pdev->rx_refill_buf_ring,
  4707. "Rx Refill Buf Ring");
  4708. dp_print_ring_stat_from_hal(pdev->soc,
  4709. &pdev->rx_refill_buf_ring2,
  4710. "Second Rx Refill Buf Ring");
  4711. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4712. dp_print_ring_stat_from_hal(pdev->soc,
  4713. &pdev->rxdma_mon_buf_ring[mac_id],
  4714. "Rxdma Mon Buf Ring");
  4715. dp_print_ring_stat_from_hal(pdev->soc,
  4716. &pdev->rxdma_mon_dst_ring[mac_id],
  4717. "Rxdma Mon Dst Ring");
  4718. dp_print_ring_stat_from_hal(pdev->soc,
  4719. &pdev->rxdma_mon_status_ring[mac_id],
  4720. "Rxdma Mon Status Ring");
  4721. dp_print_ring_stat_from_hal(pdev->soc,
  4722. &pdev->rxdma_mon_desc_ring[mac_id],
  4723. "Rxdma mon desc Ring");
  4724. }
  4725. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  4726. snprintf(ring_name, STR_MAXLEN, "Rxdma err dst ring %d", i);
  4727. dp_print_ring_stat_from_hal(pdev->soc,
  4728. &pdev->rxdma_err_dst_ring[i],
  4729. ring_name);
  4730. }
  4731. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  4732. snprintf(ring_name, STR_MAXLEN, "Rx mac buf ring %d", i);
  4733. dp_print_ring_stat_from_hal(pdev->soc,
  4734. &pdev->rx_mac_buf_ring[i],
  4735. ring_name);
  4736. }
  4737. }
  4738. /**
  4739. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  4740. * @vdev: DP_VDEV handle
  4741. *
  4742. * Return:void
  4743. */
  4744. static inline void
  4745. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  4746. {
  4747. struct dp_peer *peer = NULL;
  4748. struct dp_soc *soc = (struct dp_soc *)vdev->pdev->soc;
  4749. DP_STATS_CLR(vdev->pdev);
  4750. DP_STATS_CLR(vdev->pdev->soc);
  4751. DP_STATS_CLR(vdev);
  4752. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4753. if (!peer)
  4754. return;
  4755. DP_STATS_CLR(peer);
  4756. if (soc->cdp_soc.ol_ops->update_dp_stats) {
  4757. soc->cdp_soc.ol_ops->update_dp_stats(
  4758. vdev->pdev->ctrl_pdev,
  4759. &peer->stats,
  4760. peer->peer_ids[0],
  4761. UPDATE_PEER_STATS);
  4762. }
  4763. }
  4764. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4765. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->ctrl_pdev,
  4766. &vdev->stats, (uint16_t)vdev->vdev_id,
  4767. UPDATE_VDEV_STATS);
  4768. }
  4769. /**
  4770. * dp_print_rx_rates(): Print Rx rate stats
  4771. * @vdev: DP_VDEV handle
  4772. *
  4773. * Return:void
  4774. */
  4775. static inline void
  4776. dp_print_rx_rates(struct dp_vdev *vdev)
  4777. {
  4778. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  4779. uint8_t i, mcs, pkt_type;
  4780. uint8_t index = 0;
  4781. char nss[DP_NSS_LENGTH];
  4782. DP_PRINT_STATS("Rx Rate Info:\n");
  4783. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4784. index = 0;
  4785. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4786. if (!dp_rate_string[pkt_type][mcs].valid)
  4787. continue;
  4788. DP_PRINT_STATS(" %s = %d",
  4789. dp_rate_string[pkt_type][mcs].mcs_type,
  4790. pdev->stats.rx.pkt_type[pkt_type].
  4791. mcs_count[mcs]);
  4792. }
  4793. DP_PRINT_STATS("\n");
  4794. }
  4795. index = 0;
  4796. for (i = 0; i < SS_COUNT; i++) {
  4797. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  4798. " %d", pdev->stats.rx.nss[i]);
  4799. }
  4800. DP_PRINT_STATS("NSS(1-8) = %s",
  4801. nss);
  4802. DP_PRINT_STATS("SGI ="
  4803. " 0.8us %d,"
  4804. " 0.4us %d,"
  4805. " 1.6us %d,"
  4806. " 3.2us %d,",
  4807. pdev->stats.rx.sgi_count[0],
  4808. pdev->stats.rx.sgi_count[1],
  4809. pdev->stats.rx.sgi_count[2],
  4810. pdev->stats.rx.sgi_count[3]);
  4811. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  4812. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  4813. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  4814. DP_PRINT_STATS("Reception Type ="
  4815. " SU: %d,"
  4816. " MU_MIMO:%d,"
  4817. " MU_OFDMA:%d,"
  4818. " MU_OFDMA_MIMO:%d\n",
  4819. pdev->stats.rx.reception_type[0],
  4820. pdev->stats.rx.reception_type[1],
  4821. pdev->stats.rx.reception_type[2],
  4822. pdev->stats.rx.reception_type[3]);
  4823. DP_PRINT_STATS("Aggregation:\n");
  4824. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  4825. pdev->stats.rx.ampdu_cnt);
  4826. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  4827. pdev->stats.rx.non_ampdu_cnt);
  4828. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  4829. pdev->stats.rx.amsdu_cnt);
  4830. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  4831. pdev->stats.rx.non_amsdu_cnt);
  4832. }
  4833. /**
  4834. * dp_print_tx_rates(): Print tx rates
  4835. * @vdev: DP_VDEV handle
  4836. *
  4837. * Return:void
  4838. */
  4839. static inline void
  4840. dp_print_tx_rates(struct dp_vdev *vdev)
  4841. {
  4842. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  4843. uint8_t mcs, pkt_type;
  4844. uint32_t index;
  4845. DP_PRINT_STATS("Tx Rate Info:\n");
  4846. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4847. index = 0;
  4848. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4849. if (!dp_rate_string[pkt_type][mcs].valid)
  4850. continue;
  4851. DP_PRINT_STATS(" %s = %d",
  4852. dp_rate_string[pkt_type][mcs].mcs_type,
  4853. pdev->stats.tx.pkt_type[pkt_type].
  4854. mcs_count[mcs]);
  4855. }
  4856. DP_PRINT_STATS("\n");
  4857. }
  4858. DP_PRINT_STATS("SGI ="
  4859. " 0.8us %d"
  4860. " 0.4us %d"
  4861. " 1.6us %d"
  4862. " 3.2us %d",
  4863. pdev->stats.tx.sgi_count[0],
  4864. pdev->stats.tx.sgi_count[1],
  4865. pdev->stats.tx.sgi_count[2],
  4866. pdev->stats.tx.sgi_count[3]);
  4867. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  4868. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  4869. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  4870. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  4871. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  4872. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  4873. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  4874. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  4875. DP_PRINT_STATS("Aggregation:\n");
  4876. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  4877. pdev->stats.tx.amsdu_cnt);
  4878. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  4879. pdev->stats.tx.non_amsdu_cnt);
  4880. }
  4881. /**
  4882. * dp_print_peer_stats():print peer stats
  4883. * @peer: DP_PEER handle
  4884. *
  4885. * return void
  4886. */
  4887. static inline void dp_print_peer_stats(struct dp_peer *peer)
  4888. {
  4889. uint8_t i, mcs, pkt_type;
  4890. uint32_t index;
  4891. char nss[DP_NSS_LENGTH];
  4892. DP_PRINT_STATS("Node Tx Stats:\n");
  4893. DP_PRINT_STATS("Total Packet Completions = %d",
  4894. peer->stats.tx.comp_pkt.num);
  4895. DP_PRINT_STATS("Total Bytes Completions = %llu",
  4896. peer->stats.tx.comp_pkt.bytes);
  4897. DP_PRINT_STATS("Success Packets = %d",
  4898. peer->stats.tx.tx_success.num);
  4899. DP_PRINT_STATS("Success Bytes = %llu",
  4900. peer->stats.tx.tx_success.bytes);
  4901. DP_PRINT_STATS("Unicast Success Packets = %d",
  4902. peer->stats.tx.ucast.num);
  4903. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  4904. peer->stats.tx.ucast.bytes);
  4905. DP_PRINT_STATS("Multicast Success Packets = %d",
  4906. peer->stats.tx.mcast.num);
  4907. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  4908. peer->stats.tx.mcast.bytes);
  4909. DP_PRINT_STATS("Broadcast Success Packets = %d",
  4910. peer->stats.tx.bcast.num);
  4911. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  4912. peer->stats.tx.bcast.bytes);
  4913. DP_PRINT_STATS("Packets Failed = %d",
  4914. peer->stats.tx.tx_failed);
  4915. DP_PRINT_STATS("Packets In OFDMA = %d",
  4916. peer->stats.tx.ofdma);
  4917. DP_PRINT_STATS("Packets In STBC = %d",
  4918. peer->stats.tx.stbc);
  4919. DP_PRINT_STATS("Packets In LDPC = %d",
  4920. peer->stats.tx.ldpc);
  4921. DP_PRINT_STATS("Packet Retries = %d",
  4922. peer->stats.tx.retries);
  4923. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  4924. peer->stats.tx.amsdu_cnt);
  4925. DP_PRINT_STATS("Last Packet RSSI = %d",
  4926. peer->stats.tx.last_ack_rssi);
  4927. DP_PRINT_STATS("Dropped At FW: Removed = %d",
  4928. peer->stats.tx.dropped.fw_rem);
  4929. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  4930. peer->stats.tx.dropped.fw_rem_tx);
  4931. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  4932. peer->stats.tx.dropped.fw_rem_notx);
  4933. DP_PRINT_STATS("Dropped : Age Out = %d",
  4934. peer->stats.tx.dropped.age_out);
  4935. DP_PRINT_STATS("NAWDS : ");
  4936. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  4937. peer->stats.tx.nawds_mcast_drop);
  4938. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  4939. peer->stats.tx.nawds_mcast.num);
  4940. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  4941. peer->stats.tx.nawds_mcast.bytes);
  4942. DP_PRINT_STATS("Rate Info:");
  4943. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4944. index = 0;
  4945. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4946. if (!dp_rate_string[pkt_type][mcs].valid)
  4947. continue;
  4948. DP_PRINT_STATS(" %s = %d",
  4949. dp_rate_string[pkt_type][mcs].mcs_type,
  4950. peer->stats.tx.pkt_type[pkt_type].
  4951. mcs_count[mcs]);
  4952. }
  4953. DP_PRINT_STATS("\n");
  4954. }
  4955. DP_PRINT_STATS("SGI = "
  4956. " 0.8us %d"
  4957. " 0.4us %d"
  4958. " 1.6us %d"
  4959. " 3.2us %d",
  4960. peer->stats.tx.sgi_count[0],
  4961. peer->stats.tx.sgi_count[1],
  4962. peer->stats.tx.sgi_count[2],
  4963. peer->stats.tx.sgi_count[3]);
  4964. DP_PRINT_STATS("Excess Retries per AC ");
  4965. DP_PRINT_STATS(" Best effort = %d",
  4966. peer->stats.tx.excess_retries_per_ac[0]);
  4967. DP_PRINT_STATS(" Background= %d",
  4968. peer->stats.tx.excess_retries_per_ac[1]);
  4969. DP_PRINT_STATS(" Video = %d",
  4970. peer->stats.tx.excess_retries_per_ac[2]);
  4971. DP_PRINT_STATS(" Voice = %d",
  4972. peer->stats.tx.excess_retries_per_ac[3]);
  4973. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  4974. peer->stats.tx.bw[2], peer->stats.tx.bw[3],
  4975. peer->stats.tx.bw[4], peer->stats.tx.bw[5]);
  4976. index = 0;
  4977. for (i = 0; i < SS_COUNT; i++) {
  4978. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  4979. " %d", peer->stats.tx.nss[i]);
  4980. }
  4981. DP_PRINT_STATS("NSS(1-8) = %s",
  4982. nss);
  4983. DP_PRINT_STATS("Aggregation:");
  4984. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  4985. peer->stats.tx.amsdu_cnt);
  4986. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  4987. peer->stats.tx.non_amsdu_cnt);
  4988. DP_PRINT_STATS("Node Rx Stats:");
  4989. DP_PRINT_STATS("Packets Sent To Stack = %d",
  4990. peer->stats.rx.to_stack.num);
  4991. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  4992. peer->stats.rx.to_stack.bytes);
  4993. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  4994. DP_PRINT_STATS("Ring Id = %d", i);
  4995. DP_PRINT_STATS(" Packets Received = %d",
  4996. peer->stats.rx.rcvd_reo[i].num);
  4997. DP_PRINT_STATS(" Bytes Received = %llu",
  4998. peer->stats.rx.rcvd_reo[i].bytes);
  4999. }
  5000. DP_PRINT_STATS("Multicast Packets Received = %d",
  5001. peer->stats.rx.multicast.num);
  5002. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  5003. peer->stats.rx.multicast.bytes);
  5004. DP_PRINT_STATS("Broadcast Packets Received = %d",
  5005. peer->stats.rx.bcast.num);
  5006. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  5007. peer->stats.rx.bcast.bytes);
  5008. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  5009. peer->stats.rx.intra_bss.pkts.num);
  5010. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  5011. peer->stats.rx.intra_bss.pkts.bytes);
  5012. DP_PRINT_STATS("Raw Packets Received = %d",
  5013. peer->stats.rx.raw.num);
  5014. DP_PRINT_STATS("Raw Bytes Received = %llu",
  5015. peer->stats.rx.raw.bytes);
  5016. DP_PRINT_STATS("Errors: MIC Errors = %d",
  5017. peer->stats.rx.err.mic_err);
  5018. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  5019. peer->stats.rx.err.decrypt_err);
  5020. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  5021. peer->stats.rx.non_ampdu_cnt);
  5022. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  5023. peer->stats.rx.ampdu_cnt);
  5024. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  5025. peer->stats.rx.non_amsdu_cnt);
  5026. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  5027. peer->stats.rx.amsdu_cnt);
  5028. DP_PRINT_STATS("NAWDS : ");
  5029. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  5030. peer->stats.rx.nawds_mcast_drop);
  5031. DP_PRINT_STATS("SGI ="
  5032. " 0.8us %d"
  5033. " 0.4us %d"
  5034. " 1.6us %d"
  5035. " 3.2us %d",
  5036. peer->stats.rx.sgi_count[0],
  5037. peer->stats.rx.sgi_count[1],
  5038. peer->stats.rx.sgi_count[2],
  5039. peer->stats.rx.sgi_count[3]);
  5040. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  5041. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  5042. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  5043. DP_PRINT_STATS("Reception Type ="
  5044. " SU %d,"
  5045. " MU_MIMO %d,"
  5046. " MU_OFDMA %d,"
  5047. " MU_OFDMA_MIMO %d",
  5048. peer->stats.rx.reception_type[0],
  5049. peer->stats.rx.reception_type[1],
  5050. peer->stats.rx.reception_type[2],
  5051. peer->stats.rx.reception_type[3]);
  5052. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5053. index = 0;
  5054. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5055. if (!dp_rate_string[pkt_type][mcs].valid)
  5056. continue;
  5057. DP_PRINT_STATS(" %s = %d",
  5058. dp_rate_string[pkt_type][mcs].mcs_type,
  5059. peer->stats.rx.pkt_type[pkt_type].
  5060. mcs_count[mcs]);
  5061. }
  5062. DP_PRINT_STATS("\n");
  5063. }
  5064. index = 0;
  5065. for (i = 0; i < SS_COUNT; i++) {
  5066. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5067. " %d", peer->stats.rx.nss[i]);
  5068. }
  5069. DP_PRINT_STATS("NSS(1-8) = %s",
  5070. nss);
  5071. DP_PRINT_STATS("Aggregation:");
  5072. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  5073. peer->stats.rx.ampdu_cnt);
  5074. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  5075. peer->stats.rx.non_ampdu_cnt);
  5076. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  5077. peer->stats.rx.amsdu_cnt);
  5078. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  5079. peer->stats.rx.non_amsdu_cnt);
  5080. }
  5081. /**
  5082. * dp_print_host_stats()- Function to print the stats aggregated at host
  5083. * @vdev_handle: DP_VDEV handle
  5084. * @type: host stats type
  5085. *
  5086. * Available Stat types
  5087. * TXRX_CLEAR_STATS : Clear the stats
  5088. * TXRX_RX_RATE_STATS: Print Rx Rate Info
  5089. * TXRX_TX_RATE_STATS: Print Tx Rate Info
  5090. * TXRX_TX_HOST_STATS: Print Tx Stats
  5091. * TXRX_RX_HOST_STATS: Print Rx Stats
  5092. * TXRX_AST_STATS: Print AST Stats
  5093. * TXRX_SRNG_PTR_STATS: Print SRNG ring pointer stats
  5094. *
  5095. * Return: 0 on success, print error message in case of failure
  5096. */
  5097. static int
  5098. dp_print_host_stats(struct cdp_vdev *vdev_handle, enum cdp_host_txrx_stats type)
  5099. {
  5100. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5101. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5102. dp_aggregate_pdev_stats(pdev);
  5103. switch (type) {
  5104. case TXRX_CLEAR_STATS:
  5105. dp_txrx_host_stats_clr(vdev);
  5106. break;
  5107. case TXRX_RX_RATE_STATS:
  5108. dp_print_rx_rates(vdev);
  5109. break;
  5110. case TXRX_TX_RATE_STATS:
  5111. dp_print_tx_rates(vdev);
  5112. break;
  5113. case TXRX_TX_HOST_STATS:
  5114. dp_print_pdev_tx_stats(pdev);
  5115. dp_print_soc_tx_stats(pdev->soc);
  5116. break;
  5117. case TXRX_RX_HOST_STATS:
  5118. dp_print_pdev_rx_stats(pdev);
  5119. dp_print_soc_rx_stats(pdev->soc);
  5120. break;
  5121. case TXRX_AST_STATS:
  5122. dp_print_ast_stats(pdev->soc);
  5123. dp_print_peer_table(vdev);
  5124. break;
  5125. case TXRX_SRNG_PTR_STATS:
  5126. dp_print_ring_stats(pdev);
  5127. break;
  5128. case TXRX_RX_MON_STATS:
  5129. dp_print_pdev_rx_mon_stats(pdev);
  5130. break;
  5131. default:
  5132. DP_TRACE(FATAL, "Wrong Input For TxRx Host Stats");
  5133. break;
  5134. }
  5135. return 0;
  5136. }
  5137. /*
  5138. * dp_get_host_peer_stats()- function to print peer stats
  5139. * @pdev_handle: DP_PDEV handle
  5140. * @mac_addr: mac address of the peer
  5141. *
  5142. * Return: void
  5143. */
  5144. static void
  5145. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  5146. {
  5147. struct dp_peer *peer;
  5148. uint8_t local_id;
  5149. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  5150. &local_id);
  5151. if (!peer) {
  5152. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5153. "%s: Invalid peer\n", __func__);
  5154. return;
  5155. }
  5156. dp_print_peer_stats(peer);
  5157. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  5158. return;
  5159. }
  5160. /*
  5161. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  5162. * @pdev: DP_PDEV handle
  5163. *
  5164. * Return: void
  5165. */
  5166. static void
  5167. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  5168. {
  5169. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5170. int mac_id;
  5171. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  5172. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5173. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5174. pdev->pdev_id);
  5175. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5176. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5177. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5178. }
  5179. }
  5180. /*
  5181. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  5182. * @pdev: DP_PDEV handle
  5183. *
  5184. * Return: void
  5185. */
  5186. static void
  5187. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  5188. {
  5189. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  5190. int mac_id;
  5191. htt_tlv_filter.mpdu_start = 1;
  5192. htt_tlv_filter.msdu_start = 0;
  5193. htt_tlv_filter.packet = 0;
  5194. htt_tlv_filter.msdu_end = 0;
  5195. htt_tlv_filter.mpdu_end = 0;
  5196. htt_tlv_filter.attention = 0;
  5197. htt_tlv_filter.ppdu_start = 1;
  5198. htt_tlv_filter.ppdu_end = 1;
  5199. htt_tlv_filter.ppdu_end_user_stats = 1;
  5200. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5201. htt_tlv_filter.ppdu_end_status_done = 1;
  5202. htt_tlv_filter.enable_fp = 1;
  5203. htt_tlv_filter.enable_md = 0;
  5204. if (pdev->mcopy_mode) {
  5205. htt_tlv_filter.packet_header = 1;
  5206. htt_tlv_filter.enable_mo = 1;
  5207. }
  5208. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5209. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5210. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5211. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5212. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5213. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5214. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5215. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5216. pdev->pdev_id);
  5217. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5218. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5219. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5220. }
  5221. }
  5222. /*
  5223. *dp_set_bpr_enable() - API to enable/disable bpr feature
  5224. *@pdev_handle: DP_PDEV handle.
  5225. *@val: Provided value.
  5226. *
  5227. *Return: void
  5228. */
  5229. static void
  5230. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  5231. {
  5232. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5233. switch (val) {
  5234. case CDP_BPR_DISABLE:
  5235. pdev->bpr_enable = CDP_BPR_DISABLE;
  5236. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  5237. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  5238. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5239. } else if (pdev->enhanced_stats_en &&
  5240. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  5241. !pdev->pktlog_ppdu_stats) {
  5242. dp_h2t_cfg_stats_msg_send(pdev,
  5243. DP_PPDU_STATS_CFG_ENH_STATS,
  5244. pdev->pdev_id);
  5245. }
  5246. break;
  5247. case CDP_BPR_ENABLE:
  5248. pdev->bpr_enable = CDP_BPR_ENABLE;
  5249. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  5250. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  5251. dp_h2t_cfg_stats_msg_send(pdev,
  5252. DP_PPDU_STATS_CFG_BPR,
  5253. pdev->pdev_id);
  5254. } else if (pdev->enhanced_stats_en &&
  5255. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  5256. !pdev->pktlog_ppdu_stats) {
  5257. dp_h2t_cfg_stats_msg_send(pdev,
  5258. DP_PPDU_STATS_CFG_BPR_ENH,
  5259. pdev->pdev_id);
  5260. } else if (pdev->pktlog_ppdu_stats) {
  5261. dp_h2t_cfg_stats_msg_send(pdev,
  5262. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  5263. pdev->pdev_id);
  5264. }
  5265. break;
  5266. default:
  5267. break;
  5268. }
  5269. }
  5270. /*
  5271. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  5272. * @pdev_handle: DP_PDEV handle
  5273. * @val: user provided value
  5274. *
  5275. * Return: void
  5276. */
  5277. static void
  5278. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  5279. {
  5280. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5281. switch (val) {
  5282. case 0:
  5283. pdev->tx_sniffer_enable = 0;
  5284. pdev->mcopy_mode = 0;
  5285. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en) {
  5286. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5287. dp_ppdu_ring_reset(pdev);
  5288. } else if (pdev->enhanced_stats_en) {
  5289. dp_h2t_cfg_stats_msg_send(pdev,
  5290. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  5291. }
  5292. break;
  5293. case 1:
  5294. pdev->tx_sniffer_enable = 1;
  5295. pdev->mcopy_mode = 0;
  5296. if (!pdev->pktlog_ppdu_stats)
  5297. dp_h2t_cfg_stats_msg_send(pdev,
  5298. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  5299. break;
  5300. case 2:
  5301. pdev->mcopy_mode = 1;
  5302. pdev->tx_sniffer_enable = 0;
  5303. if (!pdev->enhanced_stats_en)
  5304. dp_ppdu_ring_cfg(pdev);
  5305. if (!pdev->pktlog_ppdu_stats)
  5306. dp_h2t_cfg_stats_msg_send(pdev,
  5307. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  5308. break;
  5309. default:
  5310. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5311. "Invalid value\n");
  5312. break;
  5313. }
  5314. }
  5315. /*
  5316. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  5317. * @pdev_handle: DP_PDEV handle
  5318. *
  5319. * Return: void
  5320. */
  5321. static void
  5322. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  5323. {
  5324. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5325. pdev->enhanced_stats_en = 1;
  5326. if (!pdev->mcopy_mode)
  5327. dp_ppdu_ring_cfg(pdev);
  5328. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable && !pdev->mcopy_mode)
  5329. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  5330. }
  5331. /*
  5332. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  5333. * @pdev_handle: DP_PDEV handle
  5334. *
  5335. * Return: void
  5336. */
  5337. static void
  5338. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  5339. {
  5340. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5341. pdev->enhanced_stats_en = 0;
  5342. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable && !pdev->mcopy_mode)
  5343. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5344. if (!pdev->mcopy_mode)
  5345. dp_ppdu_ring_reset(pdev);
  5346. }
  5347. /*
  5348. * dp_get_fw_peer_stats()- function to print peer stats
  5349. * @pdev_handle: DP_PDEV handle
  5350. * @mac_addr: mac address of the peer
  5351. * @cap: Type of htt stats requested
  5352. *
  5353. * Currently Supporting only MAC ID based requests Only
  5354. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  5355. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  5356. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  5357. *
  5358. * Return: void
  5359. */
  5360. static void
  5361. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  5362. uint32_t cap)
  5363. {
  5364. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5365. int i;
  5366. uint32_t config_param0 = 0;
  5367. uint32_t config_param1 = 0;
  5368. uint32_t config_param2 = 0;
  5369. uint32_t config_param3 = 0;
  5370. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  5371. config_param0 |= (1 << (cap + 1));
  5372. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  5373. config_param1 |= (1 << i);
  5374. }
  5375. config_param2 |= (mac_addr[0] & 0x000000ff);
  5376. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  5377. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  5378. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  5379. config_param3 |= (mac_addr[4] & 0x000000ff);
  5380. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  5381. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  5382. config_param0, config_param1, config_param2,
  5383. config_param3, 0, 0, 0);
  5384. }
  5385. /* This struct definition will be removed from here
  5386. * once it get added in FW headers*/
  5387. struct httstats_cmd_req {
  5388. uint32_t config_param0;
  5389. uint32_t config_param1;
  5390. uint32_t config_param2;
  5391. uint32_t config_param3;
  5392. int cookie;
  5393. u_int8_t stats_id;
  5394. };
  5395. /*
  5396. * dp_get_htt_stats: function to process the httstas request
  5397. * @pdev_handle: DP pdev handle
  5398. * @data: pointer to request data
  5399. * @data_len: length for request data
  5400. *
  5401. * return: void
  5402. */
  5403. static void
  5404. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  5405. {
  5406. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5407. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  5408. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  5409. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  5410. req->config_param0, req->config_param1,
  5411. req->config_param2, req->config_param3,
  5412. req->cookie, 0, 0);
  5413. }
  5414. /*
  5415. * dp_set_pdev_param: function to set parameters in pdev
  5416. * @pdev_handle: DP pdev handle
  5417. * @param: parameter type to be set
  5418. * @val: value of parameter to be set
  5419. *
  5420. * return: void
  5421. */
  5422. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  5423. enum cdp_pdev_param_type param, uint8_t val)
  5424. {
  5425. switch (param) {
  5426. case CDP_CONFIG_DEBUG_SNIFFER:
  5427. dp_config_debug_sniffer(pdev_handle, val);
  5428. break;
  5429. case CDP_CONFIG_BPR_ENABLE:
  5430. dp_set_bpr_enable(pdev_handle, val);
  5431. break;
  5432. default:
  5433. break;
  5434. }
  5435. }
  5436. /*
  5437. * dp_set_vdev_param: function to set parameters in vdev
  5438. * @param: parameter type to be set
  5439. * @val: value of parameter to be set
  5440. *
  5441. * return: void
  5442. */
  5443. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  5444. enum cdp_vdev_param_type param, uint32_t val)
  5445. {
  5446. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5447. switch (param) {
  5448. case CDP_ENABLE_WDS:
  5449. vdev->wds_enabled = val;
  5450. break;
  5451. case CDP_ENABLE_NAWDS:
  5452. vdev->nawds_enabled = val;
  5453. break;
  5454. case CDP_ENABLE_MCAST_EN:
  5455. vdev->mcast_enhancement_en = val;
  5456. break;
  5457. case CDP_ENABLE_PROXYSTA:
  5458. vdev->proxysta_vdev = val;
  5459. break;
  5460. case CDP_UPDATE_TDLS_FLAGS:
  5461. vdev->tdls_link_connected = val;
  5462. break;
  5463. case CDP_CFG_WDS_AGING_TIMER:
  5464. if (val == 0)
  5465. qdf_timer_stop(&vdev->pdev->soc->wds_aging_timer);
  5466. else if (val != vdev->wds_aging_timer_val)
  5467. qdf_timer_mod(&vdev->pdev->soc->wds_aging_timer, val);
  5468. vdev->wds_aging_timer_val = val;
  5469. break;
  5470. case CDP_ENABLE_AP_BRIDGE:
  5471. if (wlan_op_mode_sta != vdev->opmode)
  5472. vdev->ap_bridge_enabled = val;
  5473. else
  5474. vdev->ap_bridge_enabled = false;
  5475. break;
  5476. case CDP_ENABLE_CIPHER:
  5477. vdev->sec_type = val;
  5478. break;
  5479. case CDP_ENABLE_QWRAP_ISOLATION:
  5480. vdev->isolation_vdev = val;
  5481. break;
  5482. default:
  5483. break;
  5484. }
  5485. dp_tx_vdev_update_search_flags(vdev);
  5486. }
  5487. /**
  5488. * dp_peer_set_nawds: set nawds bit in peer
  5489. * @peer_handle: pointer to peer
  5490. * @value: enable/disable nawds
  5491. *
  5492. * return: void
  5493. */
  5494. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  5495. {
  5496. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5497. peer->nawds_enabled = value;
  5498. }
  5499. /*
  5500. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  5501. * @vdev_handle: DP_VDEV handle
  5502. * @map_id:ID of map that needs to be updated
  5503. *
  5504. * Return: void
  5505. */
  5506. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  5507. uint8_t map_id)
  5508. {
  5509. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5510. vdev->dscp_tid_map_id = map_id;
  5511. return;
  5512. }
  5513. /*
  5514. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  5515. * @pdev_handle: DP_PDEV handle
  5516. * @buf: to hold pdev_stats
  5517. *
  5518. * Return: int
  5519. */
  5520. static int
  5521. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  5522. {
  5523. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5524. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  5525. struct cdp_txrx_stats_req req = {0,};
  5526. dp_aggregate_pdev_stats(pdev);
  5527. req.stats = HTT_DBG_EXT_STATS_PDEV_TX;
  5528. req.cookie_val = 1;
  5529. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  5530. req.param1, req.param2, req.param3, 0,
  5531. req.cookie_val, 0);
  5532. msleep(DP_MAX_SLEEP_TIME);
  5533. req.stats = HTT_DBG_EXT_STATS_PDEV_RX;
  5534. req.cookie_val = 1;
  5535. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  5536. req.param1, req.param2, req.param3, 0,
  5537. req.cookie_val, 0);
  5538. msleep(DP_MAX_SLEEP_TIME);
  5539. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  5540. return TXRX_STATS_LEVEL;
  5541. }
  5542. /**
  5543. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  5544. * @pdev: DP_PDEV handle
  5545. * @map_id: ID of map that needs to be updated
  5546. * @tos: index value in map
  5547. * @tid: tid value passed by the user
  5548. *
  5549. * Return: void
  5550. */
  5551. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  5552. uint8_t map_id, uint8_t tos, uint8_t tid)
  5553. {
  5554. uint8_t dscp;
  5555. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  5556. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  5557. pdev->dscp_tid_map[map_id][dscp] = tid;
  5558. if (map_id < HAL_MAX_HW_DSCP_TID_MAPS)
  5559. hal_tx_update_dscp_tid(pdev->soc->hal_soc, tid,
  5560. map_id, dscp);
  5561. return;
  5562. }
  5563. /**
  5564. * dp_fw_stats_process(): Process TxRX FW stats request
  5565. * @vdev_handle: DP VDEV handle
  5566. * @req: stats request
  5567. *
  5568. * return: int
  5569. */
  5570. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  5571. struct cdp_txrx_stats_req *req)
  5572. {
  5573. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5574. struct dp_pdev *pdev = NULL;
  5575. uint32_t stats = req->stats;
  5576. uint8_t mac_id = req->mac_id;
  5577. if (!vdev) {
  5578. DP_TRACE(NONE, "VDEV not found");
  5579. return 1;
  5580. }
  5581. pdev = vdev->pdev;
  5582. /*
  5583. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  5584. * from param0 to param3 according to below rule:
  5585. *
  5586. * PARAM:
  5587. * - config_param0 : start_offset (stats type)
  5588. * - config_param1 : stats bmask from start offset
  5589. * - config_param2 : stats bmask from start offset + 32
  5590. * - config_param3 : stats bmask from start offset + 64
  5591. */
  5592. if (req->stats == CDP_TXRX_STATS_0) {
  5593. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  5594. req->param1 = 0xFFFFFFFF;
  5595. req->param2 = 0xFFFFFFFF;
  5596. req->param3 = 0xFFFFFFFF;
  5597. }
  5598. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  5599. req->param1, req->param2, req->param3,
  5600. 0, 0, mac_id);
  5601. }
  5602. /**
  5603. * dp_txrx_stats_request - function to map to firmware and host stats
  5604. * @vdev: virtual handle
  5605. * @req: stats request
  5606. *
  5607. * Return: integer
  5608. */
  5609. static int dp_txrx_stats_request(struct cdp_vdev *vdev,
  5610. struct cdp_txrx_stats_req *req)
  5611. {
  5612. int host_stats;
  5613. int fw_stats;
  5614. enum cdp_stats stats;
  5615. if (!vdev || !req) {
  5616. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5617. "Invalid vdev/req instance");
  5618. return 0;
  5619. }
  5620. stats = req->stats;
  5621. if (stats >= CDP_TXRX_MAX_STATS)
  5622. return 0;
  5623. /*
  5624. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  5625. * has to be updated if new FW HTT stats added
  5626. */
  5627. if (stats > CDP_TXRX_STATS_HTT_MAX)
  5628. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  5629. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  5630. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  5631. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5632. "stats: %u fw_stats_type: %d host_stats_type: %d",
  5633. stats, fw_stats, host_stats);
  5634. if (fw_stats != TXRX_FW_STATS_INVALID) {
  5635. /* update request with FW stats type */
  5636. req->stats = fw_stats;
  5637. return dp_fw_stats_process(vdev, req);
  5638. }
  5639. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  5640. (host_stats <= TXRX_HOST_STATS_MAX))
  5641. return dp_print_host_stats(vdev, host_stats);
  5642. else
  5643. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5644. "Wrong Input for TxRx Stats");
  5645. return 0;
  5646. }
  5647. /*
  5648. * dp_print_napi_stats(): NAPI stats
  5649. * @soc - soc handle
  5650. */
  5651. static void dp_print_napi_stats(struct dp_soc *soc)
  5652. {
  5653. hif_print_napi_stats(soc->hif_handle);
  5654. }
  5655. /*
  5656. * dp_print_per_ring_stats(): Packet count per ring
  5657. * @soc - soc handle
  5658. */
  5659. static void dp_print_per_ring_stats(struct dp_soc *soc)
  5660. {
  5661. uint8_t ring;
  5662. uint16_t core;
  5663. uint64_t total_packets;
  5664. DP_TRACE(FATAL, "Reo packets per ring:");
  5665. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  5666. total_packets = 0;
  5667. DP_TRACE(FATAL, "Packets on ring %u:", ring);
  5668. for (core = 0; core < NR_CPUS; core++) {
  5669. DP_TRACE(FATAL, "Packets arriving on core %u: %llu",
  5670. core, soc->stats.rx.ring_packets[core][ring]);
  5671. total_packets += soc->stats.rx.ring_packets[core][ring];
  5672. }
  5673. DP_TRACE(FATAL, "Total packets on ring %u: %llu",
  5674. ring, total_packets);
  5675. }
  5676. }
  5677. /*
  5678. * dp_txrx_path_stats() - Function to display dump stats
  5679. * @soc - soc handle
  5680. *
  5681. * return: none
  5682. */
  5683. static void dp_txrx_path_stats(struct dp_soc *soc)
  5684. {
  5685. uint8_t error_code;
  5686. uint8_t loop_pdev;
  5687. struct dp_pdev *pdev;
  5688. uint8_t i;
  5689. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  5690. pdev = soc->pdev_list[loop_pdev];
  5691. dp_aggregate_pdev_stats(pdev);
  5692. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5693. "Tx path Statistics:");
  5694. DP_TRACE(FATAL, "from stack: %u msdus (%llu bytes)",
  5695. pdev->stats.tx_i.rcvd.num,
  5696. pdev->stats.tx_i.rcvd.bytes);
  5697. DP_TRACE(FATAL, "processed from host: %u msdus (%llu bytes)",
  5698. pdev->stats.tx_i.processed.num,
  5699. pdev->stats.tx_i.processed.bytes);
  5700. DP_TRACE(FATAL, "successfully transmitted: %u msdus (%llu bytes)",
  5701. pdev->stats.tx.tx_success.num,
  5702. pdev->stats.tx.tx_success.bytes);
  5703. DP_TRACE(FATAL, "Dropped in host:");
  5704. DP_TRACE(FATAL, "Total packets dropped: %u,",
  5705. pdev->stats.tx_i.dropped.dropped_pkt.num);
  5706. DP_TRACE(FATAL, "Descriptor not available: %u",
  5707. pdev->stats.tx_i.dropped.desc_na);
  5708. DP_TRACE(FATAL, "Ring full: %u",
  5709. pdev->stats.tx_i.dropped.ring_full);
  5710. DP_TRACE(FATAL, "Enqueue fail: %u",
  5711. pdev->stats.tx_i.dropped.enqueue_fail);
  5712. DP_TRACE(FATAL, "DMA Error: %u",
  5713. pdev->stats.tx_i.dropped.dma_error);
  5714. DP_TRACE(FATAL, "Dropped in hardware:");
  5715. DP_TRACE(FATAL, "total packets dropped: %u",
  5716. pdev->stats.tx.tx_failed);
  5717. DP_TRACE(FATAL, "mpdu age out: %u",
  5718. pdev->stats.tx.dropped.age_out);
  5719. DP_TRACE(FATAL, "firmware removed: %u",
  5720. pdev->stats.tx.dropped.fw_rem);
  5721. DP_TRACE(FATAL, "firmware removed tx: %u",
  5722. pdev->stats.tx.dropped.fw_rem_tx);
  5723. DP_TRACE(FATAL, "firmware removed notx %u",
  5724. pdev->stats.tx.dropped.fw_rem_notx);
  5725. DP_TRACE(FATAL, "peer_invalid: %u",
  5726. pdev->soc->stats.tx.tx_invalid_peer.num);
  5727. DP_TRACE(FATAL, "Tx packets sent per interrupt:");
  5728. DP_TRACE(FATAL, "Single Packet: %u",
  5729. pdev->stats.tx_comp_histogram.pkts_1);
  5730. DP_TRACE(FATAL, "2-20 Packets: %u",
  5731. pdev->stats.tx_comp_histogram.pkts_2_20);
  5732. DP_TRACE(FATAL, "21-40 Packets: %u",
  5733. pdev->stats.tx_comp_histogram.pkts_21_40);
  5734. DP_TRACE(FATAL, "41-60 Packets: %u",
  5735. pdev->stats.tx_comp_histogram.pkts_41_60);
  5736. DP_TRACE(FATAL, "61-80 Packets: %u",
  5737. pdev->stats.tx_comp_histogram.pkts_61_80);
  5738. DP_TRACE(FATAL, "81-100 Packets: %u",
  5739. pdev->stats.tx_comp_histogram.pkts_81_100);
  5740. DP_TRACE(FATAL, "101-200 Packets: %u",
  5741. pdev->stats.tx_comp_histogram.pkts_101_200);
  5742. DP_TRACE(FATAL, " 201+ Packets: %u",
  5743. pdev->stats.tx_comp_histogram.pkts_201_plus);
  5744. DP_TRACE(FATAL, "Rx path statistics");
  5745. DP_TRACE(FATAL, "delivered %u msdus ( %llu bytes),",
  5746. pdev->stats.rx.to_stack.num,
  5747. pdev->stats.rx.to_stack.bytes);
  5748. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  5749. DP_TRACE(FATAL, "received on reo[%d] %u msdus ( %llu bytes),",
  5750. i, pdev->stats.rx.rcvd_reo[i].num,
  5751. pdev->stats.rx.rcvd_reo[i].bytes);
  5752. DP_TRACE(FATAL, "intra-bss packets %u msdus ( %llu bytes),",
  5753. pdev->stats.rx.intra_bss.pkts.num,
  5754. pdev->stats.rx.intra_bss.pkts.bytes);
  5755. DP_TRACE(FATAL, "intra-bss fails %u msdus ( %llu bytes),",
  5756. pdev->stats.rx.intra_bss.fail.num,
  5757. pdev->stats.rx.intra_bss.fail.bytes);
  5758. DP_TRACE(FATAL, "raw packets %u msdus ( %llu bytes),",
  5759. pdev->stats.rx.raw.num,
  5760. pdev->stats.rx.raw.bytes);
  5761. DP_TRACE(FATAL, "dropped: error %u msdus",
  5762. pdev->stats.rx.err.mic_err);
  5763. DP_TRACE(FATAL, "peer invalid %u",
  5764. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  5765. DP_TRACE(FATAL, "Reo Statistics");
  5766. DP_TRACE(FATAL, "rbm error: %u msdus",
  5767. pdev->soc->stats.rx.err.invalid_rbm);
  5768. DP_TRACE(FATAL, "hal ring access fail: %u msdus",
  5769. pdev->soc->stats.rx.err.hal_ring_access_fail);
  5770. DP_TRACE(FATAL, "Reo errors");
  5771. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  5772. error_code++) {
  5773. DP_TRACE(FATAL, "Reo error number (%u): %u msdus",
  5774. error_code,
  5775. pdev->soc->stats.rx.err.reo_error[error_code]);
  5776. }
  5777. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  5778. error_code++) {
  5779. DP_TRACE(FATAL, "Rxdma error number (%u): %u msdus",
  5780. error_code,
  5781. pdev->soc->stats.rx.err
  5782. .rxdma_error[error_code]);
  5783. }
  5784. DP_TRACE(FATAL, "Rx packets reaped per interrupt:");
  5785. DP_TRACE(FATAL, "Single Packet: %u",
  5786. pdev->stats.rx_ind_histogram.pkts_1);
  5787. DP_TRACE(FATAL, "2-20 Packets: %u",
  5788. pdev->stats.rx_ind_histogram.pkts_2_20);
  5789. DP_TRACE(FATAL, "21-40 Packets: %u",
  5790. pdev->stats.rx_ind_histogram.pkts_21_40);
  5791. DP_TRACE(FATAL, "41-60 Packets: %u",
  5792. pdev->stats.rx_ind_histogram.pkts_41_60);
  5793. DP_TRACE(FATAL, "61-80 Packets: %u",
  5794. pdev->stats.rx_ind_histogram.pkts_61_80);
  5795. DP_TRACE(FATAL, "81-100 Packets: %u",
  5796. pdev->stats.rx_ind_histogram.pkts_81_100);
  5797. DP_TRACE(FATAL, "101-200 Packets: %u",
  5798. pdev->stats.rx_ind_histogram.pkts_101_200);
  5799. DP_TRACE(FATAL, " 201+ Packets: %u",
  5800. pdev->stats.rx_ind_histogram.pkts_201_plus);
  5801. DP_TRACE_STATS(ERROR, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  5802. __func__,
  5803. pdev->soc->wlan_cfg_ctx->tso_enabled,
  5804. pdev->soc->wlan_cfg_ctx->lro_enabled,
  5805. pdev->soc->wlan_cfg_ctx->rx_hash,
  5806. pdev->soc->wlan_cfg_ctx->napi_enabled);
  5807. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  5808. DP_TRACE_STATS(ERROR, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  5809. __func__,
  5810. pdev->soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold,
  5811. pdev->soc->wlan_cfg_ctx->tx_flow_start_queue_offset);
  5812. #endif
  5813. }
  5814. }
  5815. /*
  5816. * dp_txrx_dump_stats() - Dump statistics
  5817. * @value - Statistics option
  5818. */
  5819. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  5820. enum qdf_stats_verbosity_level level)
  5821. {
  5822. struct dp_soc *soc =
  5823. (struct dp_soc *)psoc;
  5824. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5825. if (!soc) {
  5826. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5827. "%s: soc is NULL", __func__);
  5828. return QDF_STATUS_E_INVAL;
  5829. }
  5830. switch (value) {
  5831. case CDP_TXRX_PATH_STATS:
  5832. dp_txrx_path_stats(soc);
  5833. break;
  5834. case CDP_RX_RING_STATS:
  5835. dp_print_per_ring_stats(soc);
  5836. break;
  5837. case CDP_TXRX_TSO_STATS:
  5838. /* TODO: NOT IMPLEMENTED */
  5839. break;
  5840. case CDP_DUMP_TX_FLOW_POOL_INFO:
  5841. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  5842. break;
  5843. case CDP_DP_NAPI_STATS:
  5844. dp_print_napi_stats(soc);
  5845. break;
  5846. case CDP_TXRX_DESC_STATS:
  5847. /* TODO: NOT IMPLEMENTED */
  5848. break;
  5849. default:
  5850. status = QDF_STATUS_E_INVAL;
  5851. break;
  5852. }
  5853. return status;
  5854. }
  5855. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  5856. /**
  5857. * dp_update_flow_control_parameters() - API to store datapath
  5858. * config parameters
  5859. * @soc: soc handle
  5860. * @cfg: ini parameter handle
  5861. *
  5862. * Return: void
  5863. */
  5864. static inline
  5865. void dp_update_flow_control_parameters(struct dp_soc *soc,
  5866. struct cdp_config_params *params)
  5867. {
  5868. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  5869. params->tx_flow_stop_queue_threshold;
  5870. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  5871. params->tx_flow_start_queue_offset;
  5872. }
  5873. #else
  5874. static inline
  5875. void dp_update_flow_control_parameters(struct dp_soc *soc,
  5876. struct cdp_config_params *params)
  5877. {
  5878. }
  5879. #endif
  5880. /**
  5881. * dp_update_config_parameters() - API to store datapath
  5882. * config parameters
  5883. * @soc: soc handle
  5884. * @cfg: ini parameter handle
  5885. *
  5886. * Return: status
  5887. */
  5888. static
  5889. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  5890. struct cdp_config_params *params)
  5891. {
  5892. struct dp_soc *soc = (struct dp_soc *)psoc;
  5893. if (!(soc)) {
  5894. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5895. "%s: Invalid handle", __func__);
  5896. return QDF_STATUS_E_INVAL;
  5897. }
  5898. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  5899. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  5900. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  5901. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  5902. params->tcp_udp_checksumoffload;
  5903. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  5904. dp_update_flow_control_parameters(soc, params);
  5905. return QDF_STATUS_SUCCESS;
  5906. }
  5907. /**
  5908. * dp_txrx_set_wds_rx_policy() - API to store datapath
  5909. * config parameters
  5910. * @vdev_handle - datapath vdev handle
  5911. * @cfg: ini parameter handle
  5912. *
  5913. * Return: status
  5914. */
  5915. #ifdef WDS_VENDOR_EXTENSION
  5916. void
  5917. dp_txrx_set_wds_rx_policy(
  5918. struct cdp_vdev *vdev_handle,
  5919. u_int32_t val)
  5920. {
  5921. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5922. struct dp_peer *peer;
  5923. if (vdev->opmode == wlan_op_mode_ap) {
  5924. /* for ap, set it on bss_peer */
  5925. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5926. if (peer->bss_peer) {
  5927. peer->wds_ecm.wds_rx_filter = 1;
  5928. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  5929. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  5930. break;
  5931. }
  5932. }
  5933. } else if (vdev->opmode == wlan_op_mode_sta) {
  5934. peer = TAILQ_FIRST(&vdev->peer_list);
  5935. peer->wds_ecm.wds_rx_filter = 1;
  5936. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  5937. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  5938. }
  5939. }
  5940. /**
  5941. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  5942. *
  5943. * @peer_handle - datapath peer handle
  5944. * @wds_tx_ucast: policy for unicast transmission
  5945. * @wds_tx_mcast: policy for multicast transmission
  5946. *
  5947. * Return: void
  5948. */
  5949. void
  5950. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  5951. int wds_tx_ucast, int wds_tx_mcast)
  5952. {
  5953. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5954. if (wds_tx_ucast || wds_tx_mcast) {
  5955. peer->wds_enabled = 1;
  5956. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  5957. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  5958. } else {
  5959. peer->wds_enabled = 0;
  5960. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  5961. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  5962. }
  5963. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5964. FL("Policy Update set to :\
  5965. peer->wds_enabled %d\
  5966. peer->wds_ecm.wds_tx_ucast_4addr %d\
  5967. peer->wds_ecm.wds_tx_mcast_4addr %d\n"),
  5968. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  5969. peer->wds_ecm.wds_tx_mcast_4addr);
  5970. return;
  5971. }
  5972. #endif
  5973. static struct cdp_wds_ops dp_ops_wds = {
  5974. .vdev_set_wds = dp_vdev_set_wds,
  5975. #ifdef WDS_VENDOR_EXTENSION
  5976. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  5977. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  5978. #endif
  5979. };
  5980. /*
  5981. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  5982. * @vdev_handle - datapath vdev handle
  5983. * @callback - callback function
  5984. * @ctxt: callback context
  5985. *
  5986. */
  5987. static void
  5988. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  5989. ol_txrx_data_tx_cb callback, void *ctxt)
  5990. {
  5991. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5992. vdev->tx_non_std_data_callback.func = callback;
  5993. vdev->tx_non_std_data_callback.ctxt = ctxt;
  5994. }
  5995. /**
  5996. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  5997. * @pdev_hdl: datapath pdev handle
  5998. *
  5999. * Return: opaque pointer to dp txrx handle
  6000. */
  6001. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  6002. {
  6003. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  6004. return pdev->dp_txrx_handle;
  6005. }
  6006. /**
  6007. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  6008. * @pdev_hdl: datapath pdev handle
  6009. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  6010. *
  6011. * Return: void
  6012. */
  6013. static void
  6014. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  6015. {
  6016. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  6017. pdev->dp_txrx_handle = dp_txrx_hdl;
  6018. }
  6019. /**
  6020. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  6021. * @soc_handle: datapath soc handle
  6022. *
  6023. * Return: opaque pointer to external dp (non-core DP)
  6024. */
  6025. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  6026. {
  6027. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  6028. return soc->external_txrx_handle;
  6029. }
  6030. /**
  6031. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  6032. * @soc_handle: datapath soc handle
  6033. * @txrx_handle: opaque pointer to external dp (non-core DP)
  6034. *
  6035. * Return: void
  6036. */
  6037. static void
  6038. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  6039. {
  6040. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  6041. soc->external_txrx_handle = txrx_handle;
  6042. }
  6043. #ifdef FEATURE_AST
  6044. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  6045. {
  6046. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  6047. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  6048. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  6049. /*
  6050. * For BSS peer, new peer is not created on alloc_node if the
  6051. * peer with same address already exists , instead refcnt is
  6052. * increased for existing peer. Correspondingly in delete path,
  6053. * only refcnt is decreased; and peer is only deleted , when all
  6054. * references are deleted. So delete_in_progress should not be set
  6055. * for bss_peer, unless only 2 reference remains (peer map reference
  6056. * and peer hash table reference).
  6057. */
  6058. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  6059. return;
  6060. }
  6061. peer->delete_in_progress = true;
  6062. dp_peer_delete_ast_entries(soc, peer);
  6063. }
  6064. #endif
  6065. #ifdef ATH_SUPPORT_NAC_RSSI
  6066. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  6067. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  6068. uint8_t chan_num)
  6069. {
  6070. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6071. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6072. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  6073. pdev->nac_rssi_filtering = 1;
  6074. /* Store address of NAC (neighbour peer) which will be checked
  6075. * against TA of received packets.
  6076. */
  6077. if (cmd == CDP_NAC_PARAM_ADD) {
  6078. qdf_mem_copy(vdev->cdp_nac_rssi.client_mac,
  6079. client_macaddr, DP_MAC_ADDR_LEN);
  6080. vdev->cdp_nac_rssi_enabled = 1;
  6081. } else if (cmd == CDP_NAC_PARAM_DEL) {
  6082. if (!qdf_mem_cmp(vdev->cdp_nac_rssi.client_mac,
  6083. client_macaddr, DP_MAC_ADDR_LEN)) {
  6084. /* delete this peer from the list */
  6085. qdf_mem_zero(vdev->cdp_nac_rssi.client_mac,
  6086. DP_MAC_ADDR_LEN);
  6087. }
  6088. vdev->cdp_nac_rssi_enabled = 0;
  6089. }
  6090. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  6091. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  6092. ((void *)vdev->pdev->ctrl_pdev,
  6093. vdev->vdev_id, cmd, bssid);
  6094. return QDF_STATUS_SUCCESS;
  6095. }
  6096. #endif
  6097. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  6098. uint32_t max_peers)
  6099. {
  6100. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  6101. soc->max_peers = max_peers;
  6102. qdf_print ("%s max_peers %u\n", __func__, max_peers);
  6103. if (dp_peer_find_attach(soc))
  6104. return QDF_STATUS_E_FAILURE;
  6105. return QDF_STATUS_SUCCESS;
  6106. }
  6107. static struct cdp_cmn_ops dp_ops_cmn = {
  6108. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  6109. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  6110. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  6111. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  6112. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  6113. .txrx_peer_create = dp_peer_create_wifi3,
  6114. .txrx_peer_setup = dp_peer_setup_wifi3,
  6115. #ifdef FEATURE_AST
  6116. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  6117. #else
  6118. .txrx_peer_teardown = NULL,
  6119. #endif
  6120. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  6121. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  6122. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  6123. .txrx_peer_ast_hash_find = dp_peer_ast_hash_find_wifi3,
  6124. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  6125. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  6126. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  6127. .txrx_peer_delete = dp_peer_delete_wifi3,
  6128. .txrx_vdev_register = dp_vdev_register_wifi3,
  6129. .txrx_soc_detach = dp_soc_detach_wifi3,
  6130. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  6131. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  6132. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  6133. .txrx_ath_getstats = dp_get_device_stats,
  6134. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  6135. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  6136. .delba_process = dp_delba_process_wifi3,
  6137. .set_addba_response = dp_set_addba_response,
  6138. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  6139. .flush_cache_rx_queue = NULL,
  6140. /* TODO: get API's for dscp-tid need to be added*/
  6141. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  6142. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  6143. .txrx_stats_request = dp_txrx_stats_request,
  6144. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  6145. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  6146. .txrx_set_nac = dp_set_nac,
  6147. .txrx_get_tx_pending = dp_get_tx_pending,
  6148. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  6149. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  6150. .display_stats = dp_txrx_dump_stats,
  6151. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  6152. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  6153. #ifdef DP_INTR_POLL_BASED
  6154. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  6155. #else
  6156. .txrx_intr_attach = dp_soc_interrupt_attach,
  6157. #endif
  6158. .txrx_intr_detach = dp_soc_interrupt_detach,
  6159. .set_pn_check = dp_set_pn_check_wifi3,
  6160. .update_config_parameters = dp_update_config_parameters,
  6161. /* TODO: Add other functions */
  6162. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  6163. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  6164. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  6165. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  6166. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  6167. .tx_send = dp_tx_send,
  6168. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  6169. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  6170. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  6171. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  6172. };
  6173. static struct cdp_ctrl_ops dp_ops_ctrl = {
  6174. .txrx_peer_authorize = dp_peer_authorize,
  6175. #ifdef QCA_SUPPORT_SON
  6176. .txrx_set_inact_params = dp_set_inact_params,
  6177. .txrx_start_inact_timer = dp_start_inact_timer,
  6178. .txrx_set_overload = dp_set_overload,
  6179. .txrx_peer_is_inact = dp_peer_is_inact,
  6180. .txrx_mark_peer_inact = dp_mark_peer_inact,
  6181. #endif
  6182. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  6183. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  6184. #ifdef MESH_MODE_SUPPORT
  6185. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  6186. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  6187. #endif
  6188. .txrx_set_vdev_param = dp_set_vdev_param,
  6189. .txrx_peer_set_nawds = dp_peer_set_nawds,
  6190. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  6191. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  6192. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  6193. .txrx_update_filter_neighbour_peers =
  6194. dp_update_filter_neighbour_peers,
  6195. .txrx_get_sec_type = dp_get_sec_type,
  6196. /* TODO: Add other functions */
  6197. .txrx_wdi_event_sub = dp_wdi_event_sub,
  6198. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  6199. #ifdef WDI_EVENT_ENABLE
  6200. .txrx_get_pldev = dp_get_pldev,
  6201. #endif
  6202. .txrx_set_pdev_param = dp_set_pdev_param,
  6203. #ifdef ATH_SUPPORT_NAC_RSSI
  6204. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  6205. #endif
  6206. .set_key = dp_set_michael_key,
  6207. };
  6208. static struct cdp_me_ops dp_ops_me = {
  6209. #ifdef ATH_SUPPORT_IQUE
  6210. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  6211. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  6212. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  6213. #endif
  6214. };
  6215. static struct cdp_mon_ops dp_ops_mon = {
  6216. .txrx_monitor_set_filter_ucast_data = NULL,
  6217. .txrx_monitor_set_filter_mcast_data = NULL,
  6218. .txrx_monitor_set_filter_non_data = NULL,
  6219. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  6220. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  6221. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  6222. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  6223. /* Added support for HK advance filter */
  6224. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  6225. };
  6226. static struct cdp_host_stats_ops dp_ops_host_stats = {
  6227. .txrx_per_peer_stats = dp_get_host_peer_stats,
  6228. .get_fw_peer_stats = dp_get_fw_peer_stats,
  6229. .get_htt_stats = dp_get_htt_stats,
  6230. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  6231. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  6232. .txrx_stats_publish = dp_txrx_stats_publish,
  6233. /* TODO */
  6234. };
  6235. static struct cdp_raw_ops dp_ops_raw = {
  6236. /* TODO */
  6237. };
  6238. #ifdef CONFIG_WIN
  6239. static struct cdp_pflow_ops dp_ops_pflow = {
  6240. /* TODO */
  6241. };
  6242. #endif /* CONFIG_WIN */
  6243. #ifdef FEATURE_RUNTIME_PM
  6244. /**
  6245. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  6246. * @opaque_pdev: DP pdev context
  6247. *
  6248. * DP is ready to runtime suspend if there are no pending TX packets.
  6249. *
  6250. * Return: QDF_STATUS
  6251. */
  6252. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  6253. {
  6254. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6255. struct dp_soc *soc = pdev->soc;
  6256. /* Call DP TX flow control API to check if there is any
  6257. pending packets */
  6258. if (soc->intr_mode == DP_INTR_POLL)
  6259. qdf_timer_stop(&soc->int_timer);
  6260. return QDF_STATUS_SUCCESS;
  6261. }
  6262. /**
  6263. * dp_runtime_resume() - ensure DP is ready to runtime resume
  6264. * @opaque_pdev: DP pdev context
  6265. *
  6266. * Resume DP for runtime PM.
  6267. *
  6268. * Return: QDF_STATUS
  6269. */
  6270. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  6271. {
  6272. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6273. struct dp_soc *soc = pdev->soc;
  6274. void *hal_srng;
  6275. int i;
  6276. if (soc->intr_mode == DP_INTR_POLL)
  6277. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6278. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  6279. hal_srng = soc->tcl_data_ring[i].hal_srng;
  6280. if (hal_srng) {
  6281. /* We actually only need to acquire the lock */
  6282. hal_srng_access_start(soc->hal_soc, hal_srng);
  6283. /* Update SRC ring head pointer for HW to send
  6284. all pending packets */
  6285. hal_srng_access_end(soc->hal_soc, hal_srng);
  6286. }
  6287. }
  6288. return QDF_STATUS_SUCCESS;
  6289. }
  6290. #endif /* FEATURE_RUNTIME_PM */
  6291. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  6292. {
  6293. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6294. struct dp_soc *soc = pdev->soc;
  6295. if (soc->intr_mode == DP_INTR_POLL)
  6296. qdf_timer_stop(&soc->int_timer);
  6297. return QDF_STATUS_SUCCESS;
  6298. }
  6299. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  6300. {
  6301. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6302. struct dp_soc *soc = pdev->soc;
  6303. if (soc->intr_mode == DP_INTR_POLL)
  6304. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6305. return QDF_STATUS_SUCCESS;
  6306. }
  6307. #ifndef CONFIG_WIN
  6308. static struct cdp_misc_ops dp_ops_misc = {
  6309. .tx_non_std = dp_tx_non_std,
  6310. .get_opmode = dp_get_opmode,
  6311. #ifdef FEATURE_RUNTIME_PM
  6312. .runtime_suspend = dp_runtime_suspend,
  6313. .runtime_resume = dp_runtime_resume,
  6314. #endif /* FEATURE_RUNTIME_PM */
  6315. .pkt_log_init = dp_pkt_log_init,
  6316. .pkt_log_con_service = dp_pkt_log_con_service,
  6317. };
  6318. static struct cdp_flowctl_ops dp_ops_flowctl = {
  6319. /* WIFI 3.0 DP implement as required. */
  6320. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6321. .flow_pool_map_handler = dp_tx_flow_pool_map,
  6322. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  6323. .register_pause_cb = dp_txrx_register_pause_cb,
  6324. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  6325. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  6326. };
  6327. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  6328. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6329. };
  6330. #ifdef IPA_OFFLOAD
  6331. static struct cdp_ipa_ops dp_ops_ipa = {
  6332. .ipa_get_resource = dp_ipa_get_resource,
  6333. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  6334. .ipa_op_response = dp_ipa_op_response,
  6335. .ipa_register_op_cb = dp_ipa_register_op_cb,
  6336. .ipa_get_stat = dp_ipa_get_stat,
  6337. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  6338. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  6339. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  6340. .ipa_setup = dp_ipa_setup,
  6341. .ipa_cleanup = dp_ipa_cleanup,
  6342. .ipa_setup_iface = dp_ipa_setup_iface,
  6343. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  6344. .ipa_enable_pipes = dp_ipa_enable_pipes,
  6345. .ipa_disable_pipes = dp_ipa_disable_pipes,
  6346. .ipa_set_perf_level = dp_ipa_set_perf_level
  6347. };
  6348. #endif
  6349. static struct cdp_bus_ops dp_ops_bus = {
  6350. .bus_suspend = dp_bus_suspend,
  6351. .bus_resume = dp_bus_resume
  6352. };
  6353. static struct cdp_ocb_ops dp_ops_ocb = {
  6354. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6355. };
  6356. static struct cdp_throttle_ops dp_ops_throttle = {
  6357. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6358. };
  6359. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  6360. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6361. };
  6362. static struct cdp_cfg_ops dp_ops_cfg = {
  6363. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6364. };
  6365. /*
  6366. * dp_wrapper_peer_get_ref_by_addr - wrapper function to get to peer
  6367. * @dev: physical device instance
  6368. * @peer_mac_addr: peer mac address
  6369. * @local_id: local id for the peer
  6370. * @debug_id: to track enum peer access
  6371. * Return: peer instance pointer
  6372. */
  6373. static inline void *
  6374. dp_wrapper_peer_get_ref_by_addr(struct cdp_pdev *dev, u8 *peer_mac_addr,
  6375. u8 *local_id,
  6376. enum peer_debug_id_type debug_id)
  6377. {
  6378. /*
  6379. * Currently this function does not implement the "get ref"
  6380. * functionality and is mapped to dp_find_peer_by_addr which does not
  6381. * increment the peer ref count. So the peer state is uncertain after
  6382. * calling this API. The functionality needs to be implemented.
  6383. * Accordingly the corresponding release_ref function is NULL.
  6384. */
  6385. return dp_find_peer_by_addr(dev, peer_mac_addr, local_id);
  6386. }
  6387. static struct cdp_peer_ops dp_ops_peer = {
  6388. .register_peer = dp_register_peer,
  6389. .clear_peer = dp_clear_peer,
  6390. .find_peer_by_addr = dp_find_peer_by_addr,
  6391. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  6392. .peer_get_ref_by_addr = dp_wrapper_peer_get_ref_by_addr,
  6393. .peer_release_ref = NULL,
  6394. .local_peer_id = dp_local_peer_id,
  6395. .peer_find_by_local_id = dp_peer_find_by_local_id,
  6396. .peer_state_update = dp_peer_state_update,
  6397. .get_vdevid = dp_get_vdevid,
  6398. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  6399. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  6400. .get_vdev_for_peer = dp_get_vdev_for_peer,
  6401. .get_peer_state = dp_get_peer_state,
  6402. .last_assoc_received = dp_get_last_assoc_received,
  6403. .last_disassoc_received = dp_get_last_disassoc_received,
  6404. .last_deauth_received = dp_get_last_deauth_received,
  6405. };
  6406. #endif
  6407. static struct cdp_ops dp_txrx_ops = {
  6408. .cmn_drv_ops = &dp_ops_cmn,
  6409. .ctrl_ops = &dp_ops_ctrl,
  6410. .me_ops = &dp_ops_me,
  6411. .mon_ops = &dp_ops_mon,
  6412. .host_stats_ops = &dp_ops_host_stats,
  6413. .wds_ops = &dp_ops_wds,
  6414. .raw_ops = &dp_ops_raw,
  6415. #ifdef CONFIG_WIN
  6416. .pflow_ops = &dp_ops_pflow,
  6417. #endif /* CONFIG_WIN */
  6418. #ifndef CONFIG_WIN
  6419. .misc_ops = &dp_ops_misc,
  6420. .cfg_ops = &dp_ops_cfg,
  6421. .flowctl_ops = &dp_ops_flowctl,
  6422. .l_flowctl_ops = &dp_ops_l_flowctl,
  6423. #ifdef IPA_OFFLOAD
  6424. .ipa_ops = &dp_ops_ipa,
  6425. #endif
  6426. .bus_ops = &dp_ops_bus,
  6427. .ocb_ops = &dp_ops_ocb,
  6428. .peer_ops = &dp_ops_peer,
  6429. .throttle_ops = &dp_ops_throttle,
  6430. .mob_stats_ops = &dp_ops_mob_stats,
  6431. #endif
  6432. };
  6433. /*
  6434. * dp_soc_set_txrx_ring_map()
  6435. * @dp_soc: DP handler for soc
  6436. *
  6437. * Return: Void
  6438. */
  6439. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  6440. {
  6441. uint32_t i;
  6442. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  6443. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_DEFAULT_MAP][i];
  6444. }
  6445. }
  6446. /*
  6447. * dp_soc_attach_wifi3() - Attach txrx SOC
  6448. * @ctrl_psoc: Opaque SOC handle from control plane
  6449. * @htc_handle: Opaque HTC handle
  6450. * @hif_handle: Opaque HIF handle
  6451. * @qdf_osdev: QDF device
  6452. *
  6453. * Return: DP SOC handle on success, NULL on failure
  6454. */
  6455. /*
  6456. * Local prototype added to temporarily address warning caused by
  6457. * -Wmissing-prototypes. A more correct solution, namely to expose
  6458. * a prototype in an appropriate header file, will come later.
  6459. */
  6460. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  6461. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  6462. struct ol_if_ops *ol_ops);
  6463. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  6464. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  6465. struct ol_if_ops *ol_ops)
  6466. {
  6467. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  6468. if (!soc) {
  6469. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6470. FL("DP SOC memory allocation failed"));
  6471. goto fail0;
  6472. }
  6473. soc->cdp_soc.ops = &dp_txrx_ops;
  6474. soc->cdp_soc.ol_ops = ol_ops;
  6475. soc->ctrl_psoc = ctrl_psoc;
  6476. soc->osdev = qdf_osdev;
  6477. soc->hif_handle = hif_handle;
  6478. soc->hal_soc = hif_get_hal_handle(hif_handle);
  6479. soc->htt_handle = htt_soc_attach(soc, ctrl_psoc, htc_handle,
  6480. soc->hal_soc, qdf_osdev);
  6481. if (!soc->htt_handle) {
  6482. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6483. FL("HTT attach failed"));
  6484. goto fail1;
  6485. }
  6486. soc->wlan_cfg_ctx = wlan_cfg_soc_attach();
  6487. if (!soc->wlan_cfg_ctx) {
  6488. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6489. FL("wlan_cfg_soc_attach failed"));
  6490. goto fail2;
  6491. }
  6492. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx, rx_hash);
  6493. soc->cce_disable = false;
  6494. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  6495. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  6496. CDP_CFG_MAX_PEER_ID);
  6497. if (ret != -EINVAL) {
  6498. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  6499. }
  6500. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  6501. CDP_CFG_CCE_DISABLE);
  6502. if (ret == 1)
  6503. soc->cce_disable = true;
  6504. }
  6505. qdf_spinlock_create(&soc->peer_ref_mutex);
  6506. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  6507. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  6508. /* fill the tx/rx cpu ring map*/
  6509. dp_soc_set_txrx_ring_map(soc);
  6510. qdf_spinlock_create(&soc->htt_stats.lock);
  6511. /* initialize work queue for stats processing */
  6512. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  6513. /*Initialize inactivity timer for wifison */
  6514. dp_init_inact_timer(soc);
  6515. return (void *)soc;
  6516. fail2:
  6517. htt_soc_detach(soc->htt_handle);
  6518. fail1:
  6519. qdf_mem_free(soc);
  6520. fail0:
  6521. return NULL;
  6522. }
  6523. /*
  6524. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  6525. *
  6526. * @soc: handle to DP soc
  6527. * @mac_id: MAC id
  6528. *
  6529. * Return: Return pdev corresponding to MAC
  6530. */
  6531. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  6532. {
  6533. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  6534. return soc->pdev_list[mac_id];
  6535. /* Typically for MCL as there only 1 PDEV*/
  6536. return soc->pdev_list[0];
  6537. }
  6538. /*
  6539. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  6540. * @soc: DP SoC context
  6541. * @max_mac_rings: No of MAC rings
  6542. *
  6543. * Return: None
  6544. */
  6545. static
  6546. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  6547. int *max_mac_rings)
  6548. {
  6549. bool dbs_enable = false;
  6550. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  6551. dbs_enable = soc->cdp_soc.ol_ops->
  6552. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  6553. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  6554. }
  6555. /*
  6556. * dp_set_pktlog_wifi3() - attach txrx vdev
  6557. * @pdev: Datapath PDEV handle
  6558. * @event: which event's notifications are being subscribed to
  6559. * @enable: WDI event subscribe or not. (True or False)
  6560. *
  6561. * Return: Success, NULL on failure
  6562. */
  6563. #ifdef WDI_EVENT_ENABLE
  6564. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  6565. bool enable)
  6566. {
  6567. struct dp_soc *soc = pdev->soc;
  6568. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6569. int max_mac_rings = wlan_cfg_get_num_mac_rings
  6570. (pdev->wlan_cfg_ctx);
  6571. uint8_t mac_id = 0;
  6572. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  6573. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  6574. FL("Max_mac_rings %d \n"),
  6575. max_mac_rings);
  6576. if (enable) {
  6577. switch (event) {
  6578. case WDI_EVENT_RX_DESC:
  6579. if (pdev->monitor_vdev) {
  6580. /* Nothing needs to be done if monitor mode is
  6581. * enabled
  6582. */
  6583. return 0;
  6584. }
  6585. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  6586. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  6587. htt_tlv_filter.mpdu_start = 1;
  6588. htt_tlv_filter.msdu_start = 1;
  6589. htt_tlv_filter.msdu_end = 1;
  6590. htt_tlv_filter.mpdu_end = 1;
  6591. htt_tlv_filter.packet_header = 1;
  6592. htt_tlv_filter.attention = 1;
  6593. htt_tlv_filter.ppdu_start = 1;
  6594. htt_tlv_filter.ppdu_end = 1;
  6595. htt_tlv_filter.ppdu_end_user_stats = 1;
  6596. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6597. htt_tlv_filter.ppdu_end_status_done = 1;
  6598. htt_tlv_filter.enable_fp = 1;
  6599. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6600. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6601. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6602. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6603. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6604. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6605. for (mac_id = 0; mac_id < max_mac_rings;
  6606. mac_id++) {
  6607. int mac_for_pdev =
  6608. dp_get_mac_id_for_pdev(mac_id,
  6609. pdev->pdev_id);
  6610. htt_h2t_rx_ring_cfg(soc->htt_handle,
  6611. mac_for_pdev,
  6612. pdev->rxdma_mon_status_ring[mac_id]
  6613. .hal_srng,
  6614. RXDMA_MONITOR_STATUS,
  6615. RX_BUFFER_SIZE,
  6616. &htt_tlv_filter);
  6617. }
  6618. if (soc->reap_timer_init)
  6619. qdf_timer_mod(&soc->mon_reap_timer,
  6620. DP_INTR_POLL_TIMER_MS);
  6621. }
  6622. break;
  6623. case WDI_EVENT_LITE_RX:
  6624. if (pdev->monitor_vdev) {
  6625. /* Nothing needs to be done if monitor mode is
  6626. * enabled
  6627. */
  6628. return 0;
  6629. }
  6630. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  6631. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  6632. htt_tlv_filter.ppdu_start = 1;
  6633. htt_tlv_filter.ppdu_end = 1;
  6634. htt_tlv_filter.ppdu_end_user_stats = 1;
  6635. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6636. htt_tlv_filter.ppdu_end_status_done = 1;
  6637. htt_tlv_filter.mpdu_start = 1;
  6638. htt_tlv_filter.enable_fp = 1;
  6639. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6640. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6641. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6642. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6643. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6644. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6645. for (mac_id = 0; mac_id < max_mac_rings;
  6646. mac_id++) {
  6647. int mac_for_pdev =
  6648. dp_get_mac_id_for_pdev(mac_id,
  6649. pdev->pdev_id);
  6650. htt_h2t_rx_ring_cfg(soc->htt_handle,
  6651. mac_for_pdev,
  6652. pdev->rxdma_mon_status_ring[mac_id]
  6653. .hal_srng,
  6654. RXDMA_MONITOR_STATUS,
  6655. RX_BUFFER_SIZE_PKTLOG_LITE,
  6656. &htt_tlv_filter);
  6657. }
  6658. if (soc->reap_timer_init)
  6659. qdf_timer_mod(&soc->mon_reap_timer,
  6660. DP_INTR_POLL_TIMER_MS);
  6661. }
  6662. break;
  6663. case WDI_EVENT_LITE_T2H:
  6664. if (pdev->monitor_vdev) {
  6665. /* Nothing needs to be done if monitor mode is
  6666. * enabled
  6667. */
  6668. return 0;
  6669. }
  6670. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  6671. int mac_for_pdev = dp_get_mac_id_for_pdev(
  6672. mac_id, pdev->pdev_id);
  6673. pdev->pktlog_ppdu_stats = true;
  6674. dp_h2t_cfg_stats_msg_send(pdev,
  6675. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  6676. mac_for_pdev);
  6677. }
  6678. break;
  6679. default:
  6680. /* Nothing needs to be done for other pktlog types */
  6681. break;
  6682. }
  6683. } else {
  6684. switch (event) {
  6685. case WDI_EVENT_RX_DESC:
  6686. case WDI_EVENT_LITE_RX:
  6687. if (pdev->monitor_vdev) {
  6688. /* Nothing needs to be done if monitor mode is
  6689. * enabled
  6690. */
  6691. return 0;
  6692. }
  6693. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  6694. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  6695. for (mac_id = 0; mac_id < max_mac_rings;
  6696. mac_id++) {
  6697. int mac_for_pdev =
  6698. dp_get_mac_id_for_pdev(mac_id,
  6699. pdev->pdev_id);
  6700. htt_h2t_rx_ring_cfg(soc->htt_handle,
  6701. mac_for_pdev,
  6702. pdev->rxdma_mon_status_ring[mac_id]
  6703. .hal_srng,
  6704. RXDMA_MONITOR_STATUS,
  6705. RX_BUFFER_SIZE,
  6706. &htt_tlv_filter);
  6707. }
  6708. if (soc->reap_timer_init)
  6709. qdf_timer_stop(&soc->mon_reap_timer);
  6710. }
  6711. break;
  6712. case WDI_EVENT_LITE_T2H:
  6713. if (pdev->monitor_vdev) {
  6714. /* Nothing needs to be done if monitor mode is
  6715. * enabled
  6716. */
  6717. return 0;
  6718. }
  6719. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  6720. * passing value 0. Once these macros will define in htt
  6721. * header file will use proper macros
  6722. */
  6723. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  6724. int mac_for_pdev =
  6725. dp_get_mac_id_for_pdev(mac_id,
  6726. pdev->pdev_id);
  6727. pdev->pktlog_ppdu_stats = false;
  6728. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6729. dp_h2t_cfg_stats_msg_send(pdev, 0,
  6730. mac_for_pdev);
  6731. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  6732. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  6733. mac_for_pdev);
  6734. } else if (pdev->enhanced_stats_en) {
  6735. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  6736. mac_for_pdev);
  6737. }
  6738. }
  6739. break;
  6740. default:
  6741. /* Nothing needs to be done for other pktlog types */
  6742. break;
  6743. }
  6744. }
  6745. return 0;
  6746. }
  6747. #endif
  6748. #ifdef CONFIG_MCL
  6749. /*
  6750. * dp_service_mon_rings()- timer to reap monitor rings
  6751. * reqd as we are not getting ppdu end interrupts
  6752. * @arg: SoC Handle
  6753. *
  6754. * Return:
  6755. *
  6756. */
  6757. static void dp_service_mon_rings(void *arg)
  6758. {
  6759. struct dp_soc *soc = (struct dp_soc *) arg;
  6760. int ring = 0, work_done, mac_id;
  6761. struct dp_pdev *pdev = NULL;
  6762. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  6763. pdev = soc->pdev_list[ring];
  6764. if (pdev == NULL)
  6765. continue;
  6766. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6767. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6768. pdev->pdev_id);
  6769. work_done = dp_mon_process(soc, mac_for_pdev,
  6770. QCA_NAPI_BUDGET);
  6771. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  6772. FL("Reaped %d descs from Monitor rings"),
  6773. work_done);
  6774. }
  6775. }
  6776. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  6777. }
  6778. #ifndef REMOVE_PKT_LOG
  6779. /**
  6780. * dp_pkt_log_init() - API to initialize packet log
  6781. * @ppdev: physical device handle
  6782. * @scn: HIF context
  6783. *
  6784. * Return: none
  6785. */
  6786. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  6787. {
  6788. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  6789. if (handle->pkt_log_init) {
  6790. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6791. "%s: Packet log not initialized", __func__);
  6792. return;
  6793. }
  6794. pktlog_sethandle(&handle->pl_dev, scn);
  6795. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  6796. if (pktlogmod_init(scn)) {
  6797. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6798. "%s: pktlogmod_init failed", __func__);
  6799. handle->pkt_log_init = false;
  6800. } else {
  6801. handle->pkt_log_init = true;
  6802. }
  6803. }
  6804. /**
  6805. * dp_pkt_log_con_service() - connect packet log service
  6806. * @ppdev: physical device handle
  6807. * @scn: device context
  6808. *
  6809. * Return: none
  6810. */
  6811. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  6812. {
  6813. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  6814. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  6815. pktlog_htc_attach();
  6816. }
  6817. /**
  6818. * dp_pktlogmod_exit() - API to cleanup pktlog info
  6819. * @handle: Pdev handle
  6820. *
  6821. * Return: none
  6822. */
  6823. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  6824. {
  6825. void *scn = (void *)handle->soc->hif_handle;
  6826. if (!scn) {
  6827. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6828. "%s: Invalid hif(scn) handle", __func__);
  6829. return;
  6830. }
  6831. pktlogmod_exit(scn);
  6832. handle->pkt_log_init = false;
  6833. }
  6834. #endif
  6835. #else
  6836. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  6837. #endif