dp_be_rx.c 45 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "cdp_txrx_cmn_struct.h"
  20. #include "hal_hw_headers.h"
  21. #include "dp_types.h"
  22. #include "dp_rx.h"
  23. #include "dp_tx.h"
  24. #include "dp_be_rx.h"
  25. #include "dp_peer.h"
  26. #include "hal_rx.h"
  27. #include "hal_be_rx.h"
  28. #include "hal_api.h"
  29. #include "hal_be_api.h"
  30. #include "qdf_nbuf.h"
  31. #include "hal_be_rx_tlv.h"
  32. #ifdef MESH_MODE_SUPPORT
  33. #include "if_meta_hdr.h"
  34. #endif
  35. #include "dp_internal.h"
  36. #include "dp_ipa.h"
  37. #ifdef FEATURE_WDS
  38. #include "dp_txrx_wds.h"
  39. #endif
  40. #include "dp_hist.h"
  41. #include "dp_rx_buffer_pool.h"
  42. #ifndef AST_OFFLOAD_ENABLE
  43. static void
  44. dp_rx_wds_learn(struct dp_soc *soc,
  45. struct dp_vdev *vdev,
  46. uint8_t *rx_tlv_hdr,
  47. struct dp_txrx_peer *txrx_peer,
  48. qdf_nbuf_t nbuf,
  49. struct hal_rx_msdu_metadata msdu_metadata)
  50. {
  51. /* WDS Source Port Learning */
  52. if (qdf_likely(vdev->wds_enabled))
  53. dp_rx_wds_srcport_learn(soc,
  54. rx_tlv_hdr,
  55. txrx_peer,
  56. nbuf,
  57. msdu_metadata);
  58. }
  59. #else
  60. #ifdef QCA_SUPPORT_WDS_EXTENDED
  61. /**
  62. * dp_wds_ext_peer_learn_be() - function to send event to control
  63. * path on receiving 1st 4-address frame from backhaul.
  64. * @soc: DP soc
  65. * @ta_txrx_peer: WDS repeater txrx peer
  66. * @rx_tlv_hdr : start address of rx tlvs
  67. * @nbuf: RX packet buffer
  68. *
  69. * Return: void
  70. */
  71. static inline void dp_wds_ext_peer_learn_be(struct dp_soc *soc,
  72. struct dp_txrx_peer *ta_txrx_peer,
  73. uint8_t *rx_tlv_hdr,
  74. qdf_nbuf_t nbuf)
  75. {
  76. uint8_t wds_ext_src_mac[QDF_MAC_ADDR_SIZE];
  77. struct dp_peer *ta_base_peer;
  78. /* instead of checking addr4 is valid or not in per packet path
  79. * check for init bit, which will be set on reception of
  80. * first addr4 valid packet.
  81. */
  82. if (!ta_txrx_peer->vdev->wds_ext_enabled ||
  83. qdf_atomic_test_bit(WDS_EXT_PEER_INIT_BIT,
  84. &ta_txrx_peer->wds_ext.init))
  85. return;
  86. if (qdf_nbuf_is_rx_chfrag_start(nbuf) &&
  87. hal_rx_get_mpdu_mac_ad4_valid_be(rx_tlv_hdr)) {
  88. qdf_atomic_test_and_set_bit(WDS_EXT_PEER_INIT_BIT,
  89. &ta_txrx_peer->wds_ext.init);
  90. ta_base_peer = dp_peer_get_ref_by_id(soc, ta_txrx_peer->peer_id,
  91. DP_MOD_ID_RX);
  92. if (!ta_base_peer)
  93. return;
  94. qdf_mem_copy(wds_ext_src_mac, &ta_base_peer->mac_addr.raw[0],
  95. QDF_MAC_ADDR_SIZE);
  96. dp_peer_unref_delete(ta_base_peer, DP_MOD_ID_RX);
  97. soc->cdp_soc.ol_ops->rx_wds_ext_peer_learn(
  98. soc->ctrl_psoc,
  99. ta_txrx_peer->peer_id,
  100. ta_txrx_peer->vdev->vdev_id,
  101. wds_ext_src_mac);
  102. }
  103. }
  104. #else
  105. static inline void dp_wds_ext_peer_learn_be(struct dp_soc *soc,
  106. struct dp_txrx_peer *ta_txrx_peer,
  107. uint8_t *rx_tlv_hdr,
  108. qdf_nbuf_t nbuf)
  109. {
  110. }
  111. #endif
  112. static void
  113. dp_rx_wds_learn(struct dp_soc *soc,
  114. struct dp_vdev *vdev,
  115. uint8_t *rx_tlv_hdr,
  116. struct dp_txrx_peer *ta_txrx_peer,
  117. qdf_nbuf_t nbuf,
  118. struct hal_rx_msdu_metadata msdu_metadata)
  119. {
  120. dp_wds_ext_peer_learn_be(soc, ta_txrx_peer, rx_tlv_hdr, nbuf);
  121. }
  122. #endif
  123. #if defined(DP_PKT_STATS_PER_LMAC) && defined(WLAN_FEATURE_11BE_MLO)
  124. static inline void
  125. dp_rx_set_msdu_lmac_id(qdf_nbuf_t nbuf, uint32_t peer_mdata)
  126. {
  127. uint8_t lmac_id;
  128. lmac_id = dp_rx_peer_metadata_lmac_id_get_be(peer_mdata);
  129. qdf_nbuf_set_lmac_id(nbuf, lmac_id);
  130. }
  131. #else
  132. static inline void
  133. dp_rx_set_msdu_lmac_id(qdf_nbuf_t nbuf, uint32_t peer_mdata)
  134. {
  135. }
  136. #endif
  137. /**
  138. * dp_rx_process_be() - Brain of the Rx processing functionality
  139. * Called from the bottom half (tasklet/NET_RX_SOFTIRQ)
  140. * @int_ctx: per interrupt context
  141. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  142. * @reo_ring_num: ring number (0, 1, 2 or 3) of the reo ring.
  143. * @quota: No. of units (packets) that can be serviced in one shot.
  144. *
  145. * This function implements the core of Rx functionality. This is
  146. * expected to handle only non-error frames.
  147. *
  148. * Return: uint32_t: No. of elements processed
  149. */
  150. uint32_t dp_rx_process_be(struct dp_intr *int_ctx,
  151. hal_ring_handle_t hal_ring_hdl, uint8_t reo_ring_num,
  152. uint32_t quota)
  153. {
  154. hal_ring_desc_t ring_desc;
  155. hal_ring_desc_t last_prefetched_hw_desc;
  156. hal_soc_handle_t hal_soc;
  157. struct dp_rx_desc *rx_desc = NULL;
  158. struct dp_rx_desc *last_prefetched_sw_desc = NULL;
  159. qdf_nbuf_t nbuf, next;
  160. bool near_full;
  161. union dp_rx_desc_list_elem_t *head[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT];
  162. union dp_rx_desc_list_elem_t *tail[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT];
  163. uint32_t num_pending = 0;
  164. uint32_t rx_bufs_used = 0, rx_buf_cookie;
  165. uint16_t msdu_len = 0;
  166. uint16_t peer_id;
  167. uint8_t vdev_id;
  168. struct dp_txrx_peer *txrx_peer;
  169. dp_txrx_ref_handle txrx_ref_handle = NULL;
  170. struct dp_vdev *vdev;
  171. uint32_t pkt_len = 0;
  172. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  173. struct hal_rx_msdu_desc_info msdu_desc_info;
  174. enum hal_reo_error_status error;
  175. uint32_t peer_mdata;
  176. uint8_t *rx_tlv_hdr;
  177. uint32_t rx_bufs_reaped[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT];
  178. uint8_t mac_id = 0;
  179. struct dp_pdev *rx_pdev;
  180. bool enh_flag;
  181. struct dp_srng *dp_rxdma_srng;
  182. struct rx_desc_pool *rx_desc_pool;
  183. struct dp_soc *soc = int_ctx->soc;
  184. struct cdp_tid_rx_stats *tid_stats;
  185. qdf_nbuf_t nbuf_head;
  186. qdf_nbuf_t nbuf_tail;
  187. qdf_nbuf_t deliver_list_head;
  188. qdf_nbuf_t deliver_list_tail;
  189. uint32_t num_rx_bufs_reaped = 0;
  190. uint32_t intr_id;
  191. struct hif_opaque_softc *scn;
  192. int32_t tid = 0;
  193. bool is_prev_msdu_last = true;
  194. uint32_t num_entries_avail = 0;
  195. uint32_t rx_ol_pkt_cnt = 0;
  196. uint32_t num_entries = 0;
  197. struct hal_rx_msdu_metadata msdu_metadata;
  198. QDF_STATUS status;
  199. qdf_nbuf_t ebuf_head;
  200. qdf_nbuf_t ebuf_tail;
  201. uint8_t pkt_capture_offload = 0;
  202. struct dp_srng *rx_ring = &soc->reo_dest_ring[reo_ring_num];
  203. int max_reap_limit, ring_near_full;
  204. struct dp_soc *replenish_soc;
  205. uint8_t chip_id;
  206. uint64_t current_time = 0;
  207. uint32_t old_tid;
  208. uint32_t peer_ext_stats;
  209. uint32_t dsf;
  210. DP_HIST_INIT();
  211. qdf_assert_always(soc && hal_ring_hdl);
  212. hal_soc = soc->hal_soc;
  213. qdf_assert_always(hal_soc);
  214. scn = soc->hif_handle;
  215. intr_id = int_ctx->dp_intr_id;
  216. num_entries = hal_srng_get_num_entries(hal_soc, hal_ring_hdl);
  217. dp_runtime_pm_mark_last_busy(soc);
  218. more_data:
  219. /* reset local variables here to be re-used in the function */
  220. nbuf_head = NULL;
  221. nbuf_tail = NULL;
  222. deliver_list_head = NULL;
  223. deliver_list_tail = NULL;
  224. txrx_peer = NULL;
  225. vdev = NULL;
  226. num_rx_bufs_reaped = 0;
  227. ebuf_head = NULL;
  228. ebuf_tail = NULL;
  229. ring_near_full = 0;
  230. max_reap_limit = dp_rx_get_loop_pkt_limit(soc);
  231. qdf_mem_zero(rx_bufs_reaped, sizeof(rx_bufs_reaped));
  232. qdf_mem_zero(&mpdu_desc_info, sizeof(mpdu_desc_info));
  233. qdf_mem_zero(&msdu_desc_info, sizeof(msdu_desc_info));
  234. qdf_mem_zero(head, sizeof(head));
  235. qdf_mem_zero(tail, sizeof(tail));
  236. old_tid = 0xff;
  237. dsf = 0;
  238. peer_ext_stats = 0;
  239. rx_pdev = NULL;
  240. tid_stats = NULL;
  241. dp_pkt_get_timestamp(&current_time);
  242. ring_near_full = _dp_srng_test_and_update_nf_params(soc, rx_ring,
  243. &max_reap_limit);
  244. peer_ext_stats = wlan_cfg_is_peer_ext_stats_enabled(soc->wlan_cfg_ctx);
  245. if (qdf_unlikely(dp_rx_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  246. /*
  247. * Need API to convert from hal_ring pointer to
  248. * Ring Type / Ring Id combo
  249. */
  250. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  251. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  252. FL("HAL RING Access Failed -- %pK"), hal_ring_hdl);
  253. goto done;
  254. }
  255. hal_srng_update_ring_usage_wm_no_lock(soc->hal_soc, hal_ring_hdl);
  256. if (!num_pending)
  257. num_pending = hal_srng_dst_num_valid(hal_soc, hal_ring_hdl, 0);
  258. if (num_pending > quota)
  259. num_pending = quota;
  260. dp_srng_dst_inv_cached_descs(soc, hal_ring_hdl, num_pending);
  261. last_prefetched_hw_desc = dp_srng_dst_prefetch_32_byte_desc(hal_soc,
  262. hal_ring_hdl,
  263. num_pending);
  264. /*
  265. * start reaping the buffers from reo ring and queue
  266. * them in per vdev queue.
  267. * Process the received pkts in a different per vdev loop.
  268. */
  269. while (qdf_likely(num_pending)) {
  270. ring_desc = dp_srng_dst_get_next(soc, hal_ring_hdl);
  271. if (qdf_unlikely(!ring_desc))
  272. break;
  273. error = HAL_RX_ERROR_STATUS_GET(ring_desc);
  274. if (qdf_unlikely(error == HAL_REO_ERROR_DETECTED)) {
  275. dp_rx_err("%pK: HAL RING 0x%pK:error %d",
  276. soc, hal_ring_hdl, error);
  277. DP_STATS_INC(soc, rx.err.hal_reo_error[reo_ring_num],
  278. 1);
  279. /* Don't know how to deal with this -- assert */
  280. qdf_assert(0);
  281. }
  282. dp_rx_ring_record_entry(soc, reo_ring_num, ring_desc);
  283. rx_buf_cookie = HAL_RX_REO_BUF_COOKIE_GET(ring_desc);
  284. status = dp_rx_cookie_check_and_invalidate(ring_desc);
  285. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  286. DP_STATS_INC(soc, rx.err.stale_cookie, 1);
  287. break;
  288. }
  289. rx_desc = (struct dp_rx_desc *)
  290. hal_rx_get_reo_desc_va(ring_desc);
  291. dp_rx_desc_sw_cc_check(soc, rx_buf_cookie, &rx_desc);
  292. status = dp_rx_desc_sanity(soc, hal_soc, hal_ring_hdl,
  293. ring_desc, rx_desc);
  294. if (QDF_IS_STATUS_ERROR(status)) {
  295. if (qdf_unlikely(rx_desc && rx_desc->nbuf)) {
  296. qdf_assert_always(!rx_desc->unmapped);
  297. dp_rx_nbuf_unmap(soc, rx_desc, reo_ring_num);
  298. rx_desc->unmapped = 1;
  299. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  300. rx_desc->pool_id);
  301. dp_rx_add_to_free_desc_list(
  302. &head[rx_desc->chip_id][rx_desc->pool_id],
  303. &tail[rx_desc->chip_id][rx_desc->pool_id],
  304. rx_desc);
  305. }
  306. hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  307. continue;
  308. }
  309. /*
  310. * this is a unlikely scenario where the host is reaping
  311. * a descriptor which it already reaped just a while ago
  312. * but is yet to replenish it back to HW.
  313. * In this case host will dump the last 128 descriptors
  314. * including the software descriptor rx_desc and assert.
  315. */
  316. if (qdf_unlikely(!rx_desc->in_use)) {
  317. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  318. dp_info_rl("Reaping rx_desc not in use!");
  319. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  320. ring_desc, rx_desc);
  321. /* ignore duplicate RX desc and continue to process */
  322. /* Pop out the descriptor */
  323. hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  324. continue;
  325. }
  326. status = dp_rx_desc_nbuf_sanity_check(soc, ring_desc, rx_desc);
  327. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  328. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  329. dp_info_rl("Nbuf sanity check failure!");
  330. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  331. ring_desc, rx_desc);
  332. rx_desc->in_err_state = 1;
  333. hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  334. continue;
  335. }
  336. if (qdf_unlikely(!dp_rx_desc_check_magic(rx_desc))) {
  337. dp_err("Invalid rx_desc cookie=%d", rx_buf_cookie);
  338. DP_STATS_INC(soc, rx.err.rx_desc_invalid_magic, 1);
  339. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  340. ring_desc, rx_desc);
  341. }
  342. /* Get MPDU DESC info */
  343. hal_rx_mpdu_desc_info_get_be(ring_desc, &mpdu_desc_info);
  344. /* Get MSDU DESC info */
  345. hal_rx_msdu_desc_info_get_be(ring_desc, &msdu_desc_info);
  346. /* Set the end bit to identify the last buffer in MPDU */
  347. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_LAST_MSDU_IN_MPDU)
  348. qdf_nbuf_set_rx_chfrag_end(rx_desc->nbuf, 1);
  349. if (qdf_unlikely(msdu_desc_info.msdu_flags &
  350. HAL_MSDU_F_MSDU_CONTINUATION)) {
  351. /* In dp_rx_sg_create() until the last buffer,
  352. * end bit should not be set. As continuation bit set,
  353. * this is not a last buffer.
  354. */
  355. qdf_nbuf_set_rx_chfrag_end(rx_desc->nbuf, 0);
  356. /* previous msdu has end bit set, so current one is
  357. * the new MPDU
  358. */
  359. if (is_prev_msdu_last) {
  360. /* Get number of entries available in HW ring */
  361. num_entries_avail =
  362. hal_srng_dst_num_valid(hal_soc,
  363. hal_ring_hdl, 1);
  364. /* For new MPDU check if we can read complete
  365. * MPDU by comparing the number of buffers
  366. * available and number of buffers needed to
  367. * reap this MPDU
  368. */
  369. if ((msdu_desc_info.msdu_len /
  370. (RX_DATA_BUFFER_SIZE -
  371. soc->rx_pkt_tlv_size) + 1) >
  372. num_pending) {
  373. DP_STATS_INC(soc,
  374. rx.msdu_scatter_wait_break,
  375. 1);
  376. dp_rx_cookie_reset_invalid_bit(
  377. ring_desc);
  378. /* As we are going to break out of the
  379. * loop because of unavailability of
  380. * descs to form complete SG, we need to
  381. * reset the TP in the REO destination
  382. * ring.
  383. */
  384. hal_srng_dst_dec_tp(hal_soc,
  385. hal_ring_hdl);
  386. break;
  387. }
  388. is_prev_msdu_last = false;
  389. }
  390. }
  391. if (mpdu_desc_info.mpdu_flags & HAL_MPDU_F_RETRY_BIT)
  392. qdf_nbuf_set_rx_retry_flag(rx_desc->nbuf, 1);
  393. if (qdf_unlikely(mpdu_desc_info.mpdu_flags &
  394. HAL_MPDU_F_RAW_AMPDU))
  395. qdf_nbuf_set_raw_frame(rx_desc->nbuf, 1);
  396. if (!is_prev_msdu_last &&
  397. !(msdu_desc_info.msdu_flags & HAL_MSDU_F_MSDU_CONTINUATION))
  398. is_prev_msdu_last = true;
  399. rx_bufs_reaped[rx_desc->chip_id][rx_desc->pool_id]++;
  400. peer_mdata = mpdu_desc_info.peer_meta_data;
  401. QDF_NBUF_CB_RX_PEER_ID(rx_desc->nbuf) =
  402. dp_rx_peer_metadata_peer_id_get_be(soc, peer_mdata);
  403. QDF_NBUF_CB_RX_VDEV_ID(rx_desc->nbuf) =
  404. dp_rx_peer_metadata_vdev_id_get_be(soc, peer_mdata);
  405. dp_rx_set_msdu_lmac_id(rx_desc->nbuf, peer_mdata);
  406. /* to indicate whether this msdu is rx offload */
  407. pkt_capture_offload =
  408. DP_PEER_METADATA_OFFLOAD_GET_BE(peer_mdata);
  409. /*
  410. * save msdu flags first, last and continuation msdu in
  411. * nbuf->cb, also save mcbc, is_da_valid, is_sa_valid and
  412. * length to nbuf->cb. This ensures the info required for
  413. * per pkt processing is always in the same cache line.
  414. * This helps in improving throughput for smaller pkt
  415. * sizes.
  416. */
  417. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_FIRST_MSDU_IN_MPDU)
  418. qdf_nbuf_set_rx_chfrag_start(rx_desc->nbuf, 1);
  419. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_MSDU_CONTINUATION)
  420. qdf_nbuf_set_rx_chfrag_cont(rx_desc->nbuf, 1);
  421. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_DA_IS_MCBC)
  422. qdf_nbuf_set_da_mcbc(rx_desc->nbuf, 1);
  423. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_DA_IS_VALID)
  424. qdf_nbuf_set_da_valid(rx_desc->nbuf, 1);
  425. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_SA_IS_VALID)
  426. qdf_nbuf_set_sa_valid(rx_desc->nbuf, 1);
  427. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_INTRA_BSS)
  428. qdf_nbuf_set_intra_bss(rx_desc->nbuf, 1);
  429. if (qdf_likely(mpdu_desc_info.mpdu_flags &
  430. HAL_MPDU_F_QOS_CONTROL_VALID))
  431. qdf_nbuf_set_tid_val(rx_desc->nbuf, mpdu_desc_info.tid);
  432. /* set sw exception */
  433. qdf_nbuf_set_rx_reo_dest_ind_or_sw_excpt(
  434. rx_desc->nbuf,
  435. hal_rx_sw_exception_get_be(ring_desc));
  436. QDF_NBUF_CB_RX_PKT_LEN(rx_desc->nbuf) = msdu_desc_info.msdu_len;
  437. QDF_NBUF_CB_RX_CTX_ID(rx_desc->nbuf) = reo_ring_num;
  438. /*
  439. * move unmap after scattered msdu waiting break logic
  440. * in case double skb unmap happened.
  441. */
  442. dp_rx_nbuf_unmap(soc, rx_desc, reo_ring_num);
  443. rx_desc->unmapped = 1;
  444. DP_RX_PROCESS_NBUF(soc, nbuf_head, nbuf_tail, ebuf_head,
  445. ebuf_tail, rx_desc);
  446. quota -= 1;
  447. num_pending -= 1;
  448. dp_rx_add_to_free_desc_list
  449. (&head[rx_desc->chip_id][rx_desc->pool_id],
  450. &tail[rx_desc->chip_id][rx_desc->pool_id], rx_desc);
  451. num_rx_bufs_reaped++;
  452. dp_rx_prefetch_hw_sw_nbuf_32_byte_desc(soc, hal_soc,
  453. num_pending,
  454. hal_ring_hdl,
  455. &last_prefetched_hw_desc,
  456. &last_prefetched_sw_desc);
  457. /*
  458. * only if complete msdu is received for scatter case,
  459. * then allow break.
  460. */
  461. if (is_prev_msdu_last &&
  462. dp_rx_reap_loop_pkt_limit_hit(soc, num_rx_bufs_reaped,
  463. max_reap_limit))
  464. break;
  465. }
  466. done:
  467. dp_rx_srng_access_end(int_ctx, soc, hal_ring_hdl);
  468. qdf_dsb();
  469. dp_rx_per_core_stats_update(soc, reo_ring_num, num_rx_bufs_reaped);
  470. for (chip_id = 0; chip_id < WLAN_MAX_MLO_CHIPS; chip_id++) {
  471. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  472. /*
  473. * continue with next mac_id if no pkts were reaped
  474. * from that pool
  475. */
  476. if (!rx_bufs_reaped[chip_id][mac_id])
  477. continue;
  478. replenish_soc = dp_rx_replensih_soc_get(soc, chip_id);
  479. dp_rxdma_srng =
  480. &replenish_soc->rx_refill_buf_ring[mac_id];
  481. rx_desc_pool = &replenish_soc->rx_desc_buf[mac_id];
  482. dp_rx_buffers_replenish_simple(replenish_soc, mac_id,
  483. dp_rxdma_srng,
  484. rx_desc_pool,
  485. rx_bufs_reaped[chip_id][mac_id],
  486. &head[chip_id][mac_id],
  487. &tail[chip_id][mac_id]);
  488. }
  489. }
  490. /* Peer can be NULL is case of LFR */
  491. if (qdf_likely(txrx_peer))
  492. vdev = NULL;
  493. /*
  494. * BIG loop where each nbuf is dequeued from global queue,
  495. * processed and queued back on a per vdev basis. These nbufs
  496. * are sent to stack as and when we run out of nbufs
  497. * or a new nbuf dequeued from global queue has a different
  498. * vdev when compared to previous nbuf.
  499. */
  500. nbuf = nbuf_head;
  501. while (nbuf) {
  502. next = nbuf->next;
  503. dp_rx_prefetch_nbuf_data_be(nbuf, next);
  504. if (qdf_unlikely(dp_rx_is_raw_frame_dropped(nbuf))) {
  505. nbuf = next;
  506. DP_STATS_INC(soc, rx.err.raw_frm_drop, 1);
  507. continue;
  508. }
  509. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  510. vdev_id = QDF_NBUF_CB_RX_VDEV_ID(nbuf);
  511. peer_id = QDF_NBUF_CB_RX_PEER_ID(nbuf);
  512. if (dp_rx_is_list_ready(deliver_list_head, vdev, txrx_peer,
  513. peer_id, vdev_id)) {
  514. dp_rx_deliver_to_stack(soc, vdev, txrx_peer,
  515. deliver_list_head,
  516. deliver_list_tail);
  517. deliver_list_head = NULL;
  518. deliver_list_tail = NULL;
  519. }
  520. /* Get TID from struct cb->tid_val, save to tid */
  521. tid = qdf_nbuf_get_tid_val(nbuf);
  522. if (qdf_unlikely(tid >= CDP_MAX_DATA_TIDS)) {
  523. DP_STATS_INC(soc, rx.err.rx_invalid_tid_err, 1);
  524. dp_rx_nbuf_free(nbuf);
  525. nbuf = next;
  526. continue;
  527. }
  528. if (qdf_unlikely(!txrx_peer)) {
  529. txrx_peer = dp_rx_get_txrx_peer_and_vdev(soc, nbuf,
  530. peer_id,
  531. &txrx_ref_handle,
  532. pkt_capture_offload,
  533. &vdev,
  534. &rx_pdev, &dsf,
  535. &old_tid);
  536. if (qdf_unlikely(!txrx_peer) || qdf_unlikely(!vdev)) {
  537. nbuf = next;
  538. continue;
  539. }
  540. enh_flag = rx_pdev->enhanced_stats_en;
  541. } else if (txrx_peer && txrx_peer->peer_id != peer_id) {
  542. dp_txrx_peer_unref_delete(txrx_ref_handle,
  543. DP_MOD_ID_RX);
  544. txrx_peer = dp_rx_get_txrx_peer_and_vdev(soc, nbuf,
  545. peer_id,
  546. &txrx_ref_handle,
  547. pkt_capture_offload,
  548. &vdev,
  549. &rx_pdev, &dsf,
  550. &old_tid);
  551. if (qdf_unlikely(!txrx_peer) || qdf_unlikely(!vdev)) {
  552. nbuf = next;
  553. continue;
  554. }
  555. enh_flag = rx_pdev->enhanced_stats_en;
  556. }
  557. if (txrx_peer) {
  558. QDF_NBUF_CB_DP_TRACE_PRINT(nbuf) = false;
  559. qdf_dp_trace_set_track(nbuf, QDF_RX);
  560. QDF_NBUF_CB_RX_DP_TRACE(nbuf) = 1;
  561. QDF_NBUF_CB_RX_PACKET_TRACK(nbuf) =
  562. QDF_NBUF_RX_PKT_DATA_TRACK;
  563. }
  564. rx_bufs_used++;
  565. /* when hlos tid override is enabled, save tid in
  566. * skb->priority
  567. */
  568. if (qdf_unlikely(vdev->skip_sw_tid_classification &
  569. DP_TXRX_HLOS_TID_OVERRIDE_ENABLED))
  570. qdf_nbuf_set_priority(nbuf, tid);
  571. DP_RX_TID_SAVE(nbuf, tid);
  572. if (qdf_unlikely(dsf) || qdf_unlikely(peer_ext_stats) ||
  573. dp_rx_pkt_tracepoints_enabled())
  574. qdf_nbuf_set_timestamp(nbuf);
  575. if (qdf_likely(old_tid != tid)) {
  576. tid_stats =
  577. &rx_pdev->stats.tid_stats.tid_rx_stats[reo_ring_num][tid];
  578. old_tid = tid;
  579. }
  580. /*
  581. * Check if DMA completed -- msdu_done is the last bit
  582. * to be written
  583. */
  584. if (qdf_unlikely(!qdf_nbuf_is_rx_chfrag_cont(nbuf) &&
  585. !hal_rx_tlv_msdu_done_get_be(rx_tlv_hdr))) {
  586. dp_err("MSDU DONE failure");
  587. DP_STATS_INC(soc, rx.err.msdu_done_fail, 1);
  588. hal_rx_dump_pkt_tlvs(hal_soc, rx_tlv_hdr,
  589. QDF_TRACE_LEVEL_INFO);
  590. tid_stats->fail_cnt[MSDU_DONE_FAILURE]++;
  591. dp_rx_nbuf_free(nbuf);
  592. qdf_assert(0);
  593. nbuf = next;
  594. continue;
  595. }
  596. DP_HIST_PACKET_COUNT_INC(vdev->pdev->pdev_id);
  597. /*
  598. * First IF condition:
  599. * 802.11 Fragmented pkts are reinjected to REO
  600. * HW block as SG pkts and for these pkts we only
  601. * need to pull the RX TLVS header length.
  602. * Second IF condition:
  603. * The below condition happens when an MSDU is spread
  604. * across multiple buffers. This can happen in two cases
  605. * 1. The nbuf size is smaller then the received msdu.
  606. * ex: we have set the nbuf size to 2048 during
  607. * nbuf_alloc. but we received an msdu which is
  608. * 2304 bytes in size then this msdu is spread
  609. * across 2 nbufs.
  610. *
  611. * 2. AMSDUs when RAW mode is enabled.
  612. * ex: 1st MSDU is in 1st nbuf and 2nd MSDU is spread
  613. * across 1st nbuf and 2nd nbuf and last MSDU is
  614. * spread across 2nd nbuf and 3rd nbuf.
  615. *
  616. * for these scenarios let us create a skb frag_list and
  617. * append these buffers till the last MSDU of the AMSDU
  618. * Third condition:
  619. * This is the most likely case, we receive 802.3 pkts
  620. * decapsulated by HW, here we need to set the pkt length.
  621. */
  622. hal_rx_msdu_packet_metadata_get_generic_be(rx_tlv_hdr,
  623. &msdu_metadata);
  624. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf))) {
  625. bool is_mcbc, is_sa_vld, is_da_vld;
  626. is_mcbc = hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  627. rx_tlv_hdr);
  628. is_sa_vld =
  629. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  630. rx_tlv_hdr);
  631. is_da_vld =
  632. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  633. rx_tlv_hdr);
  634. qdf_nbuf_set_da_mcbc(nbuf, is_mcbc);
  635. qdf_nbuf_set_da_valid(nbuf, is_da_vld);
  636. qdf_nbuf_set_sa_valid(nbuf, is_sa_vld);
  637. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  638. } else if (qdf_nbuf_is_rx_chfrag_cont(nbuf)) {
  639. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  640. nbuf = dp_rx_sg_create(soc, nbuf);
  641. next = nbuf->next;
  642. if (qdf_nbuf_is_raw_frame(nbuf)) {
  643. DP_STATS_INC(vdev->pdev, rx_raw_pkts, 1);
  644. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  645. rx.raw, 1,
  646. msdu_len);
  647. } else {
  648. dp_rx_nbuf_free(nbuf);
  649. DP_STATS_INC(soc, rx.err.scatter_msdu, 1);
  650. dp_info_rl("scatter msdu len %d, dropped",
  651. msdu_len);
  652. nbuf = next;
  653. continue;
  654. }
  655. } else {
  656. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  657. pkt_len = msdu_len +
  658. msdu_metadata.l3_hdr_pad +
  659. soc->rx_pkt_tlv_size;
  660. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  661. dp_rx_skip_tlvs(soc, nbuf, msdu_metadata.l3_hdr_pad);
  662. }
  663. dp_rx_send_pktlog(soc, rx_pdev, nbuf, QDF_TX_RX_STATUS_OK);
  664. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, txrx_peer)) {
  665. dp_rx_err("%pK: Policy Check Drop pkt", soc);
  666. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  667. rx.policy_check_drop, 1);
  668. tid_stats->fail_cnt[POLICY_CHECK_DROP]++;
  669. /* Drop & free packet */
  670. dp_rx_nbuf_free(nbuf);
  671. /* Statistics */
  672. nbuf = next;
  673. continue;
  674. }
  675. /*
  676. * Drop non-EAPOL frames from unauthorized peer.
  677. */
  678. if (qdf_likely(txrx_peer) &&
  679. qdf_unlikely(!txrx_peer->authorize) &&
  680. !qdf_nbuf_is_raw_frame(nbuf)) {
  681. bool is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf) ||
  682. qdf_nbuf_is_ipv4_wapi_pkt(nbuf);
  683. if (!is_eapol) {
  684. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  685. rx.peer_unauth_rx_pkt_drop,
  686. 1);
  687. dp_rx_nbuf_free(nbuf);
  688. nbuf = next;
  689. continue;
  690. }
  691. }
  692. dp_rx_cksum_offload(vdev->pdev, nbuf, rx_tlv_hdr);
  693. if (qdf_unlikely(!rx_pdev->rx_fast_flag)) {
  694. /*
  695. * process frame for mulitpass phrase processing
  696. */
  697. if (qdf_unlikely(vdev->multipass_en)) {
  698. if (dp_rx_multipass_process(txrx_peer, nbuf,
  699. tid) == false) {
  700. DP_PEER_PER_PKT_STATS_INC
  701. (txrx_peer,
  702. rx.multipass_rx_pkt_drop, 1);
  703. dp_rx_nbuf_free(nbuf);
  704. nbuf = next;
  705. continue;
  706. }
  707. }
  708. if (qdf_unlikely(txrx_peer &&
  709. (txrx_peer->nawds_enabled) &&
  710. (qdf_nbuf_is_da_mcbc(nbuf)) &&
  711. (hal_rx_get_mpdu_mac_ad4_valid_be
  712. (rx_tlv_hdr) == false))) {
  713. tid_stats->fail_cnt[NAWDS_MCAST_DROP]++;
  714. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  715. rx.nawds_mcast_drop,
  716. 1);
  717. dp_rx_nbuf_free(nbuf);
  718. nbuf = next;
  719. continue;
  720. }
  721. /* Update the protocol tag in SKB based on CCE metadata
  722. */
  723. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  724. reo_ring_num, false, true);
  725. /* Update the flow tag in SKB based on FSE metadata */
  726. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr,
  727. true);
  728. if (qdf_likely(vdev->rx_decap_type ==
  729. htt_cmn_pkt_type_ethernet) &&
  730. qdf_likely(!vdev->mesh_vdev)) {
  731. dp_rx_wds_learn(soc, vdev,
  732. rx_tlv_hdr,
  733. txrx_peer,
  734. nbuf,
  735. msdu_metadata);
  736. }
  737. if (qdf_unlikely(vdev->mesh_vdev)) {
  738. if (dp_rx_filter_mesh_packets(vdev, nbuf,
  739. rx_tlv_hdr)
  740. == QDF_STATUS_SUCCESS) {
  741. dp_rx_info("%pK: mesh pkt filtered",
  742. soc);
  743. tid_stats->fail_cnt[MESH_FILTER_DROP]++;
  744. DP_STATS_INC(vdev->pdev,
  745. dropped.mesh_filter, 1);
  746. dp_rx_nbuf_free(nbuf);
  747. nbuf = next;
  748. continue;
  749. }
  750. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr,
  751. txrx_peer);
  752. }
  753. }
  754. dp_rx_msdu_stats_update(soc, nbuf, rx_tlv_hdr, txrx_peer,
  755. reo_ring_num, tid_stats);
  756. if (qdf_likely(vdev->rx_decap_type ==
  757. htt_cmn_pkt_type_ethernet) &&
  758. qdf_likely(!vdev->mesh_vdev)) {
  759. /* Intrabss-fwd */
  760. if (dp_rx_check_ap_bridge(vdev))
  761. if (dp_rx_intrabss_fwd_be(soc, txrx_peer,
  762. rx_tlv_hdr,
  763. nbuf,
  764. msdu_metadata)) {
  765. nbuf = next;
  766. tid_stats->intrabss_cnt++;
  767. continue; /* Get next desc */
  768. }
  769. }
  770. dp_rx_fill_gro_info(soc, rx_tlv_hdr, nbuf, &rx_ol_pkt_cnt);
  771. dp_rx_mark_first_packet_after_wow_wakeup(vdev->pdev, rx_tlv_hdr,
  772. nbuf);
  773. dp_rx_update_stats(soc, nbuf);
  774. dp_pkt_add_timestamp(txrx_peer->vdev, QDF_PKT_RX_DRIVER_ENTRY,
  775. current_time, nbuf);
  776. DP_RX_LIST_APPEND(deliver_list_head,
  777. deliver_list_tail,
  778. nbuf);
  779. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1,
  780. QDF_NBUF_CB_RX_PKT_LEN(nbuf),
  781. enh_flag);
  782. if (qdf_unlikely(txrx_peer->in_twt))
  783. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  784. rx.to_stack_twt, 1,
  785. QDF_NBUF_CB_RX_PKT_LEN(nbuf));
  786. tid_stats->delivered_to_stack++;
  787. nbuf = next;
  788. }
  789. DP_RX_DELIVER_TO_STACK(soc, vdev, txrx_peer, peer_id,
  790. pkt_capture_offload,
  791. deliver_list_head,
  792. deliver_list_tail);
  793. if (qdf_likely(txrx_peer))
  794. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX);
  795. /*
  796. * If we are processing in near-full condition, there are 3 scenario
  797. * 1) Ring entries has reached critical state
  798. * 2) Ring entries are still near high threshold
  799. * 3) Ring entries are below the safe level
  800. *
  801. * One more loop will move the state to normal processing and yield
  802. */
  803. if (ring_near_full && quota)
  804. goto more_data;
  805. if (dp_rx_enable_eol_data_check(soc) && rx_bufs_used) {
  806. if (quota) {
  807. num_pending =
  808. dp_rx_srng_get_num_pending(hal_soc,
  809. hal_ring_hdl,
  810. num_entries,
  811. &near_full);
  812. if (num_pending) {
  813. DP_STATS_INC(soc, rx.hp_oos2, 1);
  814. if (!hif_exec_should_yield(scn, intr_id))
  815. goto more_data;
  816. if (qdf_unlikely(near_full)) {
  817. DP_STATS_INC(soc, rx.near_full, 1);
  818. goto more_data;
  819. }
  820. }
  821. }
  822. if (vdev && vdev->osif_fisa_flush)
  823. vdev->osif_fisa_flush(soc, reo_ring_num);
  824. if (vdev && vdev->osif_gro_flush && rx_ol_pkt_cnt) {
  825. vdev->osif_gro_flush(vdev->osif_vdev,
  826. reo_ring_num);
  827. }
  828. }
  829. /* Update histogram statistics by looping through pdev's */
  830. DP_RX_HIST_STATS_PER_PDEV();
  831. return rx_bufs_used; /* Assume no scale factor for now */
  832. }
  833. #ifdef RX_DESC_MULTI_PAGE_ALLOC
  834. /**
  835. * dp_rx_desc_pool_init_be_cc() - initial RX desc pool for cookie conversion
  836. * @soc: Handle to DP Soc structure
  837. * @rx_desc_pool: Rx descriptor pool handler
  838. * @pool_id: Rx descriptor pool ID
  839. *
  840. * Return: QDF_STATUS_SUCCESS - succeeded, others - failed
  841. */
  842. static QDF_STATUS
  843. dp_rx_desc_pool_init_be_cc(struct dp_soc *soc,
  844. struct rx_desc_pool *rx_desc_pool,
  845. uint32_t pool_id)
  846. {
  847. struct dp_hw_cookie_conversion_t *cc_ctx;
  848. struct dp_soc_be *be_soc;
  849. union dp_rx_desc_list_elem_t *rx_desc_elem;
  850. struct dp_spt_page_desc *page_desc;
  851. uint32_t ppt_idx = 0;
  852. uint32_t avail_entry_index = 0;
  853. if (!rx_desc_pool->pool_size) {
  854. dp_err("desc_num 0 !!");
  855. return QDF_STATUS_E_FAILURE;
  856. }
  857. be_soc = dp_get_be_soc_from_dp_soc(soc);
  858. cc_ctx = &be_soc->rx_cc_ctx[pool_id];
  859. page_desc = &cc_ctx->page_desc_base[0];
  860. rx_desc_elem = rx_desc_pool->freelist;
  861. while (rx_desc_elem) {
  862. if (avail_entry_index == 0) {
  863. if (ppt_idx >= cc_ctx->total_page_num) {
  864. dp_alert("insufficient secondary page tables");
  865. qdf_assert_always(0);
  866. }
  867. page_desc = &cc_ctx->page_desc_base[ppt_idx++];
  868. }
  869. /* put each RX Desc VA to SPT pages and
  870. * get corresponding ID
  871. */
  872. DP_CC_SPT_PAGE_UPDATE_VA(page_desc->page_v_addr,
  873. avail_entry_index,
  874. &rx_desc_elem->rx_desc);
  875. rx_desc_elem->rx_desc.cookie =
  876. dp_cc_desc_id_generate(page_desc->ppt_index,
  877. avail_entry_index);
  878. rx_desc_elem->rx_desc.chip_id = dp_mlo_get_chip_id(soc);
  879. rx_desc_elem->rx_desc.pool_id = pool_id;
  880. rx_desc_elem->rx_desc.in_use = 0;
  881. rx_desc_elem = rx_desc_elem->next;
  882. avail_entry_index = (avail_entry_index + 1) &
  883. DP_CC_SPT_PAGE_MAX_ENTRIES_MASK;
  884. }
  885. return QDF_STATUS_SUCCESS;
  886. }
  887. #else
  888. static QDF_STATUS
  889. dp_rx_desc_pool_init_be_cc(struct dp_soc *soc,
  890. struct rx_desc_pool *rx_desc_pool,
  891. uint32_t pool_id)
  892. {
  893. struct dp_hw_cookie_conversion_t *cc_ctx;
  894. struct dp_soc_be *be_soc;
  895. struct dp_spt_page_desc *page_desc;
  896. uint32_t ppt_idx = 0;
  897. uint32_t avail_entry_index = 0;
  898. int i = 0;
  899. if (!rx_desc_pool->pool_size) {
  900. dp_err("desc_num 0 !!");
  901. return QDF_STATUS_E_FAILURE;
  902. }
  903. be_soc = dp_get_be_soc_from_dp_soc(soc);
  904. cc_ctx = &be_soc->rx_cc_ctx[pool_id];
  905. page_desc = &cc_ctx->page_desc_base[0];
  906. for (i = 0; i <= rx_desc_pool->pool_size - 1; i++) {
  907. if (i == rx_desc_pool->pool_size - 1)
  908. rx_desc_pool->array[i].next = NULL;
  909. else
  910. rx_desc_pool->array[i].next =
  911. &rx_desc_pool->array[i + 1];
  912. if (avail_entry_index == 0) {
  913. if (ppt_idx >= cc_ctx->total_page_num) {
  914. dp_alert("insufficient secondary page tables");
  915. qdf_assert_always(0);
  916. }
  917. page_desc = &cc_ctx->page_desc_base[ppt_idx++];
  918. }
  919. /* put each RX Desc VA to SPT pages and
  920. * get corresponding ID
  921. */
  922. DP_CC_SPT_PAGE_UPDATE_VA(page_desc->page_v_addr,
  923. avail_entry_index,
  924. &rx_desc_pool->array[i].rx_desc);
  925. rx_desc_pool->array[i].rx_desc.cookie =
  926. dp_cc_desc_id_generate(page_desc->ppt_index,
  927. avail_entry_index);
  928. rx_desc_pool->array[i].rx_desc.pool_id = pool_id;
  929. rx_desc_pool->array[i].rx_desc.in_use = 0;
  930. rx_desc_pool->array[i].rx_desc.chip_id =
  931. dp_mlo_get_chip_id(soc);
  932. avail_entry_index = (avail_entry_index + 1) &
  933. DP_CC_SPT_PAGE_MAX_ENTRIES_MASK;
  934. }
  935. return QDF_STATUS_SUCCESS;
  936. }
  937. #endif
  938. static void
  939. dp_rx_desc_pool_deinit_be_cc(struct dp_soc *soc,
  940. struct rx_desc_pool *rx_desc_pool,
  941. uint32_t pool_id)
  942. {
  943. struct dp_spt_page_desc *page_desc;
  944. struct dp_soc_be *be_soc;
  945. int i = 0;
  946. struct dp_hw_cookie_conversion_t *cc_ctx;
  947. be_soc = dp_get_be_soc_from_dp_soc(soc);
  948. cc_ctx = &be_soc->rx_cc_ctx[pool_id];
  949. for (i = 0; i < cc_ctx->total_page_num; i++) {
  950. page_desc = &cc_ctx->page_desc_base[i];
  951. qdf_mem_zero(page_desc->page_v_addr, qdf_page_size);
  952. }
  953. }
  954. QDF_STATUS dp_rx_desc_pool_init_be(struct dp_soc *soc,
  955. struct rx_desc_pool *rx_desc_pool,
  956. uint32_t pool_id)
  957. {
  958. QDF_STATUS status = QDF_STATUS_SUCCESS;
  959. /* Only regular RX buffer desc pool use HW cookie conversion */
  960. if (rx_desc_pool->desc_type == DP_RX_DESC_BUF_TYPE) {
  961. dp_info("rx_desc_buf pool init");
  962. status = dp_rx_desc_pool_init_be_cc(soc,
  963. rx_desc_pool,
  964. pool_id);
  965. } else {
  966. dp_info("non_rx_desc_buf_pool init");
  967. status = dp_rx_desc_pool_init_generic(soc, rx_desc_pool,
  968. pool_id);
  969. }
  970. return status;
  971. }
  972. void dp_rx_desc_pool_deinit_be(struct dp_soc *soc,
  973. struct rx_desc_pool *rx_desc_pool,
  974. uint32_t pool_id)
  975. {
  976. if (rx_desc_pool->desc_type == DP_RX_DESC_BUF_TYPE)
  977. dp_rx_desc_pool_deinit_be_cc(soc, rx_desc_pool, pool_id);
  978. }
  979. #ifdef DP_FEATURE_HW_COOKIE_CONVERSION
  980. #ifdef DP_HW_COOKIE_CONVERT_EXCEPTION
  981. QDF_STATUS dp_wbm_get_rx_desc_from_hal_desc_be(struct dp_soc *soc,
  982. void *ring_desc,
  983. struct dp_rx_desc **r_rx_desc)
  984. {
  985. if (hal_rx_wbm_get_cookie_convert_done(ring_desc)) {
  986. /* HW cookie conversion done */
  987. *r_rx_desc = (struct dp_rx_desc *)
  988. hal_rx_wbm_get_desc_va(ring_desc);
  989. } else {
  990. /* SW do cookie conversion */
  991. uint32_t cookie = HAL_RX_BUF_COOKIE_GET(ring_desc);
  992. *r_rx_desc = (struct dp_rx_desc *)
  993. dp_cc_desc_find(soc, cookie);
  994. }
  995. return QDF_STATUS_SUCCESS;
  996. }
  997. #else
  998. QDF_STATUS dp_wbm_get_rx_desc_from_hal_desc_be(struct dp_soc *soc,
  999. void *ring_desc,
  1000. struct dp_rx_desc **r_rx_desc)
  1001. {
  1002. *r_rx_desc = (struct dp_rx_desc *)
  1003. hal_rx_wbm_get_desc_va(ring_desc);
  1004. return QDF_STATUS_SUCCESS;
  1005. }
  1006. #endif /* DP_HW_COOKIE_CONVERT_EXCEPTION */
  1007. #else
  1008. QDF_STATUS dp_wbm_get_rx_desc_from_hal_desc_be(struct dp_soc *soc,
  1009. void *ring_desc,
  1010. struct dp_rx_desc **r_rx_desc)
  1011. {
  1012. /* SW do cookie conversion */
  1013. uint32_t cookie = HAL_RX_BUF_COOKIE_GET(ring_desc);
  1014. *r_rx_desc = (struct dp_rx_desc *)
  1015. dp_cc_desc_find(soc, cookie);
  1016. return QDF_STATUS_SUCCESS;
  1017. }
  1018. #endif /* DP_FEATURE_HW_COOKIE_CONVERSION */
  1019. struct dp_rx_desc *dp_rx_desc_cookie_2_va_be(struct dp_soc *soc,
  1020. uint32_t cookie)
  1021. {
  1022. return (struct dp_rx_desc *)dp_cc_desc_find(soc, cookie);
  1023. }
  1024. #if defined(WLAN_FEATURE_11BE_MLO)
  1025. #if defined(WLAN_MLO_MULTI_CHIP) && defined(WLAN_MCAST_MLO)
  1026. #define DP_RANDOM_MAC_ID_BIT_MASK 0xC0
  1027. #define DP_RANDOM_MAC_OFFSET 1
  1028. #define DP_MAC_LOCAL_ADMBIT_MASK 0x2
  1029. #define DP_MAC_LOCAL_ADMBIT_OFFSET 0
  1030. static inline void dp_rx_dummy_src_mac(struct dp_vdev *vdev,
  1031. qdf_nbuf_t nbuf)
  1032. {
  1033. uint8_t random_mac[QDF_MAC_ADDR_SIZE] = {0};
  1034. qdf_ether_header_t *eh =
  1035. (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1036. qdf_mem_copy(random_mac, &vdev->mld_mac_addr.raw[0], QDF_MAC_ADDR_SIZE);
  1037. random_mac[DP_MAC_LOCAL_ADMBIT_OFFSET] =
  1038. random_mac[DP_MAC_LOCAL_ADMBIT_OFFSET] |
  1039. DP_MAC_LOCAL_ADMBIT_MASK;
  1040. random_mac[DP_RANDOM_MAC_OFFSET] =
  1041. random_mac[DP_RANDOM_MAC_OFFSET] ^ DP_RANDOM_MAC_ID_BIT_MASK;
  1042. qdf_mem_copy(&eh->ether_shost[0], random_mac, QDF_MAC_ADDR_SIZE);
  1043. }
  1044. #ifdef QCA_SUPPORT_WDS_EXTENDED
  1045. static inline bool dp_rx_mlo_igmp_wds_ext_handler(struct dp_txrx_peer *peer)
  1046. {
  1047. return qdf_atomic_test_bit(WDS_EXT_PEER_INIT_BIT, &peer->wds_ext.init);
  1048. }
  1049. #else
  1050. static inline bool dp_rx_mlo_igmp_wds_ext_handler(struct dp_txrx_peer *peer)
  1051. {
  1052. return false;
  1053. }
  1054. #endif
  1055. bool dp_rx_mlo_igmp_handler(struct dp_soc *soc,
  1056. struct dp_vdev *vdev,
  1057. struct dp_txrx_peer *peer,
  1058. qdf_nbuf_t nbuf)
  1059. {
  1060. struct dp_vdev *mcast_primary_vdev = NULL;
  1061. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  1062. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1063. uint8_t tid = qdf_nbuf_get_tid_val(nbuf);
  1064. struct cdp_tid_rx_stats *tid_stats = &peer->vdev->pdev->stats.
  1065. tid_stats.tid_rx_wbm_stats[0][tid];
  1066. if (!(qdf_nbuf_is_ipv4_igmp_pkt(nbuf) ||
  1067. qdf_nbuf_is_ipv6_igmp_pkt(nbuf)))
  1068. return false;
  1069. if (!peer->bss_peer) {
  1070. if (dp_rx_intrabss_mcbc_fwd(soc, peer, NULL, nbuf, tid_stats))
  1071. dp_rx_err("forwarding failed");
  1072. }
  1073. /*
  1074. * In the case of ME6, Backhaul WDS, NAWDS
  1075. * send the igmp pkt on the same link where it received,
  1076. * as these features will use peer based tcl metadata
  1077. */
  1078. qdf_nbuf_set_next(nbuf, NULL);
  1079. if (vdev->mcast_enhancement_en || be_vdev->mcast_primary ||
  1080. peer->nawds_enabled)
  1081. goto send_pkt;
  1082. if (qdf_unlikely(dp_rx_mlo_igmp_wds_ext_handler(peer)))
  1083. goto send_pkt;
  1084. mcast_primary_vdev = dp_mlo_get_mcast_primary_vdev(be_soc, be_vdev,
  1085. DP_MOD_ID_RX);
  1086. if (!mcast_primary_vdev) {
  1087. dp_rx_debug("Non mlo vdev");
  1088. goto send_pkt;
  1089. }
  1090. if (qdf_unlikely(vdev->wrap_vdev)) {
  1091. /* In the case of qwrap repeater send the original
  1092. * packet on the interface where it received,
  1093. * packet with dummy src on the mcast primary interface.
  1094. */
  1095. qdf_nbuf_t nbuf_copy;
  1096. nbuf_copy = qdf_nbuf_copy(nbuf);
  1097. if (qdf_likely(nbuf_copy))
  1098. dp_rx_deliver_to_stack(soc, vdev, peer, nbuf_copy,
  1099. NULL);
  1100. }
  1101. dp_rx_dummy_src_mac(vdev, nbuf);
  1102. dp_rx_deliver_to_stack(mcast_primary_vdev->pdev->soc,
  1103. mcast_primary_vdev,
  1104. peer,
  1105. nbuf,
  1106. NULL);
  1107. dp_vdev_unref_delete(mcast_primary_vdev->pdev->soc,
  1108. mcast_primary_vdev,
  1109. DP_MOD_ID_RX);
  1110. return true;
  1111. send_pkt:
  1112. dp_rx_deliver_to_stack(be_vdev->vdev.pdev->soc,
  1113. &be_vdev->vdev,
  1114. peer,
  1115. nbuf,
  1116. NULL);
  1117. return true;
  1118. }
  1119. #else
  1120. bool dp_rx_mlo_igmp_handler(struct dp_soc *soc,
  1121. struct dp_vdev *vdev,
  1122. struct dp_txrx_peer *peer,
  1123. qdf_nbuf_t nbuf)
  1124. {
  1125. return false;
  1126. }
  1127. #endif
  1128. #endif
  1129. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  1130. uint32_t dp_rx_nf_process(struct dp_intr *int_ctx,
  1131. hal_ring_handle_t hal_ring_hdl,
  1132. uint8_t reo_ring_num,
  1133. uint32_t quota)
  1134. {
  1135. struct dp_soc *soc = int_ctx->soc;
  1136. struct dp_srng *rx_ring = &soc->reo_dest_ring[reo_ring_num];
  1137. uint32_t work_done = 0;
  1138. if (dp_srng_get_near_full_level(soc, rx_ring) <
  1139. DP_SRNG_THRESH_NEAR_FULL)
  1140. return 0;
  1141. qdf_atomic_set(&rx_ring->near_full, 1);
  1142. work_done++;
  1143. return work_done;
  1144. }
  1145. #endif
  1146. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1147. #ifdef WLAN_FEATURE_11BE_MLO
  1148. /**
  1149. * dp_rx_intrabss_fwd_mlo_allow() - check if MLO forwarding is allowed
  1150. * @ta_peer: transmitter peer handle
  1151. * @da_peer: destination peer handle
  1152. *
  1153. * Return: true - MLO forwarding case, false: not
  1154. */
  1155. static inline bool
  1156. dp_rx_intrabss_fwd_mlo_allow(struct dp_txrx_peer *ta_peer,
  1157. struct dp_txrx_peer *da_peer)
  1158. {
  1159. /* one of TA/DA peer should belong to MLO connection peer,
  1160. * only MLD peer type is as expected
  1161. */
  1162. if (!IS_MLO_DP_MLD_TXRX_PEER(ta_peer) &&
  1163. !IS_MLO_DP_MLD_TXRX_PEER(da_peer))
  1164. return false;
  1165. /* TA peer and DA peer's vdev should be partner MLO vdevs */
  1166. if (dp_peer_find_mac_addr_cmp(&ta_peer->vdev->mld_mac_addr,
  1167. &da_peer->vdev->mld_mac_addr))
  1168. return false;
  1169. return true;
  1170. }
  1171. #else
  1172. static inline bool
  1173. dp_rx_intrabss_fwd_mlo_allow(struct dp_txrx_peer *ta_peer,
  1174. struct dp_txrx_peer *da_peer)
  1175. {
  1176. return false;
  1177. }
  1178. #endif
  1179. #ifdef INTRA_BSS_FWD_OFFLOAD
  1180. /**
  1181. * dp_rx_intrabss_ucast_check_be() - Check if intrabss is allowed
  1182. for unicast frame
  1183. * @soc: SOC hanlde
  1184. * @nbuf: RX packet buffer
  1185. * @ta_peer: transmitter DP peer handle
  1186. * @msdu_metadata: MSDU meta data info
  1187. * @p_tx_vdev_id: get vdev id for Intra-BSS TX
  1188. *
  1189. * Return: true - intrabss allowed
  1190. false - not allow
  1191. */
  1192. static bool
  1193. dp_rx_intrabss_ucast_check_be(qdf_nbuf_t nbuf,
  1194. struct dp_txrx_peer *ta_peer,
  1195. struct hal_rx_msdu_metadata *msdu_metadata,
  1196. struct dp_be_intrabss_params *params)
  1197. {
  1198. uint16_t da_peer_id;
  1199. struct dp_txrx_peer *da_peer;
  1200. dp_txrx_ref_handle txrx_ref_handle = NULL;
  1201. if (!qdf_nbuf_is_intra_bss(nbuf))
  1202. return false;
  1203. da_peer_id = dp_rx_peer_metadata_peer_id_get_be(
  1204. params->dest_soc,
  1205. msdu_metadata->da_idx);
  1206. da_peer = dp_txrx_peer_get_ref_by_id(params->dest_soc, da_peer_id,
  1207. &txrx_ref_handle, DP_MOD_ID_RX);
  1208. if (!da_peer)
  1209. return false;
  1210. params->tx_vdev_id = da_peer->vdev->vdev_id;
  1211. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX);
  1212. return true;
  1213. }
  1214. #else
  1215. #ifdef WLAN_MLO_MULTI_CHIP
  1216. static bool
  1217. dp_rx_intrabss_ucast_check_be(qdf_nbuf_t nbuf,
  1218. struct dp_txrx_peer *ta_peer,
  1219. struct hal_rx_msdu_metadata *msdu_metadata,
  1220. struct dp_be_intrabss_params *params)
  1221. {
  1222. uint16_t da_peer_id;
  1223. struct dp_txrx_peer *da_peer;
  1224. bool ret = false;
  1225. uint8_t dest_chip_id;
  1226. dp_txrx_ref_handle txrx_ref_handle = NULL;
  1227. struct dp_vdev_be *be_vdev =
  1228. dp_get_be_vdev_from_dp_vdev(ta_peer->vdev);
  1229. struct dp_soc_be *be_soc =
  1230. dp_get_be_soc_from_dp_soc(params->dest_soc);
  1231. if (!(qdf_nbuf_is_da_valid(nbuf) || qdf_nbuf_is_da_mcbc(nbuf)))
  1232. return false;
  1233. dest_chip_id = HAL_RX_DEST_CHIP_ID_GET(msdu_metadata);
  1234. qdf_assert_always(dest_chip_id <= (DP_MLO_MAX_DEST_CHIP_ID - 1));
  1235. da_peer_id = HAL_RX_PEER_ID_GET(msdu_metadata);
  1236. /* use dest chip id when TA is MLD peer and DA is legacy */
  1237. if (be_soc->mlo_enabled &&
  1238. ta_peer->mld_peer &&
  1239. !(da_peer_id & HAL_RX_DA_IDX_ML_PEER_MASK)) {
  1240. /* validate chip_id, get a ref, and re-assign soc */
  1241. params->dest_soc =
  1242. dp_mlo_get_soc_ref_by_chip_id(be_soc->ml_ctxt,
  1243. dest_chip_id);
  1244. if (!params->dest_soc)
  1245. return false;
  1246. da_peer = dp_txrx_peer_get_ref_by_id(params->dest_soc,
  1247. da_peer_id,
  1248. &txrx_ref_handle,
  1249. DP_MOD_ID_RX);
  1250. if (!da_peer)
  1251. return false;
  1252. } else {
  1253. da_peer = dp_txrx_peer_get_ref_by_id(params->dest_soc,
  1254. da_peer_id,
  1255. &txrx_ref_handle,
  1256. DP_MOD_ID_RX);
  1257. if (!da_peer)
  1258. return false;
  1259. params->dest_soc = da_peer->vdev->pdev->soc;
  1260. if (!params->dest_soc)
  1261. goto rel_da_peer;
  1262. }
  1263. params->tx_vdev_id = da_peer->vdev->vdev_id;
  1264. /* If the source or destination peer in the isolation
  1265. * list then dont forward instead push to bridge stack.
  1266. */
  1267. if (dp_get_peer_isolation(ta_peer) ||
  1268. dp_get_peer_isolation(da_peer)) {
  1269. ret = false;
  1270. goto rel_da_peer;
  1271. }
  1272. if (da_peer->bss_peer || (da_peer == ta_peer)) {
  1273. ret = false;
  1274. goto rel_da_peer;
  1275. }
  1276. /* Same vdev, support Inra-BSS */
  1277. if (da_peer->vdev == ta_peer->vdev) {
  1278. ret = true;
  1279. goto rel_da_peer;
  1280. }
  1281. /* MLO specific Intra-BSS check */
  1282. if (dp_rx_intrabss_fwd_mlo_allow(ta_peer, da_peer)) {
  1283. /* use dest chip id for legacy dest peer */
  1284. if (!(da_peer_id & HAL_RX_DA_IDX_ML_PEER_MASK)) {
  1285. if (!(be_vdev->partner_vdev_list[dest_chip_id][0] ==
  1286. params->tx_vdev_id) &&
  1287. !(be_vdev->partner_vdev_list[dest_chip_id][1] ==
  1288. params->tx_vdev_id)) {
  1289. /*dp_soc_unref_delete(soc);*/
  1290. goto rel_da_peer;
  1291. }
  1292. }
  1293. ret = true;
  1294. }
  1295. rel_da_peer:
  1296. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX);
  1297. return ret;
  1298. }
  1299. #else
  1300. static bool
  1301. dp_rx_intrabss_ucast_check_be(qdf_nbuf_t nbuf,
  1302. struct dp_txrx_peer *ta_peer,
  1303. struct hal_rx_msdu_metadata *msdu_metadata,
  1304. struct dp_be_intrabss_params *params)
  1305. {
  1306. uint16_t da_peer_id;
  1307. struct dp_txrx_peer *da_peer;
  1308. bool ret = false;
  1309. dp_txrx_ref_handle txrx_ref_handle = NULL;
  1310. if (!qdf_nbuf_is_da_valid(nbuf) || qdf_nbuf_is_da_mcbc(nbuf))
  1311. return false;
  1312. da_peer_id = dp_rx_peer_metadata_peer_id_get_be(
  1313. params->dest_soc,
  1314. msdu_metadata->da_idx);
  1315. da_peer = dp_txrx_peer_get_ref_by_id(params->dest_soc, da_peer_id,
  1316. &txrx_ref_handle, DP_MOD_ID_RX);
  1317. if (!da_peer)
  1318. return false;
  1319. params->tx_vdev_id = da_peer->vdev->vdev_id;
  1320. /* If the source or destination peer in the isolation
  1321. * list then dont forward instead push to bridge stack.
  1322. */
  1323. if (dp_get_peer_isolation(ta_peer) ||
  1324. dp_get_peer_isolation(da_peer))
  1325. goto rel_da_peer;
  1326. if (da_peer->bss_peer || da_peer == ta_peer)
  1327. goto rel_da_peer;
  1328. /* Same vdev, support Inra-BSS */
  1329. if (da_peer->vdev == ta_peer->vdev) {
  1330. ret = true;
  1331. goto rel_da_peer;
  1332. }
  1333. /* MLO specific Intra-BSS check */
  1334. if (dp_rx_intrabss_fwd_mlo_allow(ta_peer, da_peer)) {
  1335. ret = true;
  1336. goto rel_da_peer;
  1337. }
  1338. rel_da_peer:
  1339. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX);
  1340. return ret;
  1341. }
  1342. #endif /* WLAN_MLO_MULTI_CHIP */
  1343. #endif /* INTRA_BSS_FWD_OFFLOAD */
  1344. /*
  1345. * dp_rx_intrabss_handle_nawds_be() - Forward mcbc intrabss pkts in nawds case
  1346. * @soc: core txrx main context
  1347. * @ta_txrx_peer: source txrx_peer entry
  1348. * @nbuf_copy: nbuf that has to be intrabss forwarded
  1349. * @tid_stats: tid_stats structure
  1350. *
  1351. * Return: true if it is forwarded else false
  1352. */
  1353. bool
  1354. dp_rx_intrabss_handle_nawds_be(struct dp_soc *soc,
  1355. struct dp_txrx_peer *ta_txrx_peer,
  1356. qdf_nbuf_t nbuf_copy,
  1357. struct cdp_tid_rx_stats *tid_stats)
  1358. {
  1359. if (qdf_unlikely(ta_txrx_peer->vdev->nawds_enabled)) {
  1360. struct cdp_tx_exception_metadata tx_exc_metadata = {0};
  1361. uint16_t len = QDF_NBUF_CB_RX_PKT_LEN(nbuf_copy);
  1362. tx_exc_metadata.peer_id = ta_txrx_peer->peer_id;
  1363. tx_exc_metadata.is_intrabss_fwd = 1;
  1364. tx_exc_metadata.tid = HTT_TX_EXT_TID_INVALID;
  1365. if (dp_tx_send_exception((struct cdp_soc_t *)soc,
  1366. ta_txrx_peer->vdev->vdev_id,
  1367. nbuf_copy,
  1368. &tx_exc_metadata)) {
  1369. DP_PEER_PER_PKT_STATS_INC_PKT(ta_txrx_peer,
  1370. rx.intra_bss.fail, 1,
  1371. len);
  1372. tid_stats->fail_cnt[INTRABSS_DROP]++;
  1373. qdf_nbuf_free(nbuf_copy);
  1374. } else {
  1375. DP_PEER_PER_PKT_STATS_INC_PKT(ta_txrx_peer,
  1376. rx.intra_bss.pkts, 1,
  1377. len);
  1378. tid_stats->intrabss_cnt++;
  1379. }
  1380. return true;
  1381. }
  1382. return false;
  1383. }
  1384. /*
  1385. * dp_rx_intrabss_fwd_be() - API for intrabss fwd. For EAPOL
  1386. * pkt with DA not equal to vdev mac addr, fwd is not allowed.
  1387. * @soc: core txrx main context
  1388. * @ta_peer: source peer entry
  1389. * @rx_tlv_hdr: start address of rx tlvs
  1390. * @nbuf: nbuf that has to be intrabss forwarded
  1391. * @msdu_metadata: msdu metadata
  1392. *
  1393. * Return: true if it is forwarded else false
  1394. */
  1395. bool dp_rx_intrabss_fwd_be(struct dp_soc *soc, struct dp_txrx_peer *ta_peer,
  1396. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf,
  1397. struct hal_rx_msdu_metadata msdu_metadata)
  1398. {
  1399. uint8_t tid = qdf_nbuf_get_tid_val(nbuf);
  1400. uint8_t ring_id = QDF_NBUF_CB_RX_CTX_ID(nbuf);
  1401. struct cdp_tid_rx_stats *tid_stats = &ta_peer->vdev->pdev->stats.
  1402. tid_stats.tid_rx_stats[ring_id][tid];
  1403. bool ret = false;
  1404. struct dp_be_intrabss_params params;
  1405. /* if it is a broadcast pkt (eg: ARP) and it is not its own
  1406. * source, then clone the pkt and send the cloned pkt for
  1407. * intra BSS forwarding and original pkt up the network stack
  1408. * Note: how do we handle multicast pkts. do we forward
  1409. * all multicast pkts as is or let a higher layer module
  1410. * like igmpsnoop decide whether to forward or not with
  1411. * Mcast enhancement.
  1412. */
  1413. if (qdf_nbuf_is_da_mcbc(nbuf) && !ta_peer->bss_peer) {
  1414. return dp_rx_intrabss_mcbc_fwd(soc, ta_peer, rx_tlv_hdr,
  1415. nbuf, tid_stats);
  1416. }
  1417. if (dp_rx_intrabss_eapol_drop_check(soc, ta_peer, rx_tlv_hdr,
  1418. nbuf))
  1419. return true;
  1420. params.dest_soc = soc;
  1421. if (dp_rx_intrabss_ucast_check_be(nbuf, ta_peer,
  1422. &msdu_metadata, &params)) {
  1423. ret = dp_rx_intrabss_ucast_fwd(params.dest_soc, ta_peer,
  1424. params.tx_vdev_id,
  1425. rx_tlv_hdr, nbuf, tid_stats);
  1426. }
  1427. return ret;
  1428. }
  1429. #endif