dp_main.c 50 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853
  1. /*
  2. * Copyright (c) 2016-2017 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <hal_api.h>
  21. #include <hif.h>
  22. #include <htt.h>
  23. #include <wdi_event.h>
  24. #include <queue.h>
  25. #include "dp_htt.h"
  26. #include "dp_types.h"
  27. #include "dp_internal.h"
  28. #include "dp_tx.h"
  29. #include "dp_rx.h"
  30. #include "../../wlan_cfg/wlan_cfg.h"
  31. #define DP_INTR_POLL_TIMER_MS 100
  32. /**
  33. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  34. */
  35. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  36. int ring_type, int ring_num, int pdev_id, uint32_t num_entries)
  37. {
  38. void *hal_soc = soc->hal_soc;
  39. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  40. /* TODO: See if we should get align size from hal */
  41. uint32_t ring_base_align = 8;
  42. struct hal_srng_params ring_params;
  43. srng->hal_srng = NULL;
  44. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  45. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  46. soc->osdev, soc->osdev->dev, srng->alloc_size,
  47. &(srng->base_paddr_unaligned));
  48. if (!srng->base_vaddr_unaligned) {
  49. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  50. FL("alloc failed - ring_type: %d, ring_num %d"),
  51. ring_type, ring_num);
  52. return QDF_STATUS_E_NOMEM;
  53. }
  54. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  55. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  56. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  57. ((unsigned long)(ring_params.ring_base_vaddr) -
  58. (unsigned long)srng->base_vaddr_unaligned);
  59. ring_params.num_entries = num_entries;
  60. /* TODO: Check MSI support and get MSI settings from HIF layer */
  61. ring_params.msi_data = 0;
  62. ring_params.msi_addr = 0;
  63. /* TODO: Setup interrupt timer and batch counter thresholds for
  64. * interrupt mitigation based on ring type
  65. */
  66. ring_params.intr_timer_thres_us = 8;
  67. ring_params.intr_batch_cntr_thres_entries = 1;
  68. /* TODO: Currently hal layer takes care of endianness related settings.
  69. * See if these settings need to passed from DP layer
  70. */
  71. ring_params.flags = 0;
  72. /* Enable low threshold interrupts for rx buffer rings (regular and
  73. * monitor buffer rings.
  74. * TODO: See if this is required for any other ring
  75. */
  76. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF)) {
  77. /* TODO: Setting low threshold to 1/8th of ring size
  78. * see if this needs to be configurable
  79. */
  80. ring_params.low_threshold = num_entries >> 3;
  81. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  82. }
  83. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  84. pdev_id, &ring_params);
  85. return 0;
  86. }
  87. /**
  88. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  89. * Any buffers allocated and attached to ring entries are expected to be freed
  90. * before calling this function.
  91. */
  92. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  93. int ring_type, int ring_num)
  94. {
  95. if (!srng->hal_srng) {
  96. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  97. FL("Ring type: %d, num:%d not setup"),
  98. ring_type, ring_num);
  99. return;
  100. }
  101. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  102. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  103. srng->alloc_size,
  104. srng->base_vaddr_unaligned,
  105. srng->base_paddr_unaligned, 0);
  106. }
  107. /* TODO: Need this interface from HIF */
  108. void *hif_get_hal_handle(void *hif_handle);
  109. /*
  110. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  111. * @dp_ctx: DP SOC handle
  112. * @budget: Number of frames/descriptors that can be processed in one shot
  113. *
  114. * Return: remaining budget/quota for the soc device
  115. */
  116. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  117. {
  118. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  119. struct dp_soc *soc = int_ctx->soc;
  120. int ring = 0;
  121. uint32_t work_done = 0;
  122. uint32_t budget = dp_budget;
  123. uint8_t tx_mask = int_ctx->tx_ring_mask;
  124. uint8_t rx_mask = int_ctx->rx_ring_mask;
  125. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  126. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  127. /* Process Tx completion interrupts first to return back buffers */
  128. if (tx_mask) {
  129. for (ring = 0; ring < soc->num_tcl_data_rings; ring++) {
  130. if (tx_mask & (1 << ring)) {
  131. work_done =
  132. dp_tx_comp_handler(soc, ring, budget);
  133. budget -= work_done;
  134. if (work_done)
  135. QDF_TRACE(QDF_MODULE_ID_DP,
  136. QDF_TRACE_LEVEL_INFO,
  137. "tx mask 0x%x ring %d,"
  138. "budget %d",
  139. tx_mask, ring, budget);
  140. if (budget <= 0)
  141. goto budget_done;
  142. }
  143. }
  144. }
  145. /* Process REO Exception ring interrupt */
  146. if (rx_err_mask) {
  147. work_done = dp_rx_err_process(soc,
  148. soc->reo_exception_ring.hal_srng, budget);
  149. budget -= work_done;
  150. if (work_done)
  151. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  152. "REO Exception Ring: work_done %d budget %d",
  153. work_done, budget);
  154. if (budget <= 0) {
  155. goto budget_done;
  156. }
  157. }
  158. /* Process Rx WBM release ring interrupt */
  159. if (rx_wbm_rel_mask) {
  160. work_done = dp_rx_wbm_err_process(soc,
  161. soc->rx_rel_ring.hal_srng, budget);
  162. budget -= work_done;
  163. if (work_done)
  164. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  165. "WBM Release Ring: work_done %d budget %d",
  166. work_done, budget);
  167. if (budget <= 0) {
  168. goto budget_done;
  169. }
  170. }
  171. /* Process Rx interrupts */
  172. if (rx_mask) {
  173. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  174. if (rx_mask & (1 << ring)) {
  175. work_done =
  176. dp_rx_process(soc,
  177. soc->reo_dest_ring[ring].hal_srng,
  178. budget);
  179. budget -= work_done;
  180. if (work_done)
  181. QDF_TRACE(QDF_MODULE_ID_DP,
  182. QDF_TRACE_LEVEL_INFO,
  183. "rx mask 0x%x ring %d,"
  184. "budget %d",
  185. tx_mask, ring, budget);
  186. if (budget <= 0)
  187. goto budget_done;
  188. }
  189. }
  190. }
  191. budget_done:
  192. return dp_budget - budget;
  193. }
  194. /* dp_interrupt_timer()- timer poll for interrupts
  195. *
  196. * @arg: SoC Handle
  197. *
  198. * Return:
  199. *
  200. */
  201. #ifdef DP_INTR_POLL_BASED
  202. static void dp_interrupt_timer(void *arg)
  203. {
  204. struct dp_soc *soc = (struct dp_soc *) arg;
  205. int i;
  206. for (i = 0 ; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  207. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  208. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  209. }
  210. /*
  211. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  212. * @txrx_soc: DP SOC handle
  213. *
  214. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  215. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  216. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  217. *
  218. * Return: 0 for success. nonzero for failure.
  219. */
  220. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  221. {
  222. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  223. int i;
  224. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  225. soc->intr_ctx[i].tx_ring_mask = 0xF;
  226. soc->intr_ctx[i].rx_ring_mask = 0xF;
  227. soc->intr_ctx[i].rx_mon_ring_mask = 0xF;
  228. soc->intr_ctx[i].rx_err_ring_mask = 0x1;
  229. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0x1;
  230. soc->intr_ctx[i].soc = soc;
  231. }
  232. qdf_timer_init(soc->osdev, &soc->int_timer,
  233. dp_interrupt_timer, (void *)soc,
  234. QDF_TIMER_TYPE_WAKE_APPS);
  235. return QDF_STATUS_SUCCESS;
  236. }
  237. /*
  238. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  239. * @txrx_soc: DP SOC handle
  240. *
  241. * Return: void
  242. */
  243. static void dp_soc_interrupt_detach(void *txrx_soc)
  244. {
  245. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  246. qdf_timer_stop(&soc->int_timer);
  247. qdf_timer_free(&soc->int_timer);
  248. }
  249. #else
  250. /*
  251. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  252. * @txrx_soc: DP SOC handle
  253. *
  254. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  255. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  256. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  257. *
  258. * Return: 0 for success. nonzero for failure.
  259. */
  260. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  261. {
  262. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  263. int i = 0;
  264. int num_irq = 0;
  265. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  266. int j = 0;
  267. int ret = 0;
  268. /* Map of IRQ ids registered with one interrupt context */
  269. int irq_id_map[HIF_MAX_GRP_IRQ];
  270. int tx_mask =
  271. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  272. int rx_mask =
  273. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  274. int rx_mon_mask =
  275. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  276. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  277. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  278. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  279. soc->intr_ctx[i].soc = soc;
  280. num_irq = 0;
  281. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  282. if (tx_mask & (1 << j)) {
  283. irq_id_map[num_irq++] =
  284. (wbm2host_tx_completions_ring1 - j);
  285. }
  286. if (rx_mask & (1 << j)) {
  287. irq_id_map[num_irq++] =
  288. (reo2host_destination_ring1 - j);
  289. }
  290. if (rx_mon_mask & (1 << j)) {
  291. irq_id_map[num_irq++] =
  292. (rxdma2host_monitor_destination_mac1
  293. - j);
  294. }
  295. }
  296. ret = hif_register_ext_group_int_handler(soc->hif_handle,
  297. num_irq, irq_id_map,
  298. dp_service_srngs,
  299. &soc->intr_ctx[i]);
  300. if (ret) {
  301. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  302. FL("failed, ret = %d"), ret);
  303. return QDF_STATUS_E_FAILURE;
  304. }
  305. }
  306. return QDF_STATUS_SUCCESS;
  307. }
  308. /*
  309. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  310. * @txrx_soc: DP SOC handle
  311. *
  312. * Return: void
  313. */
  314. static void dp_soc_interrupt_detach(void *txrx_soc)
  315. {
  316. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  317. int i;
  318. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  319. soc->intr_ctx[i].tx_ring_mask = 0;
  320. soc->intr_ctx[i].rx_ring_mask = 0;
  321. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  322. }
  323. }
  324. #endif
  325. #define AVG_MAX_MPDUS_PER_TID 128
  326. #define AVG_TIDS_PER_CLIENT 2
  327. #define AVG_FLOWS_PER_TID 2
  328. #define AVG_MSDUS_PER_FLOW 128
  329. #define AVG_MSDUS_PER_MPDU 4
  330. /*
  331. * Allocate and setup link descriptor pool that will be used by HW for
  332. * various link and queue descriptors and managed by WBM
  333. */
  334. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  335. {
  336. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  337. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  338. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  339. uint32_t num_mpdus_per_link_desc =
  340. hal_num_mpdus_per_link_desc(soc->hal_soc);
  341. uint32_t num_msdus_per_link_desc =
  342. hal_num_msdus_per_link_desc(soc->hal_soc);
  343. uint32_t num_mpdu_links_per_queue_desc =
  344. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  345. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  346. uint32_t total_link_descs, total_mem_size;
  347. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  348. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  349. uint32_t num_link_desc_banks;
  350. uint32_t last_bank_size = 0;
  351. uint32_t entry_size, num_entries;
  352. int i;
  353. /* Only Tx queue descriptors are allocated from common link descriptor
  354. * pool Rx queue descriptors are not included in this because (REO queue
  355. * extension descriptors) they are expected to be allocated contiguously
  356. * with REO queue descriptors
  357. */
  358. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  359. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  360. num_mpdu_queue_descs = num_mpdu_link_descs /
  361. num_mpdu_links_per_queue_desc;
  362. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  363. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  364. num_msdus_per_link_desc;
  365. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  366. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  367. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  368. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  369. /* Round up to power of 2 */
  370. total_link_descs = 1;
  371. while (total_link_descs < num_entries)
  372. total_link_descs <<= 1;
  373. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  374. FL("total_link_descs: %u, link_desc_size: %d"),
  375. total_link_descs, link_desc_size);
  376. total_mem_size = total_link_descs * link_desc_size;
  377. total_mem_size += link_desc_align;
  378. if (total_mem_size <= max_alloc_size) {
  379. num_link_desc_banks = 0;
  380. last_bank_size = total_mem_size;
  381. } else {
  382. num_link_desc_banks = (total_mem_size) /
  383. (max_alloc_size - link_desc_align);
  384. last_bank_size = total_mem_size %
  385. (max_alloc_size - link_desc_align);
  386. }
  387. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  388. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  389. total_mem_size, num_link_desc_banks);
  390. for (i = 0; i < num_link_desc_banks; i++) {
  391. soc->link_desc_banks[i].base_vaddr_unaligned =
  392. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  393. max_alloc_size,
  394. &(soc->link_desc_banks[i].base_paddr_unaligned));
  395. soc->link_desc_banks[i].size = max_alloc_size;
  396. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  397. soc->link_desc_banks[i].base_vaddr_unaligned) +
  398. ((unsigned long)(
  399. soc->link_desc_banks[i].base_vaddr_unaligned) %
  400. link_desc_align));
  401. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  402. soc->link_desc_banks[i].base_paddr_unaligned) +
  403. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  404. (unsigned long)(
  405. soc->link_desc_banks[i].base_vaddr_unaligned));
  406. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  407. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  408. FL("Link descriptor memory alloc failed"));
  409. goto fail;
  410. }
  411. }
  412. if (last_bank_size) {
  413. /* Allocate last bank in case total memory required is not exact
  414. * multiple of max_alloc_size
  415. */
  416. soc->link_desc_banks[i].base_vaddr_unaligned =
  417. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  418. last_bank_size,
  419. &(soc->link_desc_banks[i].base_paddr_unaligned));
  420. soc->link_desc_banks[i].size = last_bank_size;
  421. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  422. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  423. ((unsigned long)(
  424. soc->link_desc_banks[i].base_vaddr_unaligned) %
  425. link_desc_align));
  426. soc->link_desc_banks[i].base_paddr =
  427. (unsigned long)(
  428. soc->link_desc_banks[i].base_paddr_unaligned) +
  429. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  430. (unsigned long)(
  431. soc->link_desc_banks[i].base_vaddr_unaligned));
  432. }
  433. /* Allocate and setup link descriptor idle list for HW internal use */
  434. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  435. total_mem_size = entry_size * total_link_descs;
  436. if (total_mem_size <= max_alloc_size) {
  437. void *desc;
  438. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  439. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  440. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  441. FL("Link desc idle ring setup failed"));
  442. goto fail;
  443. }
  444. hal_srng_access_start_unlocked(soc->hal_soc,
  445. soc->wbm_idle_link_ring.hal_srng);
  446. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  447. soc->link_desc_banks[i].base_paddr; i++) {
  448. uint32_t num_entries = (soc->link_desc_banks[i].size -
  449. (unsigned long)(
  450. soc->link_desc_banks[i].base_vaddr) -
  451. (unsigned long)(
  452. soc->link_desc_banks[i].base_vaddr_unaligned))
  453. / link_desc_size;
  454. unsigned long paddr = (unsigned long)(
  455. soc->link_desc_banks[i].base_paddr);
  456. while (num_entries && (desc = hal_srng_src_get_next(
  457. soc->hal_soc,
  458. soc->wbm_idle_link_ring.hal_srng))) {
  459. hal_set_link_desc_addr(desc, i, paddr);
  460. num_entries--;
  461. paddr += link_desc_size;
  462. }
  463. }
  464. hal_srng_access_end_unlocked(soc->hal_soc,
  465. soc->wbm_idle_link_ring.hal_srng);
  466. } else {
  467. uint32_t num_scatter_bufs;
  468. uint32_t num_entries_per_buf;
  469. uint32_t rem_entries;
  470. uint8_t *scatter_buf_ptr;
  471. uint16_t scatter_buf_num;
  472. soc->wbm_idle_scatter_buf_size =
  473. hal_idle_list_scatter_buf_size(soc->hal_soc);
  474. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  475. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  476. num_scatter_bufs = (total_mem_size /
  477. soc->wbm_idle_scatter_buf_size) + (total_mem_size %
  478. soc->wbm_idle_scatter_buf_size) ? 1 : 0;
  479. for (i = 0; i < num_scatter_bufs; i++) {
  480. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  481. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  482. soc->wbm_idle_scatter_buf_size,
  483. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  484. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  485. QDF_TRACE(QDF_MODULE_ID_DP,
  486. QDF_TRACE_LEVEL_ERROR,
  487. FL("Scatter list memory alloc failed"));
  488. goto fail;
  489. }
  490. }
  491. /* Populate idle list scatter buffers with link descriptor
  492. * pointers
  493. */
  494. scatter_buf_num = 0;
  495. scatter_buf_ptr = (uint8_t *)(
  496. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  497. rem_entries = num_entries_per_buf;
  498. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  499. soc->link_desc_banks[i].base_paddr; i++) {
  500. uint32_t num_link_descs =
  501. (soc->link_desc_banks[i].size -
  502. (unsigned long)(
  503. soc->link_desc_banks[i].base_vaddr) -
  504. (unsigned long)(
  505. soc->link_desc_banks[i].base_vaddr_unaligned)) /
  506. link_desc_size;
  507. unsigned long paddr = (unsigned long)(
  508. soc->link_desc_banks[i].base_paddr);
  509. void *desc = NULL;
  510. while (num_link_descs && (desc =
  511. hal_srng_src_get_next(soc->hal_soc,
  512. soc->wbm_idle_link_ring.hal_srng))) {
  513. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  514. i, paddr);
  515. num_link_descs--;
  516. paddr += link_desc_size;
  517. if (rem_entries) {
  518. rem_entries--;
  519. scatter_buf_ptr += link_desc_size;
  520. } else {
  521. rem_entries = num_entries_per_buf;
  522. scatter_buf_num++;
  523. scatter_buf_ptr = (uint8_t *)(
  524. soc->wbm_idle_scatter_buf_base_vaddr[
  525. scatter_buf_num]);
  526. }
  527. }
  528. }
  529. /* Setup link descriptor idle list in HW */
  530. hal_setup_link_idle_list(soc->hal_soc,
  531. soc->wbm_idle_scatter_buf_base_paddr,
  532. soc->wbm_idle_scatter_buf_base_vaddr,
  533. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  534. (uint32_t)(scatter_buf_ptr -
  535. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  536. scatter_buf_num])));
  537. }
  538. return 0;
  539. fail:
  540. if (soc->wbm_idle_link_ring.hal_srng) {
  541. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  542. WBM_IDLE_LINK, 0);
  543. }
  544. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  545. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  546. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  547. soc->wbm_idle_scatter_buf_size,
  548. soc->wbm_idle_scatter_buf_base_vaddr[i],
  549. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  550. }
  551. }
  552. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  553. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  554. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  555. soc->link_desc_banks[i].size,
  556. soc->link_desc_banks[i].base_vaddr_unaligned,
  557. soc->link_desc_banks[i].base_paddr_unaligned,
  558. 0);
  559. }
  560. }
  561. return QDF_STATUS_E_FAILURE;
  562. }
  563. #ifdef notused
  564. /*
  565. * Free link descriptor pool that was setup HW
  566. */
  567. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  568. {
  569. int i;
  570. if (soc->wbm_idle_link_ring.hal_srng) {
  571. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  572. WBM_IDLE_LINK, 0);
  573. }
  574. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  575. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  576. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  577. soc->wbm_idle_scatter_buf_size,
  578. soc->wbm_idle_scatter_buf_base_vaddr[i],
  579. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  580. }
  581. }
  582. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  583. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  584. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  585. soc->link_desc_banks[i].size,
  586. soc->link_desc_banks[i].base_vaddr_unaligned,
  587. soc->link_desc_banks[i].base_paddr_unaligned,
  588. 0);
  589. }
  590. }
  591. }
  592. #endif /* notused */
  593. /* TODO: Following should be configurable */
  594. #define WBM_RELEASE_RING_SIZE 64
  595. #define TCL_DATA_RING_SIZE 512
  596. #define TCL_CMD_RING_SIZE 32
  597. #define TCL_STATUS_RING_SIZE 32
  598. #define REO_DST_RING_SIZE 2048
  599. #define REO_REINJECT_RING_SIZE 32
  600. #define RX_RELEASE_RING_SIZE 256
  601. #define REO_EXCEPTION_RING_SIZE 128
  602. #define REO_CMD_RING_SIZE 32
  603. #define REO_STATUS_RING_SIZE 32
  604. #define RXDMA_BUF_RING_SIZE 8192
  605. #define RXDMA_MONITOR_BUF_RING_SIZE 8192
  606. #define RXDMA_MONITOR_DST_RING_SIZE 2048
  607. #define RXDMA_MONITOR_STATUS_RING_SIZE 2048
  608. /*
  609. * dp_soc_cmn_setup() - Common SoC level initializion
  610. * @soc: Datapath SOC handle
  611. *
  612. * This is an internal function used to setup common SOC data structures,
  613. * to be called from PDEV attach after receiving HW mode capabilities from FW
  614. */
  615. static int dp_soc_cmn_setup(struct dp_soc *soc)
  616. {
  617. int i;
  618. if (soc->cmn_init_done)
  619. return 0;
  620. if (dp_peer_find_attach(soc))
  621. goto fail0;
  622. if (dp_hw_link_desc_pool_setup(soc))
  623. goto fail1;
  624. /* Setup SRNG rings */
  625. /* Common rings */
  626. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  627. WBM_RELEASE_RING_SIZE)) {
  628. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  629. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  630. goto fail1;
  631. }
  632. soc->num_tcl_data_rings = 0;
  633. /* Tx data rings */
  634. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  635. soc->num_tcl_data_rings =
  636. wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  637. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  638. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  639. TCL_DATA, i, 0, TCL_DATA_RING_SIZE)) {
  640. QDF_TRACE(QDF_MODULE_ID_DP,
  641. QDF_TRACE_LEVEL_ERROR,
  642. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  643. goto fail1;
  644. }
  645. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  646. WBM2SW_RELEASE, i, 0, TCL_DATA_RING_SIZE)) {
  647. QDF_TRACE(QDF_MODULE_ID_DP,
  648. QDF_TRACE_LEVEL_ERROR,
  649. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  650. goto fail1;
  651. }
  652. }
  653. } else {
  654. /* This will be incremented during per pdev ring setup */
  655. soc->num_tcl_data_rings = 0;
  656. }
  657. if (dp_tx_soc_attach(soc)) {
  658. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  659. FL("dp_tx_soc_attach failed"));
  660. goto fail1;
  661. }
  662. /* TCL command and status rings */
  663. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  664. TCL_CMD_RING_SIZE)) {
  665. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  666. FL("dp_srng_setup failed for tcl_cmd_ring"));
  667. goto fail1;
  668. }
  669. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  670. TCL_STATUS_RING_SIZE)) {
  671. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  672. FL("dp_srng_setup failed for tcl_status_ring"));
  673. goto fail1;
  674. }
  675. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  676. * descriptors
  677. */
  678. /* Rx data rings */
  679. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  680. soc->num_reo_dest_rings =
  681. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  682. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  683. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  684. i, 0, REO_DST_RING_SIZE)) {
  685. QDF_TRACE(QDF_MODULE_ID_DP,
  686. QDF_TRACE_LEVEL_ERROR,
  687. FL("dp_srng_setup failed for reo_dest_ring[%d]"), i);
  688. goto fail1;
  689. }
  690. }
  691. } else {
  692. /* This will be incremented during per pdev ring setup */
  693. soc->num_reo_dest_rings = 0;
  694. }
  695. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  696. /* REO reinjection ring */
  697. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  698. REO_REINJECT_RING_SIZE)) {
  699. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  700. FL("dp_srng_setup failed for reo_reinject_ring"));
  701. goto fail1;
  702. }
  703. /* Rx release ring */
  704. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  705. RX_RELEASE_RING_SIZE)) {
  706. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  707. FL("dp_srng_setup failed for rx_rel_ring"));
  708. goto fail1;
  709. }
  710. /* Rx exception ring */
  711. if (dp_srng_setup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0,
  712. MAX_REO_DEST_RINGS, REO_EXCEPTION_RING_SIZE)) {
  713. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  714. FL("dp_srng_setup failed for reo_exception_ring"));
  715. goto fail1;
  716. }
  717. /* REO command and status rings */
  718. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  719. REO_CMD_RING_SIZE)) {
  720. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  721. FL("dp_srng_setup failed for reo_cmd_ring"));
  722. goto fail1;
  723. }
  724. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  725. REO_STATUS_RING_SIZE)) {
  726. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  727. FL("dp_srng_setup failed for reo_status_ring"));
  728. goto fail1;
  729. }
  730. dp_soc_interrupt_attach(soc);
  731. /* Setup HW REO */
  732. hal_reo_setup(soc->hal_soc);
  733. soc->cmn_init_done = 1;
  734. return 0;
  735. fail1:
  736. /*
  737. * Cleanup will be done as part of soc_detach, which will
  738. * be called on pdev attach failure
  739. */
  740. fail0:
  741. return QDF_STATUS_E_FAILURE;
  742. }
  743. static void dp_pdev_detach_wifi3(void *txrx_pdev, int force);
  744. /*
  745. * dp_pdev_attach_wifi3() - attach txrx pdev
  746. * @osif_pdev: Opaque PDEV handle from OSIF/HDD
  747. * @txrx_soc: Datapath SOC handle
  748. * @htc_handle: HTC handle for host-target interface
  749. * @qdf_osdev: QDF OS device
  750. * @pdev_id: PDEV ID
  751. *
  752. * Return: DP PDEV handle on success, NULL on failure
  753. */
  754. static void *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc, void *ctrl_pdev,
  755. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  756. {
  757. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  758. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  759. if (!pdev) {
  760. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  761. FL("DP PDEV memory allocation failed"));
  762. goto fail0;
  763. }
  764. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach();
  765. if (!pdev->wlan_cfg_ctx) {
  766. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  767. FL("pdev cfg_attach failed"));
  768. qdf_mem_free(pdev);
  769. goto fail0;
  770. }
  771. pdev->soc = soc;
  772. pdev->osif_pdev = ctrl_pdev;
  773. pdev->pdev_id = pdev_id;
  774. soc->pdev_list[pdev_id] = pdev;
  775. TAILQ_INIT(&pdev->vdev_list);
  776. pdev->vdev_count = 0;
  777. if (dp_soc_cmn_setup(soc)) {
  778. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  779. FL("dp_soc_cmn_setup failed"));
  780. goto fail1;
  781. }
  782. /* Setup per PDEV TCL rings if configured */
  783. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  784. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  785. pdev_id, pdev_id, TCL_DATA_RING_SIZE)) {
  786. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  787. FL("dp_srng_setup failed for tcl_data_ring"));
  788. goto fail1;
  789. }
  790. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  791. WBM2SW_RELEASE, pdev_id, pdev_id, TCL_DATA_RING_SIZE)) {
  792. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  793. FL("dp_srng_setup failed for tx_comp_ring"));
  794. goto fail1;
  795. }
  796. soc->num_tcl_data_rings++;
  797. }
  798. /* Tx specific init */
  799. if (dp_tx_pdev_attach(pdev)) {
  800. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  801. FL("dp_tx_pdev_attach failed"));
  802. goto fail1;
  803. }
  804. /* Setup per PDEV REO rings if configured */
  805. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  806. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  807. pdev_id, pdev_id, REO_DST_RING_SIZE)) {
  808. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  809. FL("dp_srng_setup failed for reo_dest_ringn"));
  810. goto fail1;
  811. }
  812. soc->num_reo_dest_rings++;
  813. }
  814. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  815. RXDMA_BUF_RING_SIZE)) {
  816. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  817. FL("dp_srng_setup failed rx refill ring"));
  818. goto fail1;
  819. }
  820. #ifdef QCA_HOST2FW_RXBUF_RING
  821. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring, RXDMA_BUF, 1, pdev_id,
  822. RXDMA_BUF_RING_SIZE)) {
  823. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  824. FL("dp_srng_setup failed rx mac ring"));
  825. goto fail1;
  826. }
  827. #endif
  828. /* TODO: RXDMA destination ring is not planned to be used currently.
  829. * Setup the ring when required
  830. */
  831. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0,
  832. pdev_id, RXDMA_MONITOR_BUF_RING_SIZE)) {
  833. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  834. FL("dp_srng_setup failed for rxdma_mon_buf_ring"));
  835. goto fail1;
  836. }
  837. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0,
  838. pdev_id, RXDMA_MONITOR_DST_RING_SIZE)) {
  839. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  840. FL("dp_srng_setup failed for rxdma_mon_dst_ring"));
  841. goto fail1;
  842. }
  843. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring,
  844. RXDMA_MONITOR_STATUS, 0, pdev_id,
  845. RXDMA_MONITOR_STATUS_RING_SIZE)) {
  846. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  847. FL("dp_srng_setup failed for rxdma_mon_status_ring"));
  848. goto fail1;
  849. }
  850. /* Rx specific init */
  851. if (dp_rx_pdev_attach(pdev)) {
  852. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  853. FL("dp_rx_pdev_attach failed "));
  854. goto fail0;
  855. }
  856. #ifndef CONFIG_WIN
  857. /* MCL */
  858. dp_local_peer_id_pool_init(pdev);
  859. #endif
  860. return (void *)pdev;
  861. fail1:
  862. dp_pdev_detach_wifi3((void *)pdev, 0);
  863. fail0:
  864. return NULL;
  865. }
  866. /*
  867. * dp_pdev_detach_wifi3() - detach txrx pdev
  868. * @txrx_pdev: Datapath PDEV handle
  869. * @force: Force detach
  870. *
  871. */
  872. static void dp_pdev_detach_wifi3(void *txrx_pdev, int force)
  873. {
  874. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  875. struct dp_soc *soc = pdev->soc;
  876. dp_tx_pdev_detach(pdev);
  877. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  878. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  879. TCL_DATA, pdev->pdev_id);
  880. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  881. WBM2SW_RELEASE, pdev->pdev_id);
  882. }
  883. dp_rx_pdev_detach(pdev);
  884. /* Setup per PDEV REO rings if configured */
  885. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  886. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  887. REO_DST, pdev->pdev_id);
  888. }
  889. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  890. #ifdef QCA_HOST2FW_RXBUF_RING
  891. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring, RXDMA_BUF, 1);
  892. #endif
  893. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0);
  894. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0);
  895. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring,
  896. RXDMA_MONITOR_STATUS, 0);
  897. soc->pdev_list[pdev->pdev_id] = NULL;
  898. qdf_mem_free(pdev);
  899. }
  900. /*
  901. * dp_soc_detach_wifi3() - Detach txrx SOC
  902. * @txrx_soc: DP SOC handle
  903. *
  904. */
  905. static void dp_soc_detach_wifi3(void *txrx_soc)
  906. {
  907. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  908. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  909. int i;
  910. soc->cmn_init_done = 0;
  911. dp_soc_interrupt_detach(soc);
  912. for (i = 0; i < MAX_PDEV_CNT; i++) {
  913. if (soc->pdev_list[i])
  914. dp_pdev_detach_wifi3((void *)pdev, 1);
  915. }
  916. dp_peer_find_detach(soc);
  917. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  918. * SW descriptors
  919. */
  920. /* Free the ring memories */
  921. /* Common rings */
  922. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  923. /* Tx data rings */
  924. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  925. dp_tx_soc_detach(soc);
  926. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  927. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  928. TCL_DATA, i);
  929. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  930. WBM2SW_RELEASE, i);
  931. }
  932. }
  933. /* TCL command and status rings */
  934. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  935. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  936. /* Rx data rings */
  937. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  938. soc->num_reo_dest_rings =
  939. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  940. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  941. /* TODO: Get number of rings and ring sizes
  942. * from wlan_cfg
  943. */
  944. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  945. REO_DST, i);
  946. }
  947. }
  948. /* REO reinjection ring */
  949. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  950. /* Rx release ring */
  951. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  952. /* Rx exception ring */
  953. /* TODO: Better to store ring_type and ring_num in
  954. * dp_srng during setup
  955. */
  956. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  957. /* REO command and status rings */
  958. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  959. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  960. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  961. htt_soc_detach(soc->htt_handle);
  962. }
  963. /*
  964. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  965. * @txrx_soc: Datapath SOC handle
  966. */
  967. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  968. {
  969. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  970. int i;
  971. htt_soc_attach_target(soc->htt_handle);
  972. for (i = 0; i < MAX_PDEV_CNT; i++) {
  973. struct dp_pdev *pdev = soc->pdev_list[i];
  974. if (pdev) {
  975. htt_srng_setup(soc->htt_handle, i,
  976. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  977. #ifdef QCA_HOST2FW_RXBUF_RING
  978. htt_srng_setup(soc->htt_handle, i,
  979. pdev->rx_mac_buf_ring.hal_srng, RXDMA_BUF);
  980. #endif
  981. #ifdef notyet /* FW doesn't handle monitor rings yet */
  982. htt_srng_setup(soc->htt_handle, i,
  983. pdev->rxdma_mon_buf_ring.hal_srng,
  984. RXDMA_MONITOR_BUF);
  985. htt_srng_setup(soc->htt_handle, i,
  986. pdev->rxdma_mon_dst_ring.hal_srng,
  987. RXDMA_MONITOR_DST);
  988. htt_srng_setup(soc->htt_handle, i,
  989. pdev->rxdma_mon_status_ring.hal_srng,
  990. RXDMA_MONITOR_STATUS);
  991. #endif
  992. }
  993. }
  994. return 0;
  995. }
  996. /*
  997. * dp_vdev_attach_wifi3() - attach txrx vdev
  998. * @txrx_pdev: Datapath PDEV handle
  999. * @vdev_mac_addr: MAC address of the virtual interface
  1000. * @vdev_id: VDEV Id
  1001. * @wlan_op_mode: VDEV operating mode
  1002. *
  1003. * Return: DP VDEV handle on success, NULL on failure
  1004. */
  1005. static void *dp_vdev_attach_wifi3(void *txrx_pdev,
  1006. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  1007. {
  1008. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  1009. struct dp_soc *soc = pdev->soc;
  1010. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  1011. if (!vdev) {
  1012. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1013. FL("DP VDEV memory allocation failed"));
  1014. goto fail0;
  1015. }
  1016. vdev->pdev = pdev;
  1017. vdev->vdev_id = vdev_id;
  1018. vdev->opmode = op_mode;
  1019. vdev->osdev = soc->osdev;
  1020. vdev->osif_rx = NULL;
  1021. vdev->osif_rx_mon = NULL;
  1022. vdev->osif_vdev = NULL;
  1023. vdev->delete.pending = 0;
  1024. vdev->safemode = 0;
  1025. vdev->drop_unenc = 1;
  1026. #ifdef notyet
  1027. vdev->filters_num = 0;
  1028. #endif
  1029. qdf_mem_copy(
  1030. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  1031. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  1032. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  1033. /* TODO: Initialize default HTT meta data that will be used in
  1034. * TCL descriptors for packets transmitted from this VDEV
  1035. */
  1036. TAILQ_INIT(&vdev->peer_list);
  1037. /* add this vdev into the pdev's list */
  1038. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  1039. pdev->vdev_count++;
  1040. dp_tx_vdev_attach(vdev);
  1041. #ifdef DP_INTR_POLL_BASED
  1042. if (pdev->vdev_count == 1)
  1043. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1044. #endif
  1045. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1046. "Created vdev %p (%pM)", vdev, vdev->mac_addr.raw);
  1047. return (void *)vdev;
  1048. fail0:
  1049. return NULL;
  1050. }
  1051. /**
  1052. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  1053. * @vdev: Datapath VDEV handle
  1054. * @osif_vdev: OSIF vdev handle
  1055. * @txrx_ops: Tx and Rx operations
  1056. *
  1057. * Return: DP VDEV handle on success, NULL on failure
  1058. */
  1059. static void dp_vdev_register_wifi3(void *vdev_handle, void *osif_vdev,
  1060. struct ol_txrx_ops *txrx_ops)
  1061. {
  1062. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1063. vdev->osif_vdev = osif_vdev;
  1064. vdev->osif_rx = txrx_ops->rx.rx;
  1065. vdev->osif_rx_mon = txrx_ops->rx.mon;
  1066. #ifdef notyet
  1067. #if ATH_SUPPORT_WAPI
  1068. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  1069. #endif
  1070. #if UMAC_SUPPORT_PROXY_ARP
  1071. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  1072. #endif
  1073. #endif
  1074. /* TODO: Enable the following once Tx code is integrated */
  1075. txrx_ops->tx.tx = dp_tx_send;
  1076. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1077. "DP Vdev Register success");
  1078. }
  1079. /*
  1080. * dp_vdev_detach_wifi3() - Detach txrx vdev
  1081. * @txrx_vdev: Datapath VDEV handle
  1082. * @callback: Callback OL_IF on completion of detach
  1083. * @cb_context: Callback context
  1084. *
  1085. */
  1086. static void dp_vdev_detach_wifi3(void *vdev_handle,
  1087. ol_txrx_vdev_delete_cb callback, void *cb_context)
  1088. {
  1089. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1090. struct dp_pdev *pdev = vdev->pdev;
  1091. struct dp_soc *soc = pdev->soc;
  1092. /* preconditions */
  1093. qdf_assert(vdev);
  1094. /* remove the vdev from its parent pdev's list */
  1095. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  1096. /*
  1097. * Use peer_ref_mutex while accessing peer_list, in case
  1098. * a peer is in the process of being removed from the list.
  1099. */
  1100. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1101. /* check that the vdev has no peers allocated */
  1102. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  1103. /* debug print - will be removed later */
  1104. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  1105. FL("not deleting vdev object %p (%pM)"
  1106. "until deletion finishes for all its peers"),
  1107. vdev, vdev->mac_addr.raw);
  1108. /* indicate that the vdev needs to be deleted */
  1109. vdev->delete.pending = 1;
  1110. vdev->delete.callback = callback;
  1111. vdev->delete.context = cb_context;
  1112. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1113. return;
  1114. }
  1115. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1116. dp_tx_vdev_detach(vdev);
  1117. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1118. FL("deleting vdev object %p (%pM)"), vdev, vdev->mac_addr.raw);
  1119. qdf_mem_free(vdev);
  1120. if (callback)
  1121. callback(cb_context);
  1122. }
  1123. /*
  1124. * dp_peer_create_wifi3() - attach txrx peer
  1125. * @txrx_vdev: Datapath VDEV handle
  1126. * @peer_mac_addr: Peer MAC address
  1127. *
  1128. * Return: DP peeer handle on success, NULL on failure
  1129. */
  1130. static void *dp_peer_create_wifi3(void *vdev_handle, uint8_t *peer_mac_addr)
  1131. {
  1132. struct dp_peer *peer;
  1133. int i;
  1134. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1135. struct dp_pdev *pdev;
  1136. struct dp_soc *soc;
  1137. /* preconditions */
  1138. qdf_assert(vdev);
  1139. qdf_assert(peer_mac_addr);
  1140. pdev = vdev->pdev;
  1141. soc = pdev->soc;
  1142. #ifdef notyet
  1143. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  1144. soc->mempool_ol_ath_peer);
  1145. #else
  1146. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  1147. #endif
  1148. if (!peer)
  1149. return NULL; /* failure */
  1150. qdf_mem_zero(peer, sizeof(struct dp_peer));
  1151. qdf_spinlock_create(&peer->peer_info_lock);
  1152. /* store provided params */
  1153. peer->vdev = vdev;
  1154. qdf_mem_copy(
  1155. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  1156. /* TODO: See of rx_opt_proc is really required */
  1157. peer->rx_opt_proc = soc->rx_opt_proc;
  1158. /* initialize the peer_id */
  1159. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  1160. peer->peer_ids[i] = HTT_INVALID_PEER;
  1161. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1162. qdf_atomic_init(&peer->ref_cnt);
  1163. /* keep one reference for attach */
  1164. qdf_atomic_inc(&peer->ref_cnt);
  1165. /* add this peer into the vdev's list */
  1166. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  1167. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1168. /* TODO: See if hash based search is required */
  1169. dp_peer_find_hash_add(soc, peer);
  1170. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1171. "vdev %p created peer %p (%pM)",
  1172. vdev, peer, peer->mac_addr.raw);
  1173. /*
  1174. * For every peer MAp message search and set if bss_peer
  1175. */
  1176. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  1177. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1178. "vdev bss_peer!!!!");
  1179. peer->bss_peer = 1;
  1180. vdev->vap_bss_peer = peer;
  1181. }
  1182. #ifndef CONFIG_WIN
  1183. dp_local_peer_id_alloc(pdev, peer);
  1184. #endif
  1185. return (void *)peer;
  1186. }
  1187. /*
  1188. * dp_peer_setup_wifi3() - initialize the peer
  1189. * @vdev_hdl: virtual device object
  1190. * @peer: Peer object
  1191. *
  1192. * Return: void
  1193. */
  1194. static void dp_peer_setup_wifi3(void *vdev_hdl, void *peer_hdl)
  1195. {
  1196. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  1197. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  1198. struct dp_pdev *pdev;
  1199. struct dp_soc *soc;
  1200. /* preconditions */
  1201. qdf_assert(vdev);
  1202. qdf_assert(peer);
  1203. pdev = vdev->pdev;
  1204. soc = pdev->soc;
  1205. dp_peer_rx_init(pdev, peer);
  1206. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  1207. /* TODO: Check the destination ring number to be passed to FW */
  1208. soc->cdp_soc.ol_ops->peer_set_default_routing(soc->osif_soc,
  1209. peer->mac_addr.raw, peer->vdev->vdev_id, 0, 1);
  1210. }
  1211. return;
  1212. }
  1213. /*
  1214. * dp_peer_authorize() - authorize txrx peer
  1215. * @peer_handle: Datapath peer handle
  1216. * @authorize
  1217. *
  1218. */
  1219. static void dp_peer_authorize(void *peer_handle, uint32_t authorize)
  1220. {
  1221. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  1222. struct dp_soc *soc;
  1223. if (peer != NULL) {
  1224. soc = peer->vdev->pdev->soc;
  1225. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1226. peer->authorize = authorize ? 1 : 0;
  1227. #ifdef notyet /* ATH_BAND_STEERING */
  1228. peer->peer_bs_inact_flag = 0;
  1229. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  1230. #endif
  1231. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1232. }
  1233. }
  1234. /*
  1235. * dp_peer_unref_delete() - unref and delete peer
  1236. * @peer_handle: Datapath peer handle
  1237. *
  1238. */
  1239. void dp_peer_unref_delete(void *peer_handle)
  1240. {
  1241. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  1242. struct dp_vdev *vdev = peer->vdev;
  1243. struct dp_soc *soc = vdev->pdev->soc;
  1244. struct dp_peer *tmppeer;
  1245. int found = 0;
  1246. uint16_t peer_id;
  1247. /*
  1248. * Hold the lock all the way from checking if the peer ref count
  1249. * is zero until the peer references are removed from the hash
  1250. * table and vdev list (if the peer ref count is zero).
  1251. * This protects against a new HL tx operation starting to use the
  1252. * peer object just after this function concludes it's done being used.
  1253. * Furthermore, the lock needs to be held while checking whether the
  1254. * vdev's list of peers is empty, to make sure that list is not modified
  1255. * concurrently with the empty check.
  1256. */
  1257. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1258. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  1259. peer_id = peer->peer_ids[0];
  1260. /*
  1261. * Make sure that the reference to the peer in
  1262. * peer object map is removed
  1263. */
  1264. if (peer_id != HTT_INVALID_PEER)
  1265. soc->peer_id_to_obj_map[peer_id] = NULL;
  1266. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1267. "Deleting peer %p (%pM)", peer, peer->mac_addr.raw);
  1268. /* remove the reference to the peer from the hash table */
  1269. dp_peer_find_hash_remove(soc, peer);
  1270. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  1271. if (tmppeer == peer) {
  1272. found = 1;
  1273. break;
  1274. }
  1275. }
  1276. if (found) {
  1277. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  1278. peer_list_elem);
  1279. } else {
  1280. /*Ignoring the remove operation as peer not found*/
  1281. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  1282. "peer %p not found in vdev (%p)->peer_list:%p",
  1283. peer, vdev, &peer->vdev->peer_list);
  1284. }
  1285. /* cleanup the Rx reorder queues for this peer */
  1286. dp_peer_rx_cleanup(vdev, peer);
  1287. /* check whether the parent vdev has no peers left */
  1288. if (TAILQ_EMPTY(&vdev->peer_list)) {
  1289. /*
  1290. * Now that there are no references to the peer, we can
  1291. * release the peer reference lock.
  1292. */
  1293. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1294. /*
  1295. * Check if the parent vdev was waiting for its peers
  1296. * to be deleted, in order for it to be deleted too.
  1297. */
  1298. if (vdev->delete.pending) {
  1299. ol_txrx_vdev_delete_cb vdev_delete_cb =
  1300. vdev->delete.callback;
  1301. void *vdev_delete_context =
  1302. vdev->delete.context;
  1303. QDF_TRACE(QDF_MODULE_ID_DP,
  1304. QDF_TRACE_LEVEL_INFO_HIGH,
  1305. FL("deleting vdev object %p (%pM)"
  1306. " - its last peer is done"),
  1307. vdev, vdev->mac_addr.raw);
  1308. /* all peers are gone, go ahead and delete it */
  1309. qdf_mem_free(vdev);
  1310. if (vdev_delete_cb)
  1311. vdev_delete_cb(vdev_delete_context);
  1312. }
  1313. } else {
  1314. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1315. }
  1316. #ifdef notyet
  1317. qdf_mempool_free(soc->osdev, soc->mempool_ol_ath_peer, peer);
  1318. #else
  1319. qdf_mem_free(peer);
  1320. #endif
  1321. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  1322. soc->cdp_soc.ol_ops->peer_unref_delete(soc->osif_soc);
  1323. }
  1324. } else {
  1325. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1326. }
  1327. }
  1328. /*
  1329. * dp_peer_detach_wifi3() – Detach txrx peer
  1330. * @peer_handle: Datapath peer handle
  1331. *
  1332. */
  1333. static void dp_peer_delete_wifi3(void *peer_handle)
  1334. {
  1335. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  1336. /* redirect the peer's rx delivery function to point to a
  1337. * discard func
  1338. */
  1339. peer->rx_opt_proc = dp_rx_discard;
  1340. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1341. FL("peer %p (%pM)"), peer, peer->mac_addr.raw);
  1342. /*
  1343. * Remove the reference added during peer_attach.
  1344. * The peer will still be left allocated until the
  1345. * PEER_UNMAP message arrives to remove the other
  1346. * reference, added by the PEER_MAP message.
  1347. */
  1348. dp_peer_unref_delete(peer_handle);
  1349. #ifndef CONFIG_WIN
  1350. dp_local_peer_id_free(peer->vdev->pdev, peer);
  1351. #endif
  1352. qdf_spinlock_destroy(&peer->peer_info_lock);
  1353. }
  1354. /*
  1355. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  1356. * @peer_handle: Datapath peer handle
  1357. *
  1358. */
  1359. static uint8 *dp_get_vdev_mac_addr_wifi3(void *pvdev)
  1360. {
  1361. struct dp_vdev *vdev = pvdev;
  1362. return vdev->mac_addr.raw;
  1363. }
  1364. /*
  1365. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  1366. * @peer_handle: Datapath peer handle
  1367. *
  1368. */
  1369. static void *dp_get_vdev_from_vdev_id_wifi3(void *dev, uint8_t vdev_id)
  1370. {
  1371. struct dp_pdev *pdev = dev;
  1372. struct dp_vdev *vdev = NULL;
  1373. if (qdf_unlikely(!pdev))
  1374. return NULL;
  1375. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  1376. if (vdev->vdev_id == vdev_id)
  1377. break;
  1378. }
  1379. return vdev;
  1380. }
  1381. static int dp_get_opmode(void *vdev_handle)
  1382. {
  1383. struct dp_vdev *vdev = vdev_handle;
  1384. return vdev->opmode;
  1385. }
  1386. static void *dp_get_ctrl_pdev_from_vdev_wifi3(void *pvdev)
  1387. {
  1388. struct dp_vdev *vdev = pvdev;
  1389. struct dp_pdev *pdev = vdev->pdev;
  1390. return (void *)pdev->wlan_cfg_ctx;
  1391. }
  1392. static struct cdp_cmn_ops dp_ops_cmn = {
  1393. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  1394. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  1395. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  1396. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  1397. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  1398. .txrx_peer_create = dp_peer_create_wifi3,
  1399. .txrx_peer_setup = dp_peer_setup_wifi3,
  1400. .txrx_peer_teardown = NULL,
  1401. .txrx_peer_delete = dp_peer_delete_wifi3,
  1402. .txrx_vdev_register = dp_vdev_register_wifi3,
  1403. .txrx_soc_detach = dp_soc_detach_wifi3,
  1404. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  1405. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  1406. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  1407. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  1408. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  1409. .delba_process = dp_delba_process_wifi3,
  1410. /* TODO: Add other functions */
  1411. };
  1412. static struct cdp_ctrl_ops dp_ops_ctrl = {
  1413. .txrx_peer_authorize = dp_peer_authorize,
  1414. /* TODO: Add other functions */
  1415. };
  1416. static struct cdp_me_ops dp_ops_me = {
  1417. /* TODO */
  1418. };
  1419. static struct cdp_mon_ops dp_ops_mon = {
  1420. /* TODO */
  1421. };
  1422. static struct cdp_host_stats_ops dp_ops_host_stats = {
  1423. /* TODO */
  1424. };
  1425. static struct cdp_wds_ops dp_ops_wds = {
  1426. /* TODO */
  1427. };
  1428. static struct cdp_raw_ops dp_ops_raw = {
  1429. /* TODO */
  1430. };
  1431. #ifdef CONFIG_WIN
  1432. static struct cdp_pflow_ops dp_ops_pflow = {
  1433. /* TODO */
  1434. };
  1435. #endif /* CONFIG_WIN */
  1436. #ifndef CONFIG_WIN
  1437. static struct cdp_misc_ops dp_ops_misc = {
  1438. .get_opmode = dp_get_opmode,
  1439. };
  1440. static struct cdp_flowctl_ops dp_ops_flowctl = {
  1441. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1442. };
  1443. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  1444. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1445. };
  1446. static struct cdp_ipa_ops dp_ops_ipa = {
  1447. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1448. };
  1449. static struct cdp_lro_ops dp_ops_lro = {
  1450. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1451. };
  1452. /**
  1453. * dp_dummy_bus_suspend() - dummy bus suspend op
  1454. *
  1455. * FIXME - This is a placeholder for the actual logic!
  1456. *
  1457. * Return: QDF_STATUS_SUCCESS
  1458. */
  1459. inline QDF_STATUS dp_dummy_bus_suspend(void)
  1460. {
  1461. return QDF_STATUS_SUCCESS;
  1462. }
  1463. /**
  1464. * dp_dummy_bus_resume() - dummy bus resume
  1465. *
  1466. * FIXME - This is a placeholder for the actual logic!
  1467. *
  1468. * Return: QDF_STATUS_SUCCESS
  1469. */
  1470. inline QDF_STATUS dp_dummy_bus_resume(void)
  1471. {
  1472. return QDF_STATUS_SUCCESS;
  1473. }
  1474. static struct cdp_bus_ops dp_ops_bus = {
  1475. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1476. .bus_suspend = dp_dummy_bus_suspend,
  1477. .bus_resume = dp_dummy_bus_resume
  1478. };
  1479. static struct cdp_ocb_ops dp_ops_ocb = {
  1480. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1481. };
  1482. static struct cdp_throttle_ops dp_ops_throttle = {
  1483. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1484. };
  1485. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  1486. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1487. };
  1488. static struct cdp_cfg_ops dp_ops_cfg = {
  1489. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1490. };
  1491. static struct cdp_peer_ops dp_ops_peer = {
  1492. .register_peer = dp_register_peer,
  1493. .clear_peer = dp_clear_peer,
  1494. .find_peer_by_addr = dp_find_peer_by_addr,
  1495. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  1496. .local_peer_id = dp_local_peer_id,
  1497. .peer_find_by_local_id = dp_peer_find_by_local_id,
  1498. .peer_state_update = dp_peer_state_update,
  1499. .get_vdevid = dp_get_vdevid,
  1500. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  1501. .get_vdev_for_peer = dp_get_vdev_for_peer,
  1502. .get_peer_state = dp_get_peer_state,
  1503. };
  1504. #endif
  1505. static struct cdp_ops dp_txrx_ops = {
  1506. .cmn_drv_ops = &dp_ops_cmn,
  1507. .ctrl_ops = &dp_ops_ctrl,
  1508. .me_ops = &dp_ops_me,
  1509. .mon_ops = &dp_ops_mon,
  1510. .host_stats_ops = &dp_ops_host_stats,
  1511. .wds_ops = &dp_ops_wds,
  1512. .raw_ops = &dp_ops_raw,
  1513. #ifdef CONFIG_WIN
  1514. .pflow_ops = &dp_ops_pflow,
  1515. #endif /* CONFIG_WIN */
  1516. #ifndef CONFIG_WIN
  1517. .misc_ops = &dp_ops_misc,
  1518. .cfg_ops = &dp_ops_cfg,
  1519. .flowctl_ops = &dp_ops_flowctl,
  1520. .l_flowctl_ops = &dp_ops_l_flowctl,
  1521. .ipa_ops = &dp_ops_ipa,
  1522. .lro_ops = &dp_ops_lro,
  1523. .bus_ops = &dp_ops_bus,
  1524. .ocb_ops = &dp_ops_ocb,
  1525. .peer_ops = &dp_ops_peer,
  1526. .throttle_ops = &dp_ops_throttle,
  1527. .mob_stats_ops = &dp_ops_mob_stats,
  1528. #endif
  1529. };
  1530. /*
  1531. * dp_soc_attach_wifi3() - Attach txrx SOC
  1532. * @osif_soc: Opaque SOC handle from OSIF/HDD
  1533. * @htc_handle: Opaque HTC handle
  1534. * @hif_handle: Opaque HIF handle
  1535. * @qdf_osdev: QDF device
  1536. *
  1537. * Return: DP SOC handle on success, NULL on failure
  1538. */
  1539. /*
  1540. * Local prototype added to temporarily address warning caused by
  1541. * -Wmissing-prototypes. A more correct solution, namely to expose
  1542. * a prototype in an appropriate header file, will come later.
  1543. */
  1544. void *dp_soc_attach_wifi3(void *osif_soc, void *hif_handle,
  1545. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  1546. struct ol_if_ops *ol_ops);
  1547. void *dp_soc_attach_wifi3(void *osif_soc, void *hif_handle,
  1548. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  1549. struct ol_if_ops *ol_ops)
  1550. {
  1551. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  1552. if (!soc) {
  1553. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1554. FL("DP SOC memory allocation failed"));
  1555. goto fail0;
  1556. }
  1557. soc->cdp_soc.ops = &dp_txrx_ops;
  1558. soc->cdp_soc.ol_ops = ol_ops;
  1559. soc->osif_soc = osif_soc;
  1560. soc->osdev = qdf_osdev;
  1561. soc->hif_handle = hif_handle;
  1562. soc->hal_soc = hif_get_hal_handle(hif_handle);
  1563. soc->htt_handle = htt_soc_attach(soc, osif_soc, htc_handle,
  1564. soc->hal_soc, qdf_osdev);
  1565. if (!soc->htt_handle) {
  1566. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1567. FL("HTT attach failed"));
  1568. goto fail1;
  1569. }
  1570. soc->wlan_cfg_ctx = wlan_cfg_soc_attach();
  1571. if (!soc->wlan_cfg_ctx) {
  1572. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1573. FL("wlan_cfg_soc_attach failed"));
  1574. goto fail2;
  1575. }
  1576. qdf_spinlock_create(&soc->peer_ref_mutex);
  1577. if (dp_soc_interrupt_attach(soc) != QDF_STATUS_SUCCESS) {
  1578. goto fail2;
  1579. }
  1580. return (void *)soc;
  1581. fail2:
  1582. htt_soc_detach(soc->htt_handle);
  1583. fail1:
  1584. qdf_mem_free(soc);
  1585. fail0:
  1586. return NULL;
  1587. }