wcd938x.c 135 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2018-2021, The Linux Foundation. All rights reserved.
  4. */
  5. #include <linux/module.h>
  6. #include <linux/slab.h>
  7. #include <linux/platform_device.h>
  8. #include <linux/device.h>
  9. #include <linux/delay.h>
  10. #include <linux/kernel.h>
  11. #include <linux/component.h>
  12. #include <sound/soc.h>
  13. #include <sound/tlv.h>
  14. #include <soc/soundwire.h>
  15. #include <linux/regmap.h>
  16. #include <sound/soc.h>
  17. #include <sound/soc-dapm.h>
  18. #include <asoc/wcdcal-hwdep.h>
  19. #include <asoc/msm-cdc-pinctrl.h>
  20. #include <asoc/msm-cdc-supply.h>
  21. #include <bindings/audio-codec-port-types.h>
  22. #include <linux/qti-regmap-debugfs.h>
  23. #include "wcd938x-registers.h"
  24. #include "wcd938x.h"
  25. #include "internal.h"
  26. #include "asoc/bolero-slave-internal.h"
  27. #define NUM_SWRS_DT_PARAMS 5
  28. #define WCD938X_VARIANT_ENTRY_SIZE 32
  29. #define WCD938X_VERSION_1_0 1
  30. #define WCD938X_VERSION_ENTRY_SIZE 32
  31. #define EAR_RX_PATH_AUX 1
  32. #define ADC_MODE_VAL_HIFI 0x01
  33. #define ADC_MODE_VAL_LO_HIF 0x02
  34. #define ADC_MODE_VAL_NORMAL 0x03
  35. #define ADC_MODE_VAL_LP 0x05
  36. #define ADC_MODE_VAL_ULP1 0x09
  37. #define ADC_MODE_VAL_ULP2 0x0B
  38. #define NUM_ATTEMPTS 5
  39. #define DAPM_MICBIAS1_STANDALONE "MIC BIAS1 Standalone"
  40. #define DAPM_MICBIAS2_STANDALONE "MIC BIAS2 Standalone"
  41. #define DAPM_MICBIAS3_STANDALONE "MIC BIAS3 Standalone"
  42. #define DAPM_MICBIAS4_STANDALONE "MIC BIAS4 Standalone"
  43. #define WCD938X_RATES (SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_16000 |\
  44. SNDRV_PCM_RATE_32000 | SNDRV_PCM_RATE_48000 |\
  45. SNDRV_PCM_RATE_96000 | SNDRV_PCM_RATE_192000 |\
  46. SNDRV_PCM_RATE_384000)
  47. /* Fractional Rates */
  48. #define WCD938X_FRAC_RATES (SNDRV_PCM_RATE_44100 | SNDRV_PCM_RATE_88200 |\
  49. SNDRV_PCM_RATE_176400 | SNDRV_PCM_RATE_352800)
  50. #define WCD938X_FORMATS (SNDRV_PCM_FMTBIT_S16_LE |\
  51. SNDRV_PCM_FMTBIT_S24_LE |\
  52. SNDRV_PCM_FMTBIT_S24_3LE | SNDRV_PCM_FMTBIT_S32_LE)
  53. enum {
  54. CODEC_TX = 0,
  55. CODEC_RX,
  56. };
  57. enum {
  58. WCD_ADC1 = 0,
  59. WCD_ADC2,
  60. WCD_ADC3,
  61. WCD_ADC4,
  62. ALLOW_BUCK_DISABLE,
  63. HPH_COMP_DELAY,
  64. HPH_PA_DELAY,
  65. AMIC2_BCS_ENABLE,
  66. WCD_SUPPLIES_LPM_MODE,
  67. WCD_ADC1_MODE,
  68. WCD_ADC2_MODE,
  69. WCD_ADC3_MODE,
  70. WCD_ADC4_MODE,
  71. };
  72. enum {
  73. ADC_MODE_INVALID = 0,
  74. ADC_MODE_HIFI,
  75. ADC_MODE_LO_HIF,
  76. ADC_MODE_NORMAL,
  77. ADC_MODE_LP,
  78. ADC_MODE_ULP1,
  79. ADC_MODE_ULP2,
  80. };
  81. static u8 tx_mode_bit[] = {
  82. [ADC_MODE_INVALID] = 0x00,
  83. [ADC_MODE_HIFI] = 0x01,
  84. [ADC_MODE_LO_HIF] = 0x02,
  85. [ADC_MODE_NORMAL] = 0x04,
  86. [ADC_MODE_LP] = 0x08,
  87. [ADC_MODE_ULP1] = 0x10,
  88. [ADC_MODE_ULP2] = 0x20,
  89. };
  90. static const DECLARE_TLV_DB_SCALE(line_gain, 0, 7, 1);
  91. static const DECLARE_TLV_DB_SCALE(analog_gain, 0, 25, 1);
  92. static int wcd938x_handle_post_irq(void *data);
  93. static int wcd938x_reset(struct device *dev);
  94. static int wcd938x_reset_low(struct device *dev);
  95. static int wcd938x_get_adc_mode(int val);
  96. static const struct regmap_irq wcd938x_irqs[WCD938X_NUM_IRQS] = {
  97. REGMAP_IRQ_REG(WCD938X_IRQ_MBHC_BUTTON_PRESS_DET, 0, 0x01),
  98. REGMAP_IRQ_REG(WCD938X_IRQ_MBHC_BUTTON_RELEASE_DET, 0, 0x02),
  99. REGMAP_IRQ_REG(WCD938X_IRQ_MBHC_ELECT_INS_REM_DET, 0, 0x04),
  100. REGMAP_IRQ_REG(WCD938X_IRQ_MBHC_ELECT_INS_REM_LEG_DET, 0, 0x08),
  101. REGMAP_IRQ_REG(WCD938X_IRQ_MBHC_SW_DET, 0, 0x10),
  102. REGMAP_IRQ_REG(WCD938X_IRQ_HPHR_OCP_INT, 0, 0x20),
  103. REGMAP_IRQ_REG(WCD938X_IRQ_HPHR_CNP_INT, 0, 0x40),
  104. REGMAP_IRQ_REG(WCD938X_IRQ_HPHL_OCP_INT, 0, 0x80),
  105. REGMAP_IRQ_REG(WCD938X_IRQ_HPHL_CNP_INT, 1, 0x01),
  106. REGMAP_IRQ_REG(WCD938X_IRQ_EAR_CNP_INT, 1, 0x02),
  107. REGMAP_IRQ_REG(WCD938X_IRQ_EAR_SCD_INT, 1, 0x04),
  108. REGMAP_IRQ_REG(WCD938X_IRQ_AUX_CNP_INT, 1, 0x08),
  109. REGMAP_IRQ_REG(WCD938X_IRQ_AUX_SCD_INT, 1, 0x10),
  110. REGMAP_IRQ_REG(WCD938X_IRQ_HPHL_PDM_WD_INT, 1, 0x20),
  111. REGMAP_IRQ_REG(WCD938X_IRQ_HPHR_PDM_WD_INT, 1, 0x40),
  112. REGMAP_IRQ_REG(WCD938X_IRQ_AUX_PDM_WD_INT, 1, 0x80),
  113. REGMAP_IRQ_REG(WCD938X_IRQ_LDORT_SCD_INT, 2, 0x01),
  114. REGMAP_IRQ_REG(WCD938X_IRQ_MBHC_MOISTURE_INT, 2, 0x02),
  115. REGMAP_IRQ_REG(WCD938X_IRQ_HPHL_SURGE_DET_INT, 2, 0x04),
  116. REGMAP_IRQ_REG(WCD938X_IRQ_HPHR_SURGE_DET_INT, 2, 0x08),
  117. };
  118. static struct regmap_irq_chip wcd938x_regmap_irq_chip = {
  119. .name = "wcd938x",
  120. .irqs = wcd938x_irqs,
  121. .num_irqs = ARRAY_SIZE(wcd938x_irqs),
  122. .num_regs = 3,
  123. .status_base = WCD938X_DIGITAL_INTR_STATUS_0,
  124. .mask_base = WCD938X_DIGITAL_INTR_MASK_0,
  125. .type_base = WCD938X_DIGITAL_INTR_LEVEL_0,
  126. .ack_base = WCD938X_DIGITAL_INTR_CLEAR_0,
  127. .use_ack = 1,
  128. .runtime_pm = false,
  129. .handle_post_irq = wcd938x_handle_post_irq,
  130. .irq_drv_data = NULL,
  131. };
  132. static int wcd938x_handle_post_irq(void *data)
  133. {
  134. struct wcd938x_priv *wcd938x = data;
  135. u32 sts1 = 0, sts2 = 0, sts3 = 0;
  136. regmap_read(wcd938x->regmap, WCD938X_DIGITAL_INTR_STATUS_0, &sts1);
  137. regmap_read(wcd938x->regmap, WCD938X_DIGITAL_INTR_STATUS_1, &sts2);
  138. regmap_read(wcd938x->regmap, WCD938X_DIGITAL_INTR_STATUS_2, &sts3);
  139. wcd938x->tx_swr_dev->slave_irq_pending =
  140. ((sts1 || sts2 || sts3) ? true : false);
  141. return IRQ_HANDLED;
  142. }
  143. static int wcd938x_swr_slv_get_current_bank(struct swr_device *dev, u8 devnum)
  144. {
  145. int ret = 0;
  146. int bank = 0;
  147. ret = swr_read(dev, devnum, SWR_SCP_CONTROL, &bank, 1);
  148. if (ret)
  149. return -EINVAL;
  150. return ((bank & 0x40) ? 1: 0);
  151. }
  152. static int wcd938x_get_clk_rate(int mode)
  153. {
  154. int rate;
  155. switch (mode) {
  156. case ADC_MODE_ULP2:
  157. rate = SWR_CLK_RATE_0P6MHZ;
  158. break;
  159. case ADC_MODE_ULP1:
  160. rate = SWR_CLK_RATE_1P2MHZ;
  161. break;
  162. case ADC_MODE_LP:
  163. rate = SWR_CLK_RATE_4P8MHZ;
  164. break;
  165. case ADC_MODE_NORMAL:
  166. case ADC_MODE_LO_HIF:
  167. case ADC_MODE_HIFI:
  168. case ADC_MODE_INVALID:
  169. default:
  170. rate = SWR_CLK_RATE_9P6MHZ;
  171. break;
  172. }
  173. return rate;
  174. }
  175. static int wcd938x_set_swr_clk_rate(struct snd_soc_component *component,
  176. int rate, int bank)
  177. {
  178. u8 mask = (bank ? 0xF0 : 0x0F);
  179. u8 val = 0;
  180. switch (rate) {
  181. case SWR_CLK_RATE_0P6MHZ:
  182. val = (bank ? 0x60 : 0x06);
  183. break;
  184. case SWR_CLK_RATE_1P2MHZ:
  185. val = (bank ? 0x50 : 0x05);
  186. break;
  187. case SWR_CLK_RATE_2P4MHZ:
  188. val = (bank ? 0x30 : 0x03);
  189. break;
  190. case SWR_CLK_RATE_4P8MHZ:
  191. val = (bank ? 0x10 : 0x01);
  192. break;
  193. case SWR_CLK_RATE_9P6MHZ:
  194. default:
  195. val = 0x00;
  196. break;
  197. }
  198. snd_soc_component_update_bits(component,
  199. WCD938X_DIGITAL_SWR_TX_CLK_RATE,
  200. mask, val);
  201. return 0;
  202. }
  203. static int wcd938x_init_reg(struct snd_soc_component *component)
  204. {
  205. snd_soc_component_update_bits(component, WCD938X_SLEEP_CTL, 0x0E, 0x0E);
  206. snd_soc_component_update_bits(component, WCD938X_SLEEP_CTL, 0x80, 0x80);
  207. /* 1 msec delay as per HW requirement */
  208. usleep_range(1000, 1010);
  209. snd_soc_component_update_bits(component, WCD938X_SLEEP_CTL, 0x40, 0x40);
  210. /* 1 msec delay as per HW requirement */
  211. usleep_range(1000, 1010);
  212. snd_soc_component_update_bits(component, WCD938X_LDORXTX_CONFIG,
  213. 0x10, 0x00);
  214. snd_soc_component_update_bits(component, WCD938X_BIAS_VBG_FINE_ADJ,
  215. 0xF0, 0x80);
  216. snd_soc_component_update_bits(component, WCD938X_ANA_BIAS, 0x80, 0x80);
  217. snd_soc_component_update_bits(component, WCD938X_ANA_BIAS, 0x40, 0x40);
  218. /* 10 msec delay as per HW requirement */
  219. usleep_range(10000, 10010);
  220. snd_soc_component_update_bits(component, WCD938X_ANA_BIAS, 0x40, 0x00);
  221. snd_soc_component_update_bits(component,
  222. WCD938X_HPH_NEW_INT_RDAC_GAIN_CTL,
  223. 0xF0, 0x00);
  224. snd_soc_component_update_bits(component,
  225. WCD938X_HPH_NEW_INT_RDAC_HD2_CTL_L_NEW,
  226. 0x1F, 0x15);
  227. snd_soc_component_update_bits(component,
  228. WCD938X_HPH_NEW_INT_RDAC_HD2_CTL_R_NEW,
  229. 0x1F, 0x15);
  230. snd_soc_component_update_bits(component, WCD938X_HPH_REFBUFF_UHQA_CTL,
  231. 0xC0, 0x80);
  232. snd_soc_component_update_bits(component, WCD938X_DIGITAL_CDC_DMIC_CTL,
  233. 0x02, 0x02);
  234. snd_soc_component_update_bits(component,
  235. WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG2CASC_ULP,
  236. 0xFF, 0x14);
  237. snd_soc_component_update_bits(component,
  238. WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG2MAIN_ULP,
  239. 0x1F, 0x08);
  240. snd_soc_component_update_bits(component,
  241. WCD938X_DIGITAL_TX_REQ_FB_CTL_0, 0xFF, 0x55);
  242. snd_soc_component_update_bits(component,
  243. WCD938X_DIGITAL_TX_REQ_FB_CTL_1, 0xFF, 0x44);
  244. snd_soc_component_update_bits(component,
  245. WCD938X_DIGITAL_TX_REQ_FB_CTL_2, 0xFF, 0x11);
  246. snd_soc_component_update_bits(component,
  247. WCD938X_DIGITAL_TX_REQ_FB_CTL_3, 0xFF, 0x00);
  248. snd_soc_component_update_bits(component,
  249. WCD938X_DIGITAL_TX_REQ_FB_CTL_4, 0xFF, 0x00);
  250. snd_soc_component_update_bits(component,
  251. WCD938X_MICB1_TEST_CTL_1, 0xE0, 0xE0);
  252. snd_soc_component_update_bits(component,
  253. WCD938X_MICB2_TEST_CTL_1, 0xE0, 0xE0);
  254. snd_soc_component_update_bits(component,
  255. WCD938X_MICB3_TEST_CTL_1, 0xE0, 0xE0);
  256. snd_soc_component_update_bits(component,
  257. WCD938X_MICB4_TEST_CTL_1, 0xE0, 0xE0);
  258. snd_soc_component_update_bits(component,
  259. WCD938X_TX_3_4_TEST_BLK_EN2, 0x01, 0x00);
  260. snd_soc_component_update_bits(component, WCD938X_SLEEP_CTL, 0x0E,
  261. ((snd_soc_component_read(component,
  262. WCD938X_DIGITAL_EFUSE_REG_30) & 0x07) << 1));
  263. snd_soc_component_update_bits(component,
  264. WCD938X_HPH_SURGE_HPHLR_SURGE_EN, 0xC0, 0xC0);
  265. return 0;
  266. }
  267. static int wcd938x_set_port_params(struct snd_soc_component *component,
  268. u8 slv_prt_type, u8 *port_id, u8 *num_ch,
  269. u8 *ch_mask, u32 *ch_rate,
  270. u8 *port_type, u8 path)
  271. {
  272. int i, j;
  273. u8 num_ports = 0;
  274. struct codec_port_info (*map)[MAX_PORT][MAX_CH_PER_PORT];
  275. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  276. switch (path) {
  277. case CODEC_RX:
  278. map = &wcd938x->rx_port_mapping;
  279. num_ports = wcd938x->num_rx_ports;
  280. break;
  281. case CODEC_TX:
  282. map = &wcd938x->tx_port_mapping;
  283. num_ports = wcd938x->num_tx_ports;
  284. break;
  285. default:
  286. dev_err(component->dev, "%s Invalid path selected %u\n",
  287. __func__, path);
  288. return -EINVAL;
  289. }
  290. for (i = 0; i <= num_ports; i++) {
  291. for (j = 0; j < MAX_CH_PER_PORT; j++) {
  292. if ((*map)[i][j].slave_port_type == slv_prt_type)
  293. goto found;
  294. }
  295. }
  296. found:
  297. if (i > num_ports || j == MAX_CH_PER_PORT) {
  298. dev_err(component->dev, "%s Failed to find slave port for type %u\n",
  299. __func__, slv_prt_type);
  300. return -EINVAL;
  301. }
  302. *port_id = i;
  303. *num_ch = (*map)[i][j].num_ch;
  304. *ch_mask = (*map)[i][j].ch_mask;
  305. *ch_rate = (*map)[i][j].ch_rate;
  306. *port_type = (*map)[i][j].master_port_type;
  307. return 0;
  308. }
  309. /* qcom,swr-tx-port-params = <OFFSET1_VAL0 LANE1>, <OFFSET1_VAL5 LANE0>, <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>,*UC0*
  310. <OFFSET1_VAL0 LANE1>, <OFFSET1_VAL2 LANE0>, <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>, *UC1*
  311. <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>; *UC2*
  312. <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>; *UC3 */
  313. static int wcd938x_parse_port_params(struct device *dev,
  314. char *prop, u8 path)
  315. {
  316. u32 *dt_array, map_size, max_uc;
  317. int ret = 0;
  318. u32 cnt = 0;
  319. u32 i, j;
  320. struct swr_port_params (*map)[SWR_UC_MAX][SWR_NUM_PORTS];
  321. struct swr_dev_frame_config (*map_uc)[SWR_UC_MAX];
  322. struct wcd938x_priv *wcd938x = dev_get_drvdata(dev);
  323. switch (path) {
  324. case CODEC_TX:
  325. map = &wcd938x->tx_port_params;
  326. map_uc = &wcd938x->swr_tx_port_params;
  327. break;
  328. default:
  329. ret = -EINVAL;
  330. goto err_port_map;
  331. }
  332. if (!of_find_property(dev->of_node, prop,
  333. &map_size)) {
  334. dev_err(dev, "missing port mapping prop %s\n", prop);
  335. ret = -EINVAL;
  336. goto err_port_map;
  337. }
  338. max_uc = map_size / (SWR_NUM_PORTS * SWR_PORT_PARAMS * sizeof(u32));
  339. if (max_uc != SWR_UC_MAX) {
  340. dev_err(dev, "%s: port params not provided for all usecases\n",
  341. __func__);
  342. ret = -EINVAL;
  343. goto err_port_map;
  344. }
  345. dt_array = kzalloc(map_size, GFP_KERNEL);
  346. if (!dt_array) {
  347. ret = -ENOMEM;
  348. goto err_alloc;
  349. }
  350. ret = of_property_read_u32_array(dev->of_node, prop, dt_array,
  351. SWR_NUM_PORTS * SWR_PORT_PARAMS * max_uc);
  352. if (ret) {
  353. dev_err(dev, "%s: Failed to read port mapping from prop %s\n",
  354. __func__, prop);
  355. goto err_pdata_fail;
  356. }
  357. for (i = 0; i < max_uc; i++) {
  358. for (j = 0; j < SWR_NUM_PORTS; j++) {
  359. cnt = (i * SWR_NUM_PORTS + j) * SWR_PORT_PARAMS;
  360. (*map)[i][j].offset1 = dt_array[cnt];
  361. (*map)[i][j].lane_ctrl = dt_array[cnt + 1];
  362. }
  363. (*map_uc)[i].pp = &(*map)[i][0];
  364. }
  365. kfree(dt_array);
  366. return 0;
  367. err_pdata_fail:
  368. kfree(dt_array);
  369. err_alloc:
  370. err_port_map:
  371. return ret;
  372. }
  373. static int wcd938x_parse_port_mapping(struct device *dev,
  374. char *prop, u8 path)
  375. {
  376. u32 *dt_array, map_size, map_length;
  377. u32 port_num = 0, ch_mask, ch_rate, old_port_num = 0;
  378. u32 slave_port_type, master_port_type;
  379. u32 i, ch_iter = 0;
  380. int ret = 0;
  381. u8 *num_ports = NULL;
  382. struct codec_port_info (*map)[MAX_PORT][MAX_CH_PER_PORT];
  383. struct wcd938x_priv *wcd938x = dev_get_drvdata(dev);
  384. switch (path) {
  385. case CODEC_RX:
  386. map = &wcd938x->rx_port_mapping;
  387. num_ports = &wcd938x->num_rx_ports;
  388. break;
  389. case CODEC_TX:
  390. map = &wcd938x->tx_port_mapping;
  391. num_ports = &wcd938x->num_tx_ports;
  392. break;
  393. default:
  394. dev_err(dev, "%s Invalid path selected %u\n",
  395. __func__, path);
  396. return -EINVAL;
  397. }
  398. if (!of_find_property(dev->of_node, prop,
  399. &map_size)) {
  400. dev_err(dev, "missing port mapping prop %s\n", prop);
  401. ret = -EINVAL;
  402. goto err_port_map;
  403. }
  404. map_length = map_size / (NUM_SWRS_DT_PARAMS * sizeof(u32));
  405. dt_array = kzalloc(map_size, GFP_KERNEL);
  406. if (!dt_array) {
  407. ret = -ENOMEM;
  408. goto err_alloc;
  409. }
  410. ret = of_property_read_u32_array(dev->of_node, prop, dt_array,
  411. NUM_SWRS_DT_PARAMS * map_length);
  412. if (ret) {
  413. dev_err(dev, "%s: Failed to read port mapping from prop %s\n",
  414. __func__, prop);
  415. goto err_pdata_fail;
  416. }
  417. for (i = 0; i < map_length; i++) {
  418. port_num = dt_array[NUM_SWRS_DT_PARAMS * i];
  419. slave_port_type = dt_array[NUM_SWRS_DT_PARAMS * i + 1];
  420. ch_mask = dt_array[NUM_SWRS_DT_PARAMS * i + 2];
  421. ch_rate = dt_array[NUM_SWRS_DT_PARAMS * i + 3];
  422. master_port_type = dt_array[NUM_SWRS_DT_PARAMS * i + 4];
  423. if (port_num != old_port_num)
  424. ch_iter = 0;
  425. (*map)[port_num][ch_iter].slave_port_type = slave_port_type;
  426. (*map)[port_num][ch_iter].ch_mask = ch_mask;
  427. (*map)[port_num][ch_iter].master_port_type = master_port_type;
  428. (*map)[port_num][ch_iter].num_ch = __sw_hweight8(ch_mask);
  429. (*map)[port_num][ch_iter++].ch_rate = ch_rate;
  430. old_port_num = port_num;
  431. }
  432. *num_ports = port_num;
  433. kfree(dt_array);
  434. return 0;
  435. err_pdata_fail:
  436. kfree(dt_array);
  437. err_alloc:
  438. err_port_map:
  439. return ret;
  440. }
  441. static int wcd938x_tx_connect_port(struct snd_soc_component *component,
  442. u8 slv_port_type, int clk_rate,
  443. u8 enable)
  444. {
  445. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  446. u8 port_id, num_ch, ch_mask;
  447. u8 ch_type = 0;
  448. u32 ch_rate;
  449. int slave_ch_idx;
  450. u8 num_port = 1;
  451. int ret = 0;
  452. ret = wcd938x_set_port_params(component, slv_port_type, &port_id,
  453. &num_ch, &ch_mask, &ch_rate,
  454. &ch_type, CODEC_TX);
  455. if (ret)
  456. return ret;
  457. if (clk_rate)
  458. ch_rate = clk_rate;
  459. slave_ch_idx = wcd938x_slave_get_slave_ch_val(slv_port_type);
  460. if (slave_ch_idx != -EINVAL)
  461. ch_type = wcd938x->tx_master_ch_map[slave_ch_idx];
  462. dev_dbg(component->dev, "%s slv_ch_idx: %d, mstr_ch_type: %d\n",
  463. __func__, slave_ch_idx, ch_type);
  464. if (enable)
  465. ret = swr_connect_port(wcd938x->tx_swr_dev, &port_id,
  466. num_port, &ch_mask, &ch_rate,
  467. &num_ch, &ch_type);
  468. else
  469. ret = swr_disconnect_port(wcd938x->tx_swr_dev, &port_id,
  470. num_port, &ch_mask, &ch_type);
  471. return ret;
  472. }
  473. static int wcd938x_rx_connect_port(struct snd_soc_component *component,
  474. u8 slv_port_type, u8 enable)
  475. {
  476. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  477. u8 port_id, num_ch, ch_mask, port_type;
  478. u32 ch_rate;
  479. u8 num_port = 1;
  480. int ret = 0;
  481. ret = wcd938x_set_port_params(component, slv_port_type, &port_id,
  482. &num_ch, &ch_mask, &ch_rate,
  483. &port_type, CODEC_RX);
  484. if (ret)
  485. return ret;
  486. if (enable)
  487. ret = swr_connect_port(wcd938x->rx_swr_dev, &port_id,
  488. num_port, &ch_mask, &ch_rate,
  489. &num_ch, &port_type);
  490. else
  491. ret = swr_disconnect_port(wcd938x->rx_swr_dev, &port_id,
  492. num_port, &ch_mask, &port_type);
  493. return ret;
  494. }
  495. static int wcd938x_rx_clk_enable(struct snd_soc_component *component)
  496. {
  497. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  498. if (wcd938x->rx_clk_cnt == 0) {
  499. snd_soc_component_update_bits(component,
  500. WCD938X_DIGITAL_CDC_ANA_CLK_CTL, 0x01, 0x01);
  501. snd_soc_component_update_bits(component,
  502. WCD938X_ANA_RX_SUPPLIES, 0x01, 0x01);
  503. snd_soc_component_update_bits(component,
  504. WCD938X_DIGITAL_CDC_RX0_CTL, 0x40, 0x00);
  505. snd_soc_component_update_bits(component,
  506. WCD938X_DIGITAL_CDC_RX1_CTL, 0x40, 0x00);
  507. snd_soc_component_update_bits(component,
  508. WCD938X_DIGITAL_CDC_RX2_CTL, 0x40, 0x00);
  509. snd_soc_component_update_bits(component,
  510. WCD938X_DIGITAL_CDC_ANA_CLK_CTL, 0x02, 0x02);
  511. snd_soc_component_update_bits(component,
  512. WCD938X_AUX_AUXPA, 0x10, 0x10);
  513. }
  514. wcd938x->rx_clk_cnt++;
  515. return 0;
  516. }
  517. static int wcd938x_rx_clk_disable(struct snd_soc_component *component)
  518. {
  519. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  520. wcd938x->rx_clk_cnt--;
  521. if (wcd938x->rx_clk_cnt == 0) {
  522. snd_soc_component_update_bits(component,
  523. WCD938X_ANA_RX_SUPPLIES, 0x40, 0x00);
  524. snd_soc_component_update_bits(component,
  525. WCD938X_ANA_RX_SUPPLIES, 0x80, 0x00);
  526. snd_soc_component_update_bits(component,
  527. WCD938X_ANA_RX_SUPPLIES, 0x01, 0x00);
  528. snd_soc_component_update_bits(component,
  529. WCD938X_DIGITAL_CDC_ANA_CLK_CTL, 0x02, 0x00);
  530. snd_soc_component_update_bits(component,
  531. WCD938X_DIGITAL_CDC_ANA_CLK_CTL, 0x01, 0x00);
  532. }
  533. return 0;
  534. }
  535. /*
  536. * wcd938x_soc_get_mbhc: get wcd938x_mbhc handle of corresponding component
  537. * @component: handle to snd_soc_component *
  538. *
  539. * return wcd938x_mbhc handle or error code in case of failure
  540. */
  541. struct wcd938x_mbhc *wcd938x_soc_get_mbhc(struct snd_soc_component *component)
  542. {
  543. struct wcd938x_priv *wcd938x;
  544. if (!component) {
  545. pr_err("%s: Invalid params, NULL component\n", __func__);
  546. return NULL;
  547. }
  548. wcd938x = snd_soc_component_get_drvdata(component);
  549. if (!wcd938x) {
  550. pr_err("%s: wcd938x is NULL\n", __func__);
  551. return NULL;
  552. }
  553. return wcd938x->mbhc;
  554. }
  555. EXPORT_SYMBOL(wcd938x_soc_get_mbhc);
  556. static int wcd938x_codec_hphl_dac_event(struct snd_soc_dapm_widget *w,
  557. struct snd_kcontrol *kcontrol,
  558. int event)
  559. {
  560. struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
  561. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  562. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  563. w->name, event);
  564. switch (event) {
  565. case SND_SOC_DAPM_PRE_PMU:
  566. wcd938x_rx_clk_enable(component);
  567. snd_soc_component_update_bits(component,
  568. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x01, 0x01);
  569. snd_soc_component_update_bits(component,
  570. WCD938X_DIGITAL_CDC_HPH_GAIN_CTL, 0x04, 0x04);
  571. snd_soc_component_update_bits(component,
  572. WCD938X_HPH_RDAC_CLK_CTL1, 0x80, 0x00);
  573. break;
  574. case SND_SOC_DAPM_POST_PMU:
  575. snd_soc_component_update_bits(component,
  576. WCD938X_HPH_NEW_INT_RDAC_HD2_CTL_L, 0x0F, 0x02);
  577. if (wcd938x->comp1_enable) {
  578. snd_soc_component_update_bits(component,
  579. WCD938X_DIGITAL_CDC_COMP_CTL_0, 0x02, 0x02);
  580. /* 5msec compander delay as per HW requirement */
  581. if (!wcd938x->comp2_enable ||
  582. (snd_soc_component_read(component,
  583. WCD938X_DIGITAL_CDC_COMP_CTL_0) & 0x01))
  584. usleep_range(5000, 5010);
  585. snd_soc_component_update_bits(component,
  586. WCD938X_HPH_NEW_INT_HPH_TIMER1, 0x02, 0x00);
  587. } else {
  588. snd_soc_component_update_bits(component,
  589. WCD938X_DIGITAL_CDC_COMP_CTL_0,
  590. 0x02, 0x00);
  591. snd_soc_component_update_bits(component,
  592. WCD938X_HPH_L_EN, 0x20, 0x20);
  593. }
  594. break;
  595. case SND_SOC_DAPM_POST_PMD:
  596. snd_soc_component_update_bits(component,
  597. WCD938X_HPH_NEW_INT_RDAC_HD2_CTL_R,
  598. 0x0F, 0x01);
  599. break;
  600. }
  601. return 0;
  602. }
  603. static int wcd938x_codec_hphr_dac_event(struct snd_soc_dapm_widget *w,
  604. struct snd_kcontrol *kcontrol,
  605. int event)
  606. {
  607. struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
  608. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  609. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  610. w->name, event);
  611. switch (event) {
  612. case SND_SOC_DAPM_PRE_PMU:
  613. wcd938x_rx_clk_enable(component);
  614. snd_soc_component_update_bits(component,
  615. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x02, 0x02);
  616. snd_soc_component_update_bits(component,
  617. WCD938X_DIGITAL_CDC_HPH_GAIN_CTL, 0x08, 0x08);
  618. snd_soc_component_update_bits(component,
  619. WCD938X_HPH_RDAC_CLK_CTL1, 0x80, 0x00);
  620. break;
  621. case SND_SOC_DAPM_POST_PMU:
  622. snd_soc_component_update_bits(component,
  623. WCD938X_HPH_NEW_INT_RDAC_HD2_CTL_R, 0x0F, 0x02);
  624. if (wcd938x->comp2_enable) {
  625. snd_soc_component_update_bits(component,
  626. WCD938X_DIGITAL_CDC_COMP_CTL_0, 0x01, 0x01);
  627. /* 5msec compander delay as per HW requirement */
  628. if (!wcd938x->comp1_enable ||
  629. (snd_soc_component_read(component,
  630. WCD938X_DIGITAL_CDC_COMP_CTL_0) & 0x02))
  631. usleep_range(5000, 5010);
  632. snd_soc_component_update_bits(component,
  633. WCD938X_HPH_NEW_INT_HPH_TIMER1, 0x02, 0x00);
  634. } else {
  635. snd_soc_component_update_bits(component,
  636. WCD938X_DIGITAL_CDC_COMP_CTL_0,
  637. 0x01, 0x00);
  638. snd_soc_component_update_bits(component,
  639. WCD938X_HPH_R_EN, 0x20, 0x20);
  640. }
  641. break;
  642. case SND_SOC_DAPM_POST_PMD:
  643. snd_soc_component_update_bits(component,
  644. WCD938X_HPH_NEW_INT_RDAC_HD2_CTL_R,
  645. 0x0F, 0x01);
  646. break;
  647. }
  648. return 0;
  649. }
  650. static int wcd938x_codec_ear_dac_event(struct snd_soc_dapm_widget *w,
  651. struct snd_kcontrol *kcontrol,
  652. int event)
  653. {
  654. struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
  655. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  656. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  657. w->name, event);
  658. switch (event) {
  659. case SND_SOC_DAPM_PRE_PMU:
  660. wcd938x_rx_clk_enable(component);
  661. wcd938x->ear_rx_path =
  662. snd_soc_component_read(
  663. component, WCD938X_DIGITAL_CDC_EAR_PATH_CTL);
  664. if (wcd938x->ear_rx_path & EAR_RX_PATH_AUX) {
  665. snd_soc_component_update_bits(component,
  666. WCD938X_EAR_EAR_DAC_CON, 0x80, 0x00);
  667. snd_soc_component_update_bits(component,
  668. WCD938X_DIGITAL_CDC_AUX_GAIN_CTL, 0x01, 0x01);
  669. snd_soc_component_update_bits(component,
  670. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x04, 0x04);
  671. snd_soc_component_update_bits(component,
  672. WCD938X_ANA_EAR_COMPANDER_CTL, 0x80, 0x80);
  673. } else {
  674. snd_soc_component_update_bits(component,
  675. WCD938X_DIGITAL_CDC_HPH_GAIN_CTL, 0x04, 0x04);
  676. snd_soc_component_update_bits(component,
  677. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x01, 0x01);
  678. if (wcd938x->comp1_enable)
  679. snd_soc_component_update_bits(component,
  680. WCD938X_DIGITAL_CDC_COMP_CTL_0,
  681. 0x02, 0x02);
  682. }
  683. /* 5 msec delay as per HW requirement */
  684. usleep_range(5000, 5010);
  685. if (wcd938x->flyback_cur_det_disable == 0)
  686. snd_soc_component_update_bits(component,
  687. WCD938X_FLYBACK_EN,
  688. 0x04, 0x00);
  689. wcd938x->flyback_cur_det_disable++;
  690. wcd_cls_h_fsm(component, &wcd938x->clsh_info,
  691. WCD_CLSH_EVENT_PRE_DAC,
  692. WCD_CLSH_STATE_EAR,
  693. wcd938x->hph_mode);
  694. break;
  695. case SND_SOC_DAPM_POST_PMD:
  696. if (wcd938x->ear_rx_path & EAR_RX_PATH_AUX) {
  697. snd_soc_component_update_bits(component,
  698. WCD938X_DIGITAL_CDC_AUX_GAIN_CTL, 0x01, 0x00);
  699. snd_soc_component_update_bits(component,
  700. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x04, 0x00);
  701. } else {
  702. snd_soc_component_update_bits(component,
  703. WCD938X_DIGITAL_CDC_HPH_GAIN_CTL, 0x04, 0x00);
  704. snd_soc_component_update_bits(component,
  705. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x01, 0x00);
  706. if (wcd938x->comp1_enable)
  707. snd_soc_component_update_bits(component,
  708. WCD938X_DIGITAL_CDC_COMP_CTL_0,
  709. 0x02, 0x00);
  710. }
  711. snd_soc_component_update_bits(component,
  712. WCD938X_ANA_EAR_COMPANDER_CTL, 0x80, 0x00);
  713. snd_soc_component_update_bits(component,
  714. WCD938X_EAR_EAR_DAC_CON, 0x80, 0x80);
  715. break;
  716. };
  717. return 0;
  718. }
  719. static int wcd938x_codec_aux_dac_event(struct snd_soc_dapm_widget *w,
  720. struct snd_kcontrol *kcontrol,
  721. int event)
  722. {
  723. struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
  724. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  725. int ret = 0;
  726. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  727. w->name, event);
  728. switch (event) {
  729. case SND_SOC_DAPM_PRE_PMU:
  730. wcd938x_rx_clk_enable(component);
  731. snd_soc_component_update_bits(component,
  732. WCD938X_DIGITAL_CDC_ANA_CLK_CTL, 0x04, 0x04);
  733. snd_soc_component_update_bits(component,
  734. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x04, 0x04);
  735. snd_soc_component_update_bits(component,
  736. WCD938X_DIGITAL_CDC_AUX_GAIN_CTL, 0x01, 0x01);
  737. if (wcd938x->flyback_cur_det_disable == 0)
  738. snd_soc_component_update_bits(component,
  739. WCD938X_FLYBACK_EN,
  740. 0x04, 0x00);
  741. wcd938x->flyback_cur_det_disable++;
  742. wcd_cls_h_fsm(component, &wcd938x->clsh_info,
  743. WCD_CLSH_EVENT_PRE_DAC,
  744. WCD_CLSH_STATE_AUX,
  745. wcd938x->hph_mode);
  746. break;
  747. case SND_SOC_DAPM_POST_PMD:
  748. snd_soc_component_update_bits(component,
  749. WCD938X_DIGITAL_CDC_ANA_CLK_CTL, 0x04, 0x00);
  750. break;
  751. };
  752. return ret;
  753. }
  754. static int wcd938x_codec_enable_hphr_pa(struct snd_soc_dapm_widget *w,
  755. struct snd_kcontrol *kcontrol,
  756. int event)
  757. {
  758. struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
  759. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  760. int ret = 0;
  761. int hph_mode = wcd938x->hph_mode;
  762. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  763. w->name, event);
  764. switch (event) {
  765. case SND_SOC_DAPM_PRE_PMU:
  766. if (wcd938x->ldoh)
  767. snd_soc_component_update_bits(component,
  768. WCD938X_LDOH_MODE,
  769. 0x80, 0x80);
  770. if (wcd938x->update_wcd_event)
  771. wcd938x->update_wcd_event(wcd938x->handle,
  772. SLV_BOLERO_EVT_RX_MUTE,
  773. (WCD_RX2 << 0x10 | 0x1));
  774. ret = swr_slvdev_datapath_control(wcd938x->rx_swr_dev,
  775. wcd938x->rx_swr_dev->dev_num,
  776. true);
  777. wcd_cls_h_fsm(component, &wcd938x->clsh_info,
  778. WCD_CLSH_EVENT_PRE_DAC,
  779. WCD_CLSH_STATE_HPHR,
  780. hph_mode);
  781. wcd_clsh_set_hph_mode(component, CLS_H_HIFI);
  782. if (hph_mode == CLS_H_LP || hph_mode == CLS_H_LOHIFI ||
  783. hph_mode == CLS_H_ULP) {
  784. snd_soc_component_update_bits(component,
  785. WCD938X_HPH_REFBUFF_LP_CTL, 0x01, 0x01);
  786. }
  787. snd_soc_component_update_bits(component, WCD938X_ANA_HPH,
  788. 0x10, 0x10);
  789. wcd_clsh_set_hph_mode(component, hph_mode);
  790. /* 100 usec delay as per HW requirement */
  791. usleep_range(100, 110);
  792. set_bit(HPH_PA_DELAY, &wcd938x->status_mask);
  793. snd_soc_component_update_bits(component,
  794. WCD938X_DIGITAL_PDM_WD_CTL1, 0x07, 0x03);
  795. break;
  796. case SND_SOC_DAPM_POST_PMU:
  797. /*
  798. * 7ms sleep is required if compander is enabled as per
  799. * HW requirement. If compander is disabled, then
  800. * 20ms delay is required.
  801. */
  802. if (test_bit(HPH_PA_DELAY, &wcd938x->status_mask)) {
  803. if (!wcd938x->comp2_enable)
  804. usleep_range(20000, 20100);
  805. else
  806. usleep_range(7000, 7100);
  807. if (hph_mode == CLS_H_LP ||
  808. hph_mode == CLS_H_LOHIFI ||
  809. hph_mode == CLS_H_ULP)
  810. snd_soc_component_update_bits(component,
  811. WCD938X_HPH_REFBUFF_LP_CTL, 0x01,
  812. 0x00);
  813. clear_bit(HPH_PA_DELAY, &wcd938x->status_mask);
  814. }
  815. snd_soc_component_update_bits(component,
  816. WCD938X_HPH_NEW_INT_HPH_TIMER1, 0x02, 0x02);
  817. if (hph_mode == CLS_AB || hph_mode == CLS_AB_HIFI ||
  818. hph_mode == CLS_AB_LP || hph_mode == CLS_AB_LOHIFI)
  819. snd_soc_component_update_bits(component,
  820. WCD938X_ANA_RX_SUPPLIES, 0x02, 0x02);
  821. if (wcd938x->update_wcd_event)
  822. wcd938x->update_wcd_event(wcd938x->handle,
  823. SLV_BOLERO_EVT_RX_MUTE,
  824. (WCD_RX2 << 0x10));
  825. wcd_enable_irq(&wcd938x->irq_info,
  826. WCD938X_IRQ_HPHR_PDM_WD_INT);
  827. break;
  828. case SND_SOC_DAPM_PRE_PMD:
  829. if (wcd938x->update_wcd_event)
  830. wcd938x->update_wcd_event(wcd938x->handle,
  831. SLV_BOLERO_EVT_RX_MUTE,
  832. (WCD_RX2 << 0x10 | 0x1));
  833. wcd_disable_irq(&wcd938x->irq_info,
  834. WCD938X_IRQ_HPHR_PDM_WD_INT);
  835. if (wcd938x->update_wcd_event && wcd938x->comp2_enable)
  836. wcd938x->update_wcd_event(wcd938x->handle,
  837. SLV_BOLERO_EVT_RX_COMPANDER_SOFT_RST,
  838. (WCD_RX2 << 0x10));
  839. /*
  840. * 7ms sleep is required if compander is enabled as per
  841. * HW requirement. If compander is disabled, then
  842. * 20ms delay is required.
  843. */
  844. if (!wcd938x->comp2_enable)
  845. usleep_range(20000, 20100);
  846. else
  847. usleep_range(7000, 7100);
  848. snd_soc_component_update_bits(component, WCD938X_ANA_HPH,
  849. 0x40, 0x00);
  850. blocking_notifier_call_chain(&wcd938x->mbhc->notifier,
  851. WCD_EVENT_PRE_HPHR_PA_OFF,
  852. &wcd938x->mbhc->wcd_mbhc);
  853. set_bit(HPH_PA_DELAY, &wcd938x->status_mask);
  854. break;
  855. case SND_SOC_DAPM_POST_PMD:
  856. /*
  857. * 7ms sleep is required if compander is enabled as per
  858. * HW requirement. If compander is disabled, then
  859. * 20ms delay is required.
  860. */
  861. if (test_bit(HPH_PA_DELAY, &wcd938x->status_mask)) {
  862. if (!wcd938x->comp2_enable)
  863. usleep_range(20000, 20100);
  864. else
  865. usleep_range(7000, 7100);
  866. clear_bit(HPH_PA_DELAY, &wcd938x->status_mask);
  867. }
  868. blocking_notifier_call_chain(&wcd938x->mbhc->notifier,
  869. WCD_EVENT_POST_HPHR_PA_OFF,
  870. &wcd938x->mbhc->wcd_mbhc);
  871. snd_soc_component_update_bits(component, WCD938X_ANA_HPH,
  872. 0x10, 0x00);
  873. snd_soc_component_update_bits(component,
  874. WCD938X_DIGITAL_PDM_WD_CTL1, 0x07, 0x00);
  875. wcd_cls_h_fsm(component, &wcd938x->clsh_info,
  876. WCD_CLSH_EVENT_POST_PA,
  877. WCD_CLSH_STATE_HPHR,
  878. hph_mode);
  879. if (wcd938x->ldoh)
  880. snd_soc_component_update_bits(component,
  881. WCD938X_LDOH_MODE,
  882. 0x80, 0x00);
  883. break;
  884. };
  885. return ret;
  886. }
  887. static int wcd938x_codec_enable_hphl_pa(struct snd_soc_dapm_widget *w,
  888. struct snd_kcontrol *kcontrol,
  889. int event)
  890. {
  891. struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
  892. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  893. int ret = 0;
  894. int hph_mode = wcd938x->hph_mode;
  895. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  896. w->name, event);
  897. switch (event) {
  898. case SND_SOC_DAPM_PRE_PMU:
  899. if (wcd938x->ldoh)
  900. snd_soc_component_update_bits(component,
  901. WCD938X_LDOH_MODE,
  902. 0x80, 0x80);
  903. if (wcd938x->update_wcd_event)
  904. wcd938x->update_wcd_event(wcd938x->handle,
  905. SLV_BOLERO_EVT_RX_MUTE,
  906. (WCD_RX1 << 0x10 | 0x01));
  907. ret = swr_slvdev_datapath_control(wcd938x->rx_swr_dev,
  908. wcd938x->rx_swr_dev->dev_num,
  909. true);
  910. wcd_cls_h_fsm(component, &wcd938x->clsh_info,
  911. WCD_CLSH_EVENT_PRE_DAC,
  912. WCD_CLSH_STATE_HPHL,
  913. hph_mode);
  914. wcd_clsh_set_hph_mode(component, CLS_H_HIFI);
  915. if (hph_mode == CLS_H_LP || hph_mode == CLS_H_LOHIFI ||
  916. hph_mode == CLS_H_ULP) {
  917. snd_soc_component_update_bits(component,
  918. WCD938X_HPH_REFBUFF_LP_CTL, 0x01, 0x01);
  919. }
  920. snd_soc_component_update_bits(component, WCD938X_ANA_HPH,
  921. 0x20, 0x20);
  922. wcd_clsh_set_hph_mode(component, hph_mode);
  923. /* 100 usec delay as per HW requirement */
  924. usleep_range(100, 110);
  925. set_bit(HPH_PA_DELAY, &wcd938x->status_mask);
  926. snd_soc_component_update_bits(component,
  927. WCD938X_DIGITAL_PDM_WD_CTL0, 0x07, 0x03);
  928. break;
  929. case SND_SOC_DAPM_POST_PMU:
  930. /*
  931. * 7ms sleep is required if compander is enabled as per
  932. * HW requirement. If compander is disabled, then
  933. * 20ms delay is required.
  934. */
  935. if (test_bit(HPH_PA_DELAY, &wcd938x->status_mask)) {
  936. if (!wcd938x->comp1_enable)
  937. usleep_range(20000, 20100);
  938. else
  939. usleep_range(7000, 7100);
  940. if (hph_mode == CLS_H_LP ||
  941. hph_mode == CLS_H_LOHIFI ||
  942. hph_mode == CLS_H_ULP)
  943. snd_soc_component_update_bits(component,
  944. WCD938X_HPH_REFBUFF_LP_CTL,
  945. 0x01, 0x00);
  946. clear_bit(HPH_PA_DELAY, &wcd938x->status_mask);
  947. }
  948. snd_soc_component_update_bits(component,
  949. WCD938X_HPH_NEW_INT_HPH_TIMER1, 0x02, 0x02);
  950. if (hph_mode == CLS_AB || hph_mode == CLS_AB_HIFI ||
  951. hph_mode == CLS_AB_LP || hph_mode == CLS_AB_LOHIFI)
  952. snd_soc_component_update_bits(component,
  953. WCD938X_ANA_RX_SUPPLIES, 0x02, 0x02);
  954. if (wcd938x->update_wcd_event)
  955. wcd938x->update_wcd_event(wcd938x->handle,
  956. SLV_BOLERO_EVT_RX_MUTE,
  957. (WCD_RX1 << 0x10));
  958. wcd_enable_irq(&wcd938x->irq_info,
  959. WCD938X_IRQ_HPHL_PDM_WD_INT);
  960. break;
  961. case SND_SOC_DAPM_PRE_PMD:
  962. if (wcd938x->update_wcd_event)
  963. wcd938x->update_wcd_event(wcd938x->handle,
  964. SLV_BOLERO_EVT_RX_MUTE,
  965. (WCD_RX1 << 0x10 | 0x1));
  966. wcd_disable_irq(&wcd938x->irq_info,
  967. WCD938X_IRQ_HPHL_PDM_WD_INT);
  968. if (wcd938x->update_wcd_event && wcd938x->comp1_enable)
  969. wcd938x->update_wcd_event(wcd938x->handle,
  970. SLV_BOLERO_EVT_RX_COMPANDER_SOFT_RST,
  971. (WCD_RX1 << 0x10));
  972. /*
  973. * 7ms sleep is required if compander is enabled as per
  974. * HW requirement. If compander is disabled, then
  975. * 20ms delay is required.
  976. */
  977. if (!wcd938x->comp1_enable)
  978. usleep_range(20000, 20100);
  979. else
  980. usleep_range(7000, 7100);
  981. snd_soc_component_update_bits(component, WCD938X_ANA_HPH,
  982. 0x80, 0x00);
  983. blocking_notifier_call_chain(&wcd938x->mbhc->notifier,
  984. WCD_EVENT_PRE_HPHL_PA_OFF,
  985. &wcd938x->mbhc->wcd_mbhc);
  986. set_bit(HPH_PA_DELAY, &wcd938x->status_mask);
  987. break;
  988. case SND_SOC_DAPM_POST_PMD:
  989. /*
  990. * 7ms sleep is required if compander is enabled as per
  991. * HW requirement. If compander is disabled, then
  992. * 20ms delay is required.
  993. */
  994. if (test_bit(HPH_PA_DELAY, &wcd938x->status_mask)) {
  995. if (!wcd938x->comp1_enable)
  996. usleep_range(21000, 21100);
  997. else
  998. usleep_range(7000, 7100);
  999. clear_bit(HPH_PA_DELAY, &wcd938x->status_mask);
  1000. }
  1001. blocking_notifier_call_chain(&wcd938x->mbhc->notifier,
  1002. WCD_EVENT_POST_HPHL_PA_OFF,
  1003. &wcd938x->mbhc->wcd_mbhc);
  1004. snd_soc_component_update_bits(component, WCD938X_ANA_HPH,
  1005. 0x20, 0x00);
  1006. snd_soc_component_update_bits(component,
  1007. WCD938X_DIGITAL_PDM_WD_CTL0, 0x07, 0x00);
  1008. wcd_cls_h_fsm(component, &wcd938x->clsh_info,
  1009. WCD_CLSH_EVENT_POST_PA,
  1010. WCD_CLSH_STATE_HPHL,
  1011. hph_mode);
  1012. if (wcd938x->ldoh)
  1013. snd_soc_component_update_bits(component,
  1014. WCD938X_LDOH_MODE,
  1015. 0x80, 0x00);
  1016. break;
  1017. };
  1018. return ret;
  1019. }
  1020. static int wcd938x_codec_enable_aux_pa(struct snd_soc_dapm_widget *w,
  1021. struct snd_kcontrol *kcontrol,
  1022. int event)
  1023. {
  1024. struct snd_soc_component *component =
  1025. snd_soc_dapm_to_component(w->dapm);
  1026. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  1027. int hph_mode = wcd938x->hph_mode;
  1028. int ret = 0;
  1029. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1030. w->name, event);
  1031. switch (event) {
  1032. case SND_SOC_DAPM_PRE_PMU:
  1033. ret = swr_slvdev_datapath_control(wcd938x->rx_swr_dev,
  1034. wcd938x->rx_swr_dev->dev_num,
  1035. true);
  1036. snd_soc_component_update_bits(component,
  1037. WCD938X_DIGITAL_PDM_WD_CTL2, 0x01, 0x01);
  1038. break;
  1039. case SND_SOC_DAPM_POST_PMU:
  1040. /* 1 msec delay as per HW requirement */
  1041. usleep_range(1000, 1010);
  1042. if (hph_mode == CLS_AB || hph_mode == CLS_AB_HIFI ||
  1043. hph_mode == CLS_AB_LP || hph_mode == CLS_AB_LOHIFI)
  1044. snd_soc_component_update_bits(component,
  1045. WCD938X_ANA_RX_SUPPLIES,
  1046. 0x02, 0x02);
  1047. if (wcd938x->update_wcd_event)
  1048. wcd938x->update_wcd_event(wcd938x->handle,
  1049. SLV_BOLERO_EVT_RX_MUTE,
  1050. (WCD_RX3 << 0x10));
  1051. wcd_enable_irq(&wcd938x->irq_info, WCD938X_IRQ_AUX_PDM_WD_INT);
  1052. break;
  1053. case SND_SOC_DAPM_PRE_PMD:
  1054. wcd_disable_irq(&wcd938x->irq_info,
  1055. WCD938X_IRQ_AUX_PDM_WD_INT);
  1056. if (wcd938x->update_wcd_event)
  1057. wcd938x->update_wcd_event(wcd938x->handle,
  1058. SLV_BOLERO_EVT_RX_MUTE,
  1059. (WCD_RX3 << 0x10 | 0x1));
  1060. break;
  1061. case SND_SOC_DAPM_POST_PMD:
  1062. /* 1 msec delay as per HW requirement */
  1063. usleep_range(1000, 1010);
  1064. snd_soc_component_update_bits(component,
  1065. WCD938X_DIGITAL_PDM_WD_CTL2, 0x01, 0x00);
  1066. wcd_cls_h_fsm(component, &wcd938x->clsh_info,
  1067. WCD_CLSH_EVENT_POST_PA,
  1068. WCD_CLSH_STATE_AUX,
  1069. hph_mode);
  1070. wcd938x->flyback_cur_det_disable--;
  1071. if (wcd938x->flyback_cur_det_disable == 0)
  1072. snd_soc_component_update_bits(component,
  1073. WCD938X_FLYBACK_EN,
  1074. 0x04, 0x04);
  1075. break;
  1076. };
  1077. return ret;
  1078. }
  1079. static int wcd938x_codec_enable_ear_pa(struct snd_soc_dapm_widget *w,
  1080. struct snd_kcontrol *kcontrol,
  1081. int event)
  1082. {
  1083. struct snd_soc_component *component =
  1084. snd_soc_dapm_to_component(w->dapm);
  1085. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  1086. int hph_mode = wcd938x->hph_mode;
  1087. int ret = 0;
  1088. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1089. w->name, event);
  1090. switch (event) {
  1091. case SND_SOC_DAPM_PRE_PMU:
  1092. ret = swr_slvdev_datapath_control(wcd938x->rx_swr_dev,
  1093. wcd938x->rx_swr_dev->dev_num,
  1094. true);
  1095. /*
  1096. * Enable watchdog interrupt for HPHL or AUX
  1097. * depending on mux value
  1098. */
  1099. wcd938x->ear_rx_path =
  1100. snd_soc_component_read(
  1101. component, WCD938X_DIGITAL_CDC_EAR_PATH_CTL);
  1102. if (wcd938x->ear_rx_path & EAR_RX_PATH_AUX)
  1103. snd_soc_component_update_bits(component,
  1104. WCD938X_DIGITAL_PDM_WD_CTL2,
  1105. 0x01, 0x01);
  1106. else
  1107. snd_soc_component_update_bits(component,
  1108. WCD938X_DIGITAL_PDM_WD_CTL0,
  1109. 0x07, 0x03);
  1110. if (!wcd938x->comp1_enable)
  1111. snd_soc_component_update_bits(component,
  1112. WCD938X_ANA_EAR_COMPANDER_CTL, 0x80, 0x80);
  1113. break;
  1114. case SND_SOC_DAPM_POST_PMU:
  1115. /* 6 msec delay as per HW requirement */
  1116. usleep_range(6000, 6010);
  1117. if (hph_mode == CLS_AB || hph_mode == CLS_AB_HIFI ||
  1118. hph_mode == CLS_AB_LP || hph_mode == CLS_AB_LOHIFI)
  1119. snd_soc_component_update_bits(component,
  1120. WCD938X_ANA_RX_SUPPLIES,
  1121. 0x02, 0x02);
  1122. if (wcd938x->ear_rx_path & EAR_RX_PATH_AUX) {
  1123. if (wcd938x->update_wcd_event)
  1124. wcd938x->update_wcd_event(wcd938x->handle,
  1125. SLV_BOLERO_EVT_RX_MUTE,
  1126. (WCD_RX3 << 0x10));
  1127. wcd_enable_irq(&wcd938x->irq_info,
  1128. WCD938X_IRQ_AUX_PDM_WD_INT);
  1129. } else {
  1130. if (wcd938x->update_wcd_event)
  1131. wcd938x->update_wcd_event(wcd938x->handle,
  1132. SLV_BOLERO_EVT_RX_MUTE,
  1133. (WCD_RX1 << 0x10));
  1134. wcd_enable_irq(&wcd938x->irq_info,
  1135. WCD938X_IRQ_HPHL_PDM_WD_INT);
  1136. }
  1137. break;
  1138. case SND_SOC_DAPM_PRE_PMD:
  1139. if (wcd938x->ear_rx_path & EAR_RX_PATH_AUX) {
  1140. wcd_disable_irq(&wcd938x->irq_info,
  1141. WCD938X_IRQ_AUX_PDM_WD_INT);
  1142. if (wcd938x->update_wcd_event)
  1143. wcd938x->update_wcd_event(wcd938x->handle,
  1144. SLV_BOLERO_EVT_RX_MUTE,
  1145. (WCD_RX3 << 0x10 | 0x1));
  1146. } else {
  1147. wcd_disable_irq(&wcd938x->irq_info,
  1148. WCD938X_IRQ_HPHL_PDM_WD_INT);
  1149. if (wcd938x->update_wcd_event)
  1150. wcd938x->update_wcd_event(wcd938x->handle,
  1151. SLV_BOLERO_EVT_RX_MUTE,
  1152. (WCD_RX1 << 0x10 | 0x1));
  1153. }
  1154. break;
  1155. case SND_SOC_DAPM_POST_PMD:
  1156. if (!wcd938x->comp1_enable)
  1157. snd_soc_component_update_bits(component,
  1158. WCD938X_ANA_EAR_COMPANDER_CTL, 0x80, 0x00);
  1159. /* 7 msec delay as per HW requirement */
  1160. usleep_range(7000, 7010);
  1161. if (wcd938x->ear_rx_path & EAR_RX_PATH_AUX)
  1162. snd_soc_component_update_bits(component,
  1163. WCD938X_DIGITAL_PDM_WD_CTL2,
  1164. 0x01, 0x00);
  1165. else
  1166. snd_soc_component_update_bits(component,
  1167. WCD938X_DIGITAL_PDM_WD_CTL0,
  1168. 0x07, 0x00);
  1169. wcd_cls_h_fsm(component, &wcd938x->clsh_info,
  1170. WCD_CLSH_EVENT_POST_PA,
  1171. WCD_CLSH_STATE_EAR,
  1172. hph_mode);
  1173. wcd938x->flyback_cur_det_disable--;
  1174. if (wcd938x->flyback_cur_det_disable == 0)
  1175. snd_soc_component_update_bits(component,
  1176. WCD938X_FLYBACK_EN,
  1177. 0x04, 0x04);
  1178. break;
  1179. };
  1180. return ret;
  1181. }
  1182. static int wcd938x_enable_clsh(struct snd_soc_dapm_widget *w,
  1183. struct snd_kcontrol *kcontrol,
  1184. int event)
  1185. {
  1186. struct snd_soc_component *component =
  1187. snd_soc_dapm_to_component(w->dapm);
  1188. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  1189. int mode = wcd938x->hph_mode;
  1190. int ret = 0;
  1191. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1192. w->name, event);
  1193. if (mode == CLS_H_LOHIFI || mode == CLS_H_ULP ||
  1194. mode == CLS_H_HIFI || mode == CLS_H_LP) {
  1195. wcd938x_rx_connect_port(component, CLSH,
  1196. SND_SOC_DAPM_EVENT_ON(event));
  1197. }
  1198. if (SND_SOC_DAPM_EVENT_OFF(event))
  1199. ret = swr_slvdev_datapath_control(
  1200. wcd938x->rx_swr_dev,
  1201. wcd938x->rx_swr_dev->dev_num,
  1202. false);
  1203. return ret;
  1204. }
  1205. static int wcd938x_enable_rx1(struct snd_soc_dapm_widget *w,
  1206. struct snd_kcontrol *kcontrol,
  1207. int event)
  1208. {
  1209. struct snd_soc_component *component =
  1210. snd_soc_dapm_to_component(w->dapm);
  1211. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  1212. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1213. w->name, event);
  1214. switch (event) {
  1215. case SND_SOC_DAPM_PRE_PMU:
  1216. wcd938x_rx_connect_port(component, HPH_L, true);
  1217. if (wcd938x->comp1_enable)
  1218. wcd938x_rx_connect_port(component, COMP_L, true);
  1219. break;
  1220. case SND_SOC_DAPM_POST_PMD:
  1221. wcd938x_rx_connect_port(component, HPH_L, false);
  1222. if (wcd938x->comp1_enable)
  1223. wcd938x_rx_connect_port(component, COMP_L, false);
  1224. wcd938x_rx_clk_disable(component);
  1225. snd_soc_component_update_bits(component,
  1226. WCD938X_DIGITAL_CDC_DIG_CLK_CTL,
  1227. 0x01, 0x00);
  1228. break;
  1229. };
  1230. return 0;
  1231. }
  1232. static int wcd938x_enable_rx2(struct snd_soc_dapm_widget *w,
  1233. struct snd_kcontrol *kcontrol, int event)
  1234. {
  1235. struct snd_soc_component *component =
  1236. snd_soc_dapm_to_component(w->dapm);
  1237. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  1238. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1239. w->name, event);
  1240. switch (event) {
  1241. case SND_SOC_DAPM_PRE_PMU:
  1242. wcd938x_rx_connect_port(component, HPH_R, true);
  1243. if (wcd938x->comp2_enable)
  1244. wcd938x_rx_connect_port(component, COMP_R, true);
  1245. break;
  1246. case SND_SOC_DAPM_POST_PMD:
  1247. wcd938x_rx_connect_port(component, HPH_R, false);
  1248. if (wcd938x->comp2_enable)
  1249. wcd938x_rx_connect_port(component, COMP_R, false);
  1250. wcd938x_rx_clk_disable(component);
  1251. snd_soc_component_update_bits(component,
  1252. WCD938X_DIGITAL_CDC_DIG_CLK_CTL,
  1253. 0x02, 0x00);
  1254. break;
  1255. };
  1256. return 0;
  1257. }
  1258. static int wcd938x_enable_rx3(struct snd_soc_dapm_widget *w,
  1259. struct snd_kcontrol *kcontrol,
  1260. int event)
  1261. {
  1262. struct snd_soc_component *component =
  1263. snd_soc_dapm_to_component(w->dapm);
  1264. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1265. w->name, event);
  1266. switch (event) {
  1267. case SND_SOC_DAPM_PRE_PMU:
  1268. wcd938x_rx_connect_port(component, LO, true);
  1269. break;
  1270. case SND_SOC_DAPM_POST_PMD:
  1271. wcd938x_rx_connect_port(component, LO, false);
  1272. /* 6 msec delay as per HW requirement */
  1273. usleep_range(6000, 6010);
  1274. wcd938x_rx_clk_disable(component);
  1275. snd_soc_component_update_bits(component,
  1276. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x04, 0x00);
  1277. break;
  1278. }
  1279. return 0;
  1280. }
  1281. static int wcd938x_codec_enable_dmic(struct snd_soc_dapm_widget *w,
  1282. struct snd_kcontrol *kcontrol,
  1283. int event)
  1284. {
  1285. struct snd_soc_component *component =
  1286. snd_soc_dapm_to_component(w->dapm);
  1287. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  1288. u16 dmic_clk_reg, dmic_clk_en_reg;
  1289. s32 *dmic_clk_cnt;
  1290. u8 dmic_ctl_shift = 0;
  1291. u8 dmic_clk_shift = 0;
  1292. u8 dmic_clk_mask = 0;
  1293. u16 dmic2_left_en = 0;
  1294. int ret = 0;
  1295. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1296. w->name, event);
  1297. switch (w->shift) {
  1298. case 0:
  1299. case 1:
  1300. dmic_clk_cnt = &(wcd938x->dmic_0_1_clk_cnt);
  1301. dmic_clk_reg = WCD938X_DIGITAL_CDC_DMIC_RATE_1_2;
  1302. dmic_clk_en_reg = WCD938X_DIGITAL_CDC_DMIC1_CTL;
  1303. dmic_clk_mask = 0x0F;
  1304. dmic_clk_shift = 0x00;
  1305. dmic_ctl_shift = 0x00;
  1306. break;
  1307. case 2:
  1308. dmic2_left_en = WCD938X_DIGITAL_CDC_DMIC2_CTL;
  1309. case 3:
  1310. dmic_clk_cnt = &(wcd938x->dmic_2_3_clk_cnt);
  1311. dmic_clk_reg = WCD938X_DIGITAL_CDC_DMIC_RATE_1_2;
  1312. dmic_clk_en_reg = WCD938X_DIGITAL_CDC_DMIC2_CTL;
  1313. dmic_clk_mask = 0xF0;
  1314. dmic_clk_shift = 0x04;
  1315. dmic_ctl_shift = 0x01;
  1316. break;
  1317. case 4:
  1318. case 5:
  1319. dmic_clk_cnt = &(wcd938x->dmic_4_5_clk_cnt);
  1320. dmic_clk_reg = WCD938X_DIGITAL_CDC_DMIC_RATE_3_4;
  1321. dmic_clk_en_reg = WCD938X_DIGITAL_CDC_DMIC3_CTL;
  1322. dmic_clk_mask = 0x0F;
  1323. dmic_clk_shift = 0x00;
  1324. dmic_ctl_shift = 0x02;
  1325. break;
  1326. case 6:
  1327. case 7:
  1328. dmic_clk_cnt = &(wcd938x->dmic_6_7_clk_cnt);
  1329. dmic_clk_reg = WCD938X_DIGITAL_CDC_DMIC_RATE_3_4;
  1330. dmic_clk_en_reg = WCD938X_DIGITAL_CDC_DMIC4_CTL;
  1331. dmic_clk_mask = 0xF0;
  1332. dmic_clk_shift = 0x04;
  1333. dmic_ctl_shift = 0x03;
  1334. break;
  1335. default:
  1336. dev_err(component->dev, "%s: Invalid DMIC Selection\n",
  1337. __func__);
  1338. return -EINVAL;
  1339. };
  1340. dev_dbg(component->dev, "%s: event %d DMIC%d dmic_clk_cnt %d\n",
  1341. __func__, event, (w->shift +1), *dmic_clk_cnt);
  1342. switch (event) {
  1343. case SND_SOC_DAPM_PRE_PMU:
  1344. snd_soc_component_update_bits(component,
  1345. WCD938X_DIGITAL_CDC_AMIC_CTL,
  1346. (0x01 << dmic_ctl_shift), 0x00);
  1347. /* 250us sleep as per HW requirement */
  1348. usleep_range(250, 260);
  1349. if (dmic2_left_en)
  1350. snd_soc_component_update_bits(component,
  1351. dmic2_left_en, 0x80, 0x80);
  1352. /* Setting DMIC clock rate to 2.4MHz */
  1353. snd_soc_component_update_bits(component,
  1354. dmic_clk_reg, dmic_clk_mask,
  1355. (0x03 << dmic_clk_shift));
  1356. snd_soc_component_update_bits(component,
  1357. dmic_clk_en_reg, 0x08, 0x08);
  1358. /* enable clock scaling */
  1359. snd_soc_component_update_bits(component,
  1360. WCD938X_DIGITAL_CDC_DMIC_CTL, 0x06, 0x06);
  1361. ret = swr_slvdev_datapath_control(wcd938x->tx_swr_dev,
  1362. wcd938x->tx_swr_dev->dev_num,
  1363. true);
  1364. break;
  1365. case SND_SOC_DAPM_POST_PMD:
  1366. wcd938x_tx_connect_port(component, DMIC0 + (w->shift), 0,
  1367. false);
  1368. snd_soc_component_update_bits(component,
  1369. WCD938X_DIGITAL_CDC_AMIC_CTL,
  1370. (0x01 << dmic_ctl_shift),
  1371. (0x01 << dmic_ctl_shift));
  1372. if (dmic2_left_en)
  1373. snd_soc_component_update_bits(component,
  1374. dmic2_left_en, 0x80, 0x00);
  1375. snd_soc_component_update_bits(component,
  1376. dmic_clk_en_reg, 0x08, 0x00);
  1377. break;
  1378. };
  1379. return ret;
  1380. }
  1381. /*
  1382. * wcd938x_get_micb_vout_ctl_val: converts micbias from volts to register value
  1383. * @micb_mv: micbias in mv
  1384. *
  1385. * return register value converted
  1386. */
  1387. int wcd938x_get_micb_vout_ctl_val(u32 micb_mv)
  1388. {
  1389. /* min micbias voltage is 1V and maximum is 2.85V */
  1390. if (micb_mv < 1000 || micb_mv > 2850) {
  1391. pr_err("%s: unsupported micbias voltage\n", __func__);
  1392. return -EINVAL;
  1393. }
  1394. return (micb_mv - 1000) / 50;
  1395. }
  1396. EXPORT_SYMBOL(wcd938x_get_micb_vout_ctl_val);
  1397. /*
  1398. * wcd938x_mbhc_micb_adjust_voltage: adjust specific micbias voltage
  1399. * @component: handle to snd_soc_component *
  1400. * @req_volt: micbias voltage to be set
  1401. * @micb_num: micbias to be set, e.g. micbias1 or micbias2
  1402. *
  1403. * return 0 if adjustment is success or error code in case of failure
  1404. */
  1405. int wcd938x_mbhc_micb_adjust_voltage(struct snd_soc_component *component,
  1406. int req_volt, int micb_num)
  1407. {
  1408. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  1409. int cur_vout_ctl, req_vout_ctl;
  1410. int micb_reg, micb_val, micb_en;
  1411. int ret = 0;
  1412. switch (micb_num) {
  1413. case MIC_BIAS_1:
  1414. micb_reg = WCD938X_ANA_MICB1;
  1415. break;
  1416. case MIC_BIAS_2:
  1417. micb_reg = WCD938X_ANA_MICB2;
  1418. break;
  1419. case MIC_BIAS_3:
  1420. micb_reg = WCD938X_ANA_MICB3;
  1421. break;
  1422. case MIC_BIAS_4:
  1423. micb_reg = WCD938X_ANA_MICB4;
  1424. break;
  1425. default:
  1426. return -EINVAL;
  1427. }
  1428. mutex_lock(&wcd938x->micb_lock);
  1429. /*
  1430. * If requested micbias voltage is same as current micbias
  1431. * voltage, then just return. Otherwise, adjust voltage as
  1432. * per requested value. If micbias is already enabled, then
  1433. * to avoid slow micbias ramp-up or down enable pull-up
  1434. * momentarily, change the micbias value and then re-enable
  1435. * micbias.
  1436. */
  1437. micb_val = snd_soc_component_read(component, micb_reg);
  1438. micb_en = (micb_val & 0xC0) >> 6;
  1439. cur_vout_ctl = micb_val & 0x3F;
  1440. req_vout_ctl = wcd938x_get_micb_vout_ctl_val(req_volt);
  1441. if (req_vout_ctl < 0) {
  1442. ret = -EINVAL;
  1443. goto exit;
  1444. }
  1445. if (cur_vout_ctl == req_vout_ctl) {
  1446. ret = 0;
  1447. goto exit;
  1448. }
  1449. dev_dbg(component->dev, "%s: micb_num: %d, cur_mv: %d, req_mv: %d, micb_en: %d\n",
  1450. __func__, micb_num, WCD_VOUT_CTL_TO_MICB(cur_vout_ctl),
  1451. req_volt, micb_en);
  1452. if (micb_en == 0x1)
  1453. snd_soc_component_update_bits(component, micb_reg, 0xC0, 0x80);
  1454. snd_soc_component_update_bits(component, micb_reg, 0x3F, req_vout_ctl);
  1455. if (micb_en == 0x1) {
  1456. snd_soc_component_update_bits(component, micb_reg, 0xC0, 0x40);
  1457. /*
  1458. * Add 2ms delay as per HW requirement after enabling
  1459. * micbias
  1460. */
  1461. usleep_range(2000, 2100);
  1462. }
  1463. exit:
  1464. mutex_unlock(&wcd938x->micb_lock);
  1465. return ret;
  1466. }
  1467. EXPORT_SYMBOL(wcd938x_mbhc_micb_adjust_voltage);
  1468. static int wcd938x_tx_swr_ctrl(struct snd_soc_dapm_widget *w,
  1469. struct snd_kcontrol *kcontrol,
  1470. int event)
  1471. {
  1472. struct snd_soc_component *component =
  1473. snd_soc_dapm_to_component(w->dapm);
  1474. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  1475. int ret = 0;
  1476. int bank = 0;
  1477. u8 mode = 0;
  1478. int i = 0;
  1479. int rate = 0;
  1480. bank = (wcd938x_swr_slv_get_current_bank(wcd938x->tx_swr_dev,
  1481. wcd938x->tx_swr_dev->dev_num) ? 0 : 1);
  1482. /* power mode is applicable only to analog mics */
  1483. if (strnstr(w->name, "ADC", sizeof("ADC"))) {
  1484. /* Get channel rate */
  1485. rate = wcd938x_get_clk_rate(wcd938x->tx_mode[w->shift - ADC1]);
  1486. }
  1487. switch (event) {
  1488. case SND_SOC_DAPM_PRE_PMU:
  1489. /* Check AMIC2 is connected to ADC2 to take an action on BCS */
  1490. if (w->shift == ADC2 && !(snd_soc_component_read(component,
  1491. WCD938X_TX_NEW_AMIC_MUX_CFG) & 0x80)) {
  1492. if (!wcd938x->bcs_dis)
  1493. wcd938x_tx_connect_port(component, MBHC,
  1494. SWR_CLK_RATE_4P8MHZ, true);
  1495. set_bit(AMIC2_BCS_ENABLE, &wcd938x->status_mask);
  1496. }
  1497. if (strnstr(w->name, "ADC", sizeof("ADC"))) {
  1498. set_bit(w->shift - ADC1, &wcd938x->status_mask);
  1499. wcd938x_tx_connect_port(component, w->shift, rate,
  1500. true);
  1501. } else {
  1502. wcd938x_tx_connect_port(component, w->shift,
  1503. SWR_CLK_RATE_2P4MHZ, true);
  1504. }
  1505. break;
  1506. case SND_SOC_DAPM_POST_PMD:
  1507. if (strnstr(w->name, "ADC", sizeof("ADC"))) {
  1508. if (strnstr(w->name, "ADC1", sizeof("ADC1"))) {
  1509. clear_bit(WCD_ADC1, &wcd938x->status_mask);
  1510. clear_bit(WCD_ADC1_MODE, &wcd938x->status_mask);
  1511. } else if (strnstr(w->name, "ADC2", sizeof("ADC2"))) {
  1512. clear_bit(WCD_ADC2, &wcd938x->status_mask);
  1513. clear_bit(WCD_ADC2_MODE, &wcd938x->status_mask);
  1514. } else if (strnstr(w->name, "ADC3", sizeof("ADC3"))) {
  1515. clear_bit(WCD_ADC3, &wcd938x->status_mask);
  1516. clear_bit(WCD_ADC3_MODE, &wcd938x->status_mask);
  1517. } else if (strnstr(w->name, "ADC4", sizeof("ADC4"))) {
  1518. clear_bit(WCD_ADC4, &wcd938x->status_mask);
  1519. clear_bit(WCD_ADC4_MODE, &wcd938x->status_mask);
  1520. }
  1521. }
  1522. if (strnstr(w->name, "ADC", sizeof("ADC"))) {
  1523. if (test_bit(WCD_ADC1, &wcd938x->status_mask) ||
  1524. test_bit(WCD_ADC1_MODE, &wcd938x->status_mask))
  1525. mode |= tx_mode_bit[wcd938x->tx_mode[WCD_ADC1]];
  1526. if (test_bit(WCD_ADC2, &wcd938x->status_mask) ||
  1527. test_bit(WCD_ADC2_MODE, &wcd938x->status_mask))
  1528. mode |= tx_mode_bit[wcd938x->tx_mode[WCD_ADC2]];
  1529. if (test_bit(WCD_ADC3, &wcd938x->status_mask) ||
  1530. test_bit(WCD_ADC3_MODE, &wcd938x->status_mask))
  1531. mode |= tx_mode_bit[wcd938x->tx_mode[WCD_ADC3]];
  1532. if (test_bit(WCD_ADC4, &wcd938x->status_mask) ||
  1533. test_bit(WCD_ADC4_MODE, &wcd938x->status_mask))
  1534. mode |= tx_mode_bit[wcd938x->tx_mode[WCD_ADC4]];
  1535. if (mode != 0) {
  1536. for (i = 0; i < ADC_MODE_ULP2; i++) {
  1537. if (mode & (1 << i)) {
  1538. i++;
  1539. break;
  1540. }
  1541. }
  1542. }
  1543. rate = wcd938x_get_clk_rate(i);
  1544. if (wcd938x->adc_count) {
  1545. rate = (wcd938x->adc_count * rate);
  1546. if (rate > SWR_CLK_RATE_9P6MHZ)
  1547. rate = SWR_CLK_RATE_9P6MHZ;
  1548. }
  1549. wcd938x_set_swr_clk_rate(component, rate, bank);
  1550. }
  1551. ret = swr_slvdev_datapath_control(wcd938x->tx_swr_dev,
  1552. wcd938x->tx_swr_dev->dev_num,
  1553. false);
  1554. if (strnstr(w->name, "ADC", sizeof("ADC")))
  1555. wcd938x_set_swr_clk_rate(component, rate, !bank);
  1556. break;
  1557. };
  1558. return ret;
  1559. }
  1560. static int wcd938x_get_adc_mode(int val)
  1561. {
  1562. int ret = 0;
  1563. switch (val) {
  1564. case ADC_MODE_INVALID:
  1565. ret = ADC_MODE_VAL_NORMAL;
  1566. break;
  1567. case ADC_MODE_HIFI:
  1568. ret = ADC_MODE_VAL_HIFI;
  1569. break;
  1570. case ADC_MODE_LO_HIF:
  1571. ret = ADC_MODE_VAL_LO_HIF;
  1572. break;
  1573. case ADC_MODE_NORMAL:
  1574. ret = ADC_MODE_VAL_NORMAL;
  1575. break;
  1576. case ADC_MODE_LP:
  1577. ret = ADC_MODE_VAL_LP;
  1578. break;
  1579. case ADC_MODE_ULP1:
  1580. ret = ADC_MODE_VAL_ULP1;
  1581. break;
  1582. case ADC_MODE_ULP2:
  1583. ret = ADC_MODE_VAL_ULP2;
  1584. break;
  1585. default:
  1586. ret = -EINVAL;
  1587. pr_err("%s: invalid ADC mode value %d\n", __func__, val);
  1588. break;
  1589. }
  1590. return ret;
  1591. }
  1592. int wcd938x_tx_channel_config(struct snd_soc_component *component,
  1593. int channel, int mode)
  1594. {
  1595. int reg = WCD938X_ANA_TX_CH2, mask = 0, val = 0;
  1596. int ret = 0;
  1597. switch (channel) {
  1598. case 0:
  1599. reg = WCD938X_ANA_TX_CH2;
  1600. mask = 0x40;
  1601. break;
  1602. case 1:
  1603. reg = WCD938X_ANA_TX_CH2;
  1604. mask = 0x20;
  1605. break;
  1606. case 2:
  1607. reg = WCD938X_ANA_TX_CH4;
  1608. mask = 0x40;
  1609. break;
  1610. case 3:
  1611. reg = WCD938X_ANA_TX_CH4;
  1612. mask = 0x20;
  1613. break;
  1614. default:
  1615. pr_err("%s: Invalid channel num %d\n", __func__, channel);
  1616. ret = -EINVAL;
  1617. break;
  1618. }
  1619. if (!mode)
  1620. val = 0x00;
  1621. else
  1622. val = mask;
  1623. if (!ret)
  1624. snd_soc_component_update_bits(component, reg, mask, val);
  1625. return ret;
  1626. }
  1627. static int wcd938x_codec_enable_adc(struct snd_soc_dapm_widget *w,
  1628. struct snd_kcontrol *kcontrol,
  1629. int event){
  1630. struct snd_soc_component *component =
  1631. snd_soc_dapm_to_component(w->dapm);
  1632. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  1633. int clk_rate = 0, ret = 0;
  1634. int mode = 0, i = 0, bank = 0;
  1635. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1636. w->name, event);
  1637. bank = (wcd938x_swr_slv_get_current_bank(wcd938x->tx_swr_dev,
  1638. wcd938x->tx_swr_dev->dev_num) ? 0 : 1);
  1639. switch (event) {
  1640. case SND_SOC_DAPM_PRE_PMU:
  1641. wcd938x->adc_count++;
  1642. if (test_bit(WCD_ADC1, &wcd938x->status_mask) ||
  1643. test_bit(WCD_ADC1_MODE, &wcd938x->status_mask))
  1644. mode |= tx_mode_bit[wcd938x->tx_mode[WCD_ADC1]];
  1645. if (test_bit(WCD_ADC2, &wcd938x->status_mask) ||
  1646. test_bit(WCD_ADC2_MODE, &wcd938x->status_mask))
  1647. mode |= tx_mode_bit[wcd938x->tx_mode[WCD_ADC2]];
  1648. if (test_bit(WCD_ADC3, &wcd938x->status_mask) ||
  1649. test_bit(WCD_ADC3_MODE, &wcd938x->status_mask))
  1650. mode |= tx_mode_bit[wcd938x->tx_mode[WCD_ADC3]];
  1651. if (test_bit(WCD_ADC4, &wcd938x->status_mask) ||
  1652. test_bit(WCD_ADC4_MODE, &wcd938x->status_mask))
  1653. mode |= tx_mode_bit[wcd938x->tx_mode[WCD_ADC4]];
  1654. if (mode != 0) {
  1655. for (i = 0; i < ADC_MODE_ULP2; i++) {
  1656. if (mode & (1 << i)) {
  1657. i++;
  1658. break;
  1659. }
  1660. }
  1661. }
  1662. clk_rate = wcd938x_get_clk_rate(i);
  1663. /* clk_rate depends on number of paths getting enabled */
  1664. clk_rate = (wcd938x->adc_count * clk_rate);
  1665. if (clk_rate > SWR_CLK_RATE_9P6MHZ)
  1666. clk_rate = SWR_CLK_RATE_9P6MHZ;
  1667. wcd938x_set_swr_clk_rate(component, clk_rate, bank);
  1668. ret = swr_slvdev_datapath_control(wcd938x->tx_swr_dev,
  1669. wcd938x->tx_swr_dev->dev_num,
  1670. true);
  1671. wcd938x_set_swr_clk_rate(component, clk_rate, !bank);
  1672. break;
  1673. case SND_SOC_DAPM_POST_PMD:
  1674. wcd938x->adc_count--;
  1675. if (wcd938x->adc_count < 0)
  1676. wcd938x->adc_count = 0;
  1677. wcd938x_tx_connect_port(component, ADC1 + w->shift, 0, false);
  1678. if (w->shift + ADC1 == ADC2 &&
  1679. test_bit(AMIC2_BCS_ENABLE, &wcd938x->status_mask)) {
  1680. if (!wcd938x->bcs_dis)
  1681. wcd938x_tx_connect_port(component, MBHC, 0,
  1682. false);
  1683. clear_bit(AMIC2_BCS_ENABLE, &wcd938x->status_mask);
  1684. }
  1685. break;
  1686. };
  1687. return ret;
  1688. }
  1689. void wcd938x_disable_bcs_before_slow_insert(struct snd_soc_component *component,
  1690. bool bcs_disable)
  1691. {
  1692. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  1693. if (wcd938x->update_wcd_event) {
  1694. if (bcs_disable)
  1695. wcd938x->update_wcd_event(wcd938x->handle,
  1696. SLV_BOLERO_EVT_BCS_CLK_OFF, 0);
  1697. else
  1698. wcd938x->update_wcd_event(wcd938x->handle,
  1699. SLV_BOLERO_EVT_BCS_CLK_OFF, 1);
  1700. }
  1701. }
  1702. static int wcd938x_enable_req(struct snd_soc_dapm_widget *w,
  1703. struct snd_kcontrol *kcontrol, int event)
  1704. {
  1705. struct snd_soc_component *component =
  1706. snd_soc_dapm_to_component(w->dapm);
  1707. struct wcd938x_priv *wcd938x =
  1708. snd_soc_component_get_drvdata(component);
  1709. int ret = 0;
  1710. u8 mode = 0;
  1711. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1712. w->name, event);
  1713. switch (event) {
  1714. case SND_SOC_DAPM_PRE_PMU:
  1715. snd_soc_component_update_bits(component,
  1716. WCD938X_DIGITAL_CDC_ANA_CLK_CTL, 0x08, 0x08);
  1717. snd_soc_component_update_bits(component,
  1718. WCD938X_DIGITAL_CDC_ANA_CLK_CTL, 0x10, 0x10);
  1719. snd_soc_component_update_bits(component,
  1720. WCD938X_DIGITAL_CDC_REQ_CTL, 0x02, 0x02);
  1721. snd_soc_component_update_bits(component,
  1722. WCD938X_DIGITAL_CDC_REQ_CTL, 0x01, 0x00);
  1723. ret = wcd938x_tx_channel_config(component, w->shift, 1);
  1724. mode = wcd938x_get_adc_mode(wcd938x->tx_mode[w->shift]);
  1725. if (mode < 0) {
  1726. dev_info(component->dev,
  1727. "%s: invalid mode, setting to normal mode\n",
  1728. __func__);
  1729. mode = ADC_MODE_VAL_NORMAL;
  1730. }
  1731. switch (w->shift) {
  1732. case 0:
  1733. snd_soc_component_update_bits(component,
  1734. WCD938X_DIGITAL_CDC_TX_ANA_MODE_0_1, 0x0F,
  1735. mode);
  1736. snd_soc_component_update_bits(component,
  1737. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x10, 0x10);
  1738. break;
  1739. case 1:
  1740. snd_soc_component_update_bits(component,
  1741. WCD938X_DIGITAL_CDC_TX_ANA_MODE_0_1, 0xF0,
  1742. mode << 4);
  1743. snd_soc_component_update_bits(component,
  1744. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x20, 0x20);
  1745. break;
  1746. case 2:
  1747. snd_soc_component_update_bits(component,
  1748. WCD938X_DIGITAL_CDC_TX_ANA_MODE_2_3, 0x0F,
  1749. mode);
  1750. snd_soc_component_update_bits(component,
  1751. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x40, 0x40);
  1752. break;
  1753. case 3:
  1754. snd_soc_component_update_bits(component,
  1755. WCD938X_DIGITAL_CDC_TX_ANA_MODE_2_3, 0xF0,
  1756. mode << 4);
  1757. snd_soc_component_update_bits(component,
  1758. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x80, 0x80);
  1759. break;
  1760. default:
  1761. break;
  1762. }
  1763. ret |= wcd938x_tx_channel_config(component, w->shift, 0);
  1764. break;
  1765. case SND_SOC_DAPM_POST_PMD:
  1766. switch (w->shift) {
  1767. case 0:
  1768. snd_soc_component_update_bits(component,
  1769. WCD938X_DIGITAL_CDC_TX_ANA_MODE_0_1, 0x0F,
  1770. 0x00);
  1771. snd_soc_component_update_bits(component,
  1772. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x10, 0x00);
  1773. break;
  1774. case 1:
  1775. snd_soc_component_update_bits(component,
  1776. WCD938X_DIGITAL_CDC_TX_ANA_MODE_0_1, 0xF0,
  1777. 0x00);
  1778. snd_soc_component_update_bits(component,
  1779. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x20, 0x00);
  1780. break;
  1781. case 2:
  1782. snd_soc_component_update_bits(component,
  1783. WCD938X_DIGITAL_CDC_TX_ANA_MODE_2_3, 0x0F,
  1784. 0x00);
  1785. snd_soc_component_update_bits(component,
  1786. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x40, 0x00);
  1787. break;
  1788. case 3:
  1789. snd_soc_component_update_bits(component,
  1790. WCD938X_DIGITAL_CDC_TX_ANA_MODE_2_3, 0xF0,
  1791. 0x00);
  1792. snd_soc_component_update_bits(component,
  1793. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0x80, 0x00);
  1794. break;
  1795. default:
  1796. break;
  1797. }
  1798. if (wcd938x->adc_count == 0) {
  1799. snd_soc_component_update_bits(component,
  1800. WCD938X_DIGITAL_CDC_ANA_CLK_CTL, 0x10, 0x00);
  1801. snd_soc_component_update_bits(component,
  1802. WCD938X_DIGITAL_CDC_ANA_CLK_CTL, 0x08, 0x00);
  1803. }
  1804. break;
  1805. };
  1806. return ret;
  1807. }
  1808. int wcd938x_micbias_control(struct snd_soc_component *component,
  1809. int micb_num, int req, bool is_dapm)
  1810. {
  1811. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  1812. int micb_index = micb_num - 1;
  1813. u16 micb_reg;
  1814. int pre_off_event = 0, post_off_event = 0;
  1815. int post_on_event = 0, post_dapm_off = 0;
  1816. int post_dapm_on = 0;
  1817. int ret = 0;
  1818. if ((micb_index < 0) || (micb_index > WCD938X_MAX_MICBIAS - 1)) {
  1819. dev_err(component->dev,
  1820. "%s: Invalid micbias index, micb_ind:%d\n",
  1821. __func__, micb_index);
  1822. return -EINVAL;
  1823. }
  1824. if (NULL == wcd938x) {
  1825. dev_err(component->dev,
  1826. "%s: wcd938x private data is NULL\n", __func__);
  1827. return -EINVAL;
  1828. }
  1829. switch (micb_num) {
  1830. case MIC_BIAS_1:
  1831. micb_reg = WCD938X_ANA_MICB1;
  1832. break;
  1833. case MIC_BIAS_2:
  1834. micb_reg = WCD938X_ANA_MICB2;
  1835. pre_off_event = WCD_EVENT_PRE_MICBIAS_2_OFF;
  1836. post_off_event = WCD_EVENT_POST_MICBIAS_2_OFF;
  1837. post_on_event = WCD_EVENT_POST_MICBIAS_2_ON;
  1838. post_dapm_on = WCD_EVENT_POST_DAPM_MICBIAS_2_ON;
  1839. post_dapm_off = WCD_EVENT_POST_DAPM_MICBIAS_2_OFF;
  1840. break;
  1841. case MIC_BIAS_3:
  1842. micb_reg = WCD938X_ANA_MICB3;
  1843. break;
  1844. case MIC_BIAS_4:
  1845. micb_reg = WCD938X_ANA_MICB4;
  1846. break;
  1847. default:
  1848. dev_err(component->dev, "%s: Invalid micbias number: %d\n",
  1849. __func__, micb_num);
  1850. return -EINVAL;
  1851. };
  1852. mutex_lock(&wcd938x->micb_lock);
  1853. switch (req) {
  1854. case MICB_PULLUP_ENABLE:
  1855. if (!wcd938x->dev_up) {
  1856. dev_dbg(component->dev, "%s: enable req %d wcd device down\n",
  1857. __func__, req);
  1858. ret = -ENODEV;
  1859. goto done;
  1860. }
  1861. wcd938x->pullup_ref[micb_index]++;
  1862. if ((wcd938x->pullup_ref[micb_index] == 1) &&
  1863. (wcd938x->micb_ref[micb_index] == 0))
  1864. snd_soc_component_update_bits(component, micb_reg,
  1865. 0xC0, 0x80);
  1866. break;
  1867. case MICB_PULLUP_DISABLE:
  1868. if (wcd938x->pullup_ref[micb_index] > 0)
  1869. wcd938x->pullup_ref[micb_index]--;
  1870. if (!wcd938x->dev_up) {
  1871. dev_dbg(component->dev, "%s: enable req %d wcd device down\n",
  1872. __func__, req);
  1873. ret = -ENODEV;
  1874. goto done;
  1875. }
  1876. if ((wcd938x->pullup_ref[micb_index] == 0) &&
  1877. (wcd938x->micb_ref[micb_index] == 0))
  1878. snd_soc_component_update_bits(component, micb_reg,
  1879. 0xC0, 0x00);
  1880. break;
  1881. case MICB_ENABLE:
  1882. if (!wcd938x->dev_up) {
  1883. dev_dbg(component->dev, "%s: enable req %d wcd device down\n",
  1884. __func__, req);
  1885. ret = -ENODEV;
  1886. goto done;
  1887. }
  1888. wcd938x->micb_ref[micb_index]++;
  1889. if (wcd938x->micb_ref[micb_index] == 1) {
  1890. snd_soc_component_update_bits(component,
  1891. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0xF0, 0xF0);
  1892. snd_soc_component_update_bits(component,
  1893. WCD938X_DIGITAL_CDC_ANA_CLK_CTL, 0x10, 0x10);
  1894. snd_soc_component_update_bits(component,
  1895. WCD938X_DIGITAL_CDC_ANA_TX_CLK_CTL, 0x01, 0x01);
  1896. snd_soc_component_update_bits(component,
  1897. WCD938X_MICB1_TEST_CTL_2, 0x01, 0x01);
  1898. snd_soc_component_update_bits(component,
  1899. WCD938X_MICB2_TEST_CTL_2, 0x01, 0x01);
  1900. snd_soc_component_update_bits(component,
  1901. WCD938X_MICB3_TEST_CTL_2, 0x01, 0x01);
  1902. snd_soc_component_update_bits(component,
  1903. WCD938X_MICB4_TEST_CTL_2, 0x01, 0x01);
  1904. snd_soc_component_update_bits(component,
  1905. micb_reg, 0xC0, 0x40);
  1906. if (post_on_event)
  1907. blocking_notifier_call_chain(
  1908. &wcd938x->mbhc->notifier,
  1909. post_on_event,
  1910. &wcd938x->mbhc->wcd_mbhc);
  1911. }
  1912. if (is_dapm && post_dapm_on && wcd938x->mbhc)
  1913. blocking_notifier_call_chain(&wcd938x->mbhc->notifier,
  1914. post_dapm_on,
  1915. &wcd938x->mbhc->wcd_mbhc);
  1916. break;
  1917. case MICB_DISABLE:
  1918. if (wcd938x->micb_ref[micb_index] > 0)
  1919. wcd938x->micb_ref[micb_index]--;
  1920. if (!wcd938x->dev_up) {
  1921. dev_dbg(component->dev, "%s: enable req %d wcd device down\n",
  1922. __func__, req);
  1923. ret = -ENODEV;
  1924. goto done;
  1925. }
  1926. if ((wcd938x->micb_ref[micb_index] == 0) &&
  1927. (wcd938x->pullup_ref[micb_index] > 0))
  1928. snd_soc_component_update_bits(component, micb_reg,
  1929. 0xC0, 0x80);
  1930. else if ((wcd938x->micb_ref[micb_index] == 0) &&
  1931. (wcd938x->pullup_ref[micb_index] == 0)) {
  1932. if (pre_off_event && wcd938x->mbhc)
  1933. blocking_notifier_call_chain(
  1934. &wcd938x->mbhc->notifier,
  1935. pre_off_event,
  1936. &wcd938x->mbhc->wcd_mbhc);
  1937. snd_soc_component_update_bits(component, micb_reg,
  1938. 0xC0, 0x00);
  1939. if (post_off_event && wcd938x->mbhc)
  1940. blocking_notifier_call_chain(
  1941. &wcd938x->mbhc->notifier,
  1942. post_off_event,
  1943. &wcd938x->mbhc->wcd_mbhc);
  1944. }
  1945. if (is_dapm && post_dapm_off && wcd938x->mbhc)
  1946. blocking_notifier_call_chain(&wcd938x->mbhc->notifier,
  1947. post_dapm_off,
  1948. &wcd938x->mbhc->wcd_mbhc);
  1949. break;
  1950. };
  1951. dev_dbg(component->dev,
  1952. "%s: micb_num:%d, micb_ref: %d, pullup_ref: %d\n",
  1953. __func__, micb_num, wcd938x->micb_ref[micb_index],
  1954. wcd938x->pullup_ref[micb_index]);
  1955. done:
  1956. mutex_unlock(&wcd938x->micb_lock);
  1957. return ret;
  1958. }
  1959. EXPORT_SYMBOL(wcd938x_micbias_control);
  1960. static int wcd938x_get_logical_addr(struct swr_device *swr_dev)
  1961. {
  1962. int ret = 0;
  1963. uint8_t devnum = 0;
  1964. int num_retry = NUM_ATTEMPTS;
  1965. do {
  1966. /* retry after 1ms */
  1967. usleep_range(1000, 1010);
  1968. ret = swr_get_logical_dev_num(swr_dev, swr_dev->addr, &devnum);
  1969. } while (ret && --num_retry);
  1970. if (ret)
  1971. dev_err(&swr_dev->dev,
  1972. "%s get devnum %d for dev addr %llx failed\n",
  1973. __func__, devnum, swr_dev->addr);
  1974. swr_dev->dev_num = devnum;
  1975. return 0;
  1976. }
  1977. static bool get_usbc_hs_status(struct snd_soc_component *component,
  1978. struct wcd_mbhc_config *mbhc_cfg)
  1979. {
  1980. if (mbhc_cfg->enable_usbc_analog) {
  1981. if (!(snd_soc_component_read(component, WCD938X_ANA_MBHC_MECH)
  1982. & 0x20))
  1983. return true;
  1984. }
  1985. return false;
  1986. }
  1987. int wcd938x_swr_dmic_register_notifier(struct snd_soc_component *component,
  1988. struct notifier_block *nblock,
  1989. bool enable)
  1990. {
  1991. struct wcd938x_priv *wcd938x_priv;
  1992. if(NULL == component) {
  1993. pr_err("%s: wcd938x component is NULL\n", __func__);
  1994. return -EINVAL;
  1995. }
  1996. wcd938x_priv = snd_soc_component_get_drvdata(component);
  1997. wcd938x_priv->notify_swr_dmic = enable;
  1998. if (enable)
  1999. return blocking_notifier_chain_register(&wcd938x_priv->notifier,
  2000. nblock);
  2001. else
  2002. return blocking_notifier_chain_unregister(
  2003. &wcd938x_priv->notifier, nblock);
  2004. }
  2005. EXPORT_SYMBOL(wcd938x_swr_dmic_register_notifier);
  2006. static int wcd938x_event_notify(struct notifier_block *block,
  2007. unsigned long val,
  2008. void *data)
  2009. {
  2010. u16 event = (val & 0xffff);
  2011. int ret = 0;
  2012. struct wcd938x_priv *wcd938x = dev_get_drvdata((struct device *)data);
  2013. struct snd_soc_component *component = wcd938x->component;
  2014. struct wcd_mbhc *mbhc;
  2015. switch (event) {
  2016. case BOLERO_SLV_EVT_TX_CH_HOLD_CLEAR:
  2017. if (test_bit(WCD_ADC1, &wcd938x->status_mask)) {
  2018. snd_soc_component_update_bits(component,
  2019. WCD938X_ANA_TX_CH2, 0x40, 0x00);
  2020. set_bit(WCD_ADC1_MODE, &wcd938x->status_mask);
  2021. clear_bit(WCD_ADC1, &wcd938x->status_mask);
  2022. }
  2023. if (test_bit(WCD_ADC2, &wcd938x->status_mask)) {
  2024. snd_soc_component_update_bits(component,
  2025. WCD938X_ANA_TX_CH2, 0x20, 0x00);
  2026. set_bit(WCD_ADC2_MODE, &wcd938x->status_mask);
  2027. clear_bit(WCD_ADC2, &wcd938x->status_mask);
  2028. }
  2029. if (test_bit(WCD_ADC3, &wcd938x->status_mask)) {
  2030. snd_soc_component_update_bits(component,
  2031. WCD938X_ANA_TX_CH4, 0x40, 0x00);
  2032. set_bit(WCD_ADC3_MODE, &wcd938x->status_mask);
  2033. clear_bit(WCD_ADC3, &wcd938x->status_mask);
  2034. }
  2035. if (test_bit(WCD_ADC4, &wcd938x->status_mask)) {
  2036. snd_soc_component_update_bits(component,
  2037. WCD938X_ANA_TX_CH4, 0x20, 0x00);
  2038. set_bit(WCD_ADC4_MODE, &wcd938x->status_mask);
  2039. clear_bit(WCD_ADC4, &wcd938x->status_mask);
  2040. }
  2041. break;
  2042. case BOLERO_SLV_EVT_PA_OFF_PRE_SSR:
  2043. snd_soc_component_update_bits(component, WCD938X_ANA_HPH,
  2044. 0xC0, 0x00);
  2045. snd_soc_component_update_bits(component, WCD938X_ANA_EAR,
  2046. 0x80, 0x00);
  2047. snd_soc_component_update_bits(component, WCD938X_AUX_AUXPA,
  2048. 0x80, 0x00);
  2049. break;
  2050. case BOLERO_SLV_EVT_SSR_DOWN:
  2051. wcd938x->dev_up = false;
  2052. if(wcd938x->notify_swr_dmic)
  2053. blocking_notifier_call_chain(&wcd938x->notifier,
  2054. WCD938X_EVT_SSR_DOWN,
  2055. NULL);
  2056. wcd938x->mbhc->wcd_mbhc.deinit_in_progress = true;
  2057. mbhc = &wcd938x->mbhc->wcd_mbhc;
  2058. wcd938x->usbc_hs_status = get_usbc_hs_status(component,
  2059. mbhc->mbhc_cfg);
  2060. wcd938x_mbhc_ssr_down(wcd938x->mbhc, component);
  2061. wcd938x_reset_low(wcd938x->dev);
  2062. break;
  2063. case BOLERO_SLV_EVT_SSR_UP:
  2064. wcd938x_reset(wcd938x->dev);
  2065. /* allow reset to take effect */
  2066. usleep_range(10000, 10010);
  2067. wcd938x_get_logical_addr(wcd938x->tx_swr_dev);
  2068. wcd938x_get_logical_addr(wcd938x->rx_swr_dev);
  2069. wcd938x_init_reg(component);
  2070. regcache_mark_dirty(wcd938x->regmap);
  2071. regcache_sync(wcd938x->regmap);
  2072. /* Initialize MBHC module */
  2073. mbhc = &wcd938x->mbhc->wcd_mbhc;
  2074. ret = wcd938x_mbhc_post_ssr_init(wcd938x->mbhc, component);
  2075. if (ret) {
  2076. dev_err(component->dev, "%s: mbhc initialization failed\n",
  2077. __func__);
  2078. } else {
  2079. wcd938x_mbhc_hs_detect(component, mbhc->mbhc_cfg);
  2080. }
  2081. wcd938x->mbhc->wcd_mbhc.deinit_in_progress = false;
  2082. wcd938x->dev_up = true;
  2083. if(wcd938x->notify_swr_dmic)
  2084. blocking_notifier_call_chain(&wcd938x->notifier,
  2085. WCD938X_EVT_SSR_UP,
  2086. NULL);
  2087. if (wcd938x->usbc_hs_status)
  2088. mdelay(500);
  2089. break;
  2090. case BOLERO_SLV_EVT_CLK_NOTIFY:
  2091. snd_soc_component_update_bits(component,
  2092. WCD938X_DIGITAL_TOP_CLK_CFG, 0x06,
  2093. ((val >> 0x10) << 0x01));
  2094. break;
  2095. default:
  2096. dev_dbg(component->dev, "%s: invalid event %d\n", __func__, event);
  2097. break;
  2098. }
  2099. return 0;
  2100. }
  2101. static int __wcd938x_codec_enable_micbias(struct snd_soc_dapm_widget *w,
  2102. int event)
  2103. {
  2104. struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
  2105. int micb_num;
  2106. dev_dbg(component->dev, "%s: wname: %s, event: %d\n",
  2107. __func__, w->name, event);
  2108. if (strnstr(w->name, "MIC BIAS1", sizeof("MIC BIAS1")))
  2109. micb_num = MIC_BIAS_1;
  2110. else if (strnstr(w->name, "MIC BIAS2", sizeof("MIC BIAS2")))
  2111. micb_num = MIC_BIAS_2;
  2112. else if (strnstr(w->name, "MIC BIAS3", sizeof("MIC BIAS3")))
  2113. micb_num = MIC_BIAS_3;
  2114. else if (strnstr(w->name, "MIC BIAS4", sizeof("MIC BIAS4")))
  2115. micb_num = MIC_BIAS_4;
  2116. else
  2117. return -EINVAL;
  2118. switch (event) {
  2119. case SND_SOC_DAPM_PRE_PMU:
  2120. wcd938x_micbias_control(component, micb_num,
  2121. MICB_ENABLE, true);
  2122. break;
  2123. case SND_SOC_DAPM_POST_PMU:
  2124. /* 1 msec delay as per HW requirement */
  2125. usleep_range(1000, 1100);
  2126. break;
  2127. case SND_SOC_DAPM_POST_PMD:
  2128. wcd938x_micbias_control(component, micb_num,
  2129. MICB_DISABLE, true);
  2130. break;
  2131. };
  2132. return 0;
  2133. }
  2134. static int wcd938x_codec_enable_micbias(struct snd_soc_dapm_widget *w,
  2135. struct snd_kcontrol *kcontrol,
  2136. int event)
  2137. {
  2138. return __wcd938x_codec_enable_micbias(w, event);
  2139. }
  2140. static int __wcd938x_codec_enable_micbias_pullup(struct snd_soc_dapm_widget *w,
  2141. int event)
  2142. {
  2143. struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
  2144. int micb_num;
  2145. dev_dbg(component->dev, "%s: wname: %s, event: %d\n",
  2146. __func__, w->name, event);
  2147. if (strnstr(w->name, "VA MIC BIAS1", sizeof("VA MIC BIAS1")))
  2148. micb_num = MIC_BIAS_1;
  2149. else if (strnstr(w->name, "VA MIC BIAS2", sizeof("VA MIC BIAS2")))
  2150. micb_num = MIC_BIAS_2;
  2151. else if (strnstr(w->name, "VA MIC BIAS3", sizeof("VA MIC BIAS3")))
  2152. micb_num = MIC_BIAS_3;
  2153. else if (strnstr(w->name, "VA MIC BIAS4", sizeof("VA MIC BIAS4")))
  2154. micb_num = MIC_BIAS_4;
  2155. else
  2156. return -EINVAL;
  2157. switch (event) {
  2158. case SND_SOC_DAPM_PRE_PMU:
  2159. wcd938x_micbias_control(component, micb_num,
  2160. MICB_PULLUP_ENABLE, true);
  2161. break;
  2162. case SND_SOC_DAPM_POST_PMU:
  2163. /* 1 msec delay as per HW requirement */
  2164. usleep_range(1000, 1100);
  2165. break;
  2166. case SND_SOC_DAPM_POST_PMD:
  2167. wcd938x_micbias_control(component, micb_num,
  2168. MICB_PULLUP_DISABLE, true);
  2169. break;
  2170. };
  2171. return 0;
  2172. }
  2173. static int wcd938x_codec_enable_micbias_pullup(struct snd_soc_dapm_widget *w,
  2174. struct snd_kcontrol *kcontrol,
  2175. int event)
  2176. {
  2177. return __wcd938x_codec_enable_micbias_pullup(w, event);
  2178. }
  2179. static int wcd938x_wakeup(void *handle, bool enable)
  2180. {
  2181. struct wcd938x_priv *priv;
  2182. int ret = 0;
  2183. if (!handle) {
  2184. pr_err("%s: NULL handle\n", __func__);
  2185. return -EINVAL;
  2186. }
  2187. priv = (struct wcd938x_priv *)handle;
  2188. if (!priv->tx_swr_dev) {
  2189. pr_err("%s: tx swr dev is NULL\n", __func__);
  2190. return -EINVAL;
  2191. }
  2192. mutex_lock(&priv->wakeup_lock);
  2193. if (enable)
  2194. ret = swr_device_wakeup_vote(priv->tx_swr_dev);
  2195. else
  2196. ret = swr_device_wakeup_unvote(priv->tx_swr_dev);
  2197. mutex_unlock(&priv->wakeup_lock);
  2198. return ret;
  2199. }
  2200. static int wcd938x_codec_force_enable_micbias(struct snd_soc_dapm_widget *w,
  2201. struct snd_kcontrol *kcontrol,
  2202. int event)
  2203. {
  2204. int ret = 0;
  2205. struct snd_soc_component *component =
  2206. snd_soc_dapm_to_component(w->dapm);
  2207. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  2208. switch (event) {
  2209. case SND_SOC_DAPM_PRE_PMU:
  2210. wcd938x_wakeup(wcd938x, true);
  2211. ret = __wcd938x_codec_enable_micbias(w, SND_SOC_DAPM_PRE_PMU);
  2212. wcd938x_wakeup(wcd938x, false);
  2213. break;
  2214. case SND_SOC_DAPM_POST_PMD:
  2215. wcd938x_wakeup(wcd938x, true);
  2216. ret = __wcd938x_codec_enable_micbias(w, SND_SOC_DAPM_POST_PMD);
  2217. wcd938x_wakeup(wcd938x, false);
  2218. break;
  2219. }
  2220. return ret;
  2221. }
  2222. static int wcd938x_enable_micbias(struct wcd938x_priv *wcd938x,
  2223. int micb_num, int req)
  2224. {
  2225. int micb_index = micb_num - 1;
  2226. u16 micb_reg;
  2227. if (NULL == wcd938x) {
  2228. pr_err("%s: wcd938x private data is NULL\n", __func__);
  2229. return -EINVAL;
  2230. }
  2231. switch (micb_num) {
  2232. case MIC_BIAS_1:
  2233. micb_reg = WCD938X_ANA_MICB1;
  2234. break;
  2235. case MIC_BIAS_2:
  2236. micb_reg = WCD938X_ANA_MICB2;
  2237. break;
  2238. case MIC_BIAS_3:
  2239. micb_reg = WCD938X_ANA_MICB3;
  2240. break;
  2241. case MIC_BIAS_4:
  2242. micb_reg = WCD938X_ANA_MICB4;
  2243. break;
  2244. default:
  2245. pr_err("%s: Invalid micbias number: %d\n", __func__, micb_num);
  2246. return -EINVAL;
  2247. };
  2248. pr_debug("%s: req: %d micb_num: %d micb_ref: %d pullup_ref: %d\n",
  2249. __func__, req, micb_num, wcd938x->micb_ref[micb_index],
  2250. wcd938x->pullup_ref[micb_index]);
  2251. mutex_lock(&wcd938x->micb_lock);
  2252. switch (req) {
  2253. case MICB_ENABLE:
  2254. wcd938x->micb_ref[micb_index]++;
  2255. if (wcd938x->micb_ref[micb_index] == 1) {
  2256. regmap_update_bits(wcd938x->regmap,
  2257. WCD938X_DIGITAL_CDC_DIG_CLK_CTL, 0xE0, 0xE0);
  2258. regmap_update_bits(wcd938x->regmap,
  2259. WCD938X_DIGITAL_CDC_ANA_CLK_CTL, 0x10, 0x10);
  2260. regmap_update_bits(wcd938x->regmap,
  2261. WCD938X_DIGITAL_CDC_ANA_TX_CLK_CTL, 0x01, 0x01);
  2262. regmap_update_bits(wcd938x->regmap,
  2263. WCD938X_MICB1_TEST_CTL_2, 0x01, 0x01);
  2264. regmap_update_bits(wcd938x->regmap,
  2265. WCD938X_MICB2_TEST_CTL_2, 0x01, 0x01);
  2266. regmap_update_bits(wcd938x->regmap,
  2267. WCD938X_MICB3_TEST_CTL_2, 0x01, 0x01);
  2268. regmap_update_bits(wcd938x->regmap,
  2269. WCD938X_MICB4_TEST_CTL_2, 0x01, 0x01);
  2270. regmap_update_bits(wcd938x->regmap,
  2271. micb_reg, 0xC0, 0x40);
  2272. regmap_update_bits(wcd938x->regmap, micb_reg, 0x3F, 0x10);
  2273. }
  2274. break;
  2275. case MICB_PULLUP_ENABLE:
  2276. wcd938x->pullup_ref[micb_index]++;
  2277. if ((wcd938x->pullup_ref[micb_index] == 1) &&
  2278. (wcd938x->micb_ref[micb_index] == 0))
  2279. regmap_update_bits(wcd938x->regmap, micb_reg,
  2280. 0xC0, 0x80);
  2281. break;
  2282. case MICB_PULLUP_DISABLE:
  2283. if (wcd938x->pullup_ref[micb_index] > 0)
  2284. wcd938x->pullup_ref[micb_index]--;
  2285. if ((wcd938x->pullup_ref[micb_index] == 0) &&
  2286. (wcd938x->micb_ref[micb_index] == 0))
  2287. regmap_update_bits(wcd938x->regmap, micb_reg,
  2288. 0xC0, 0x00);
  2289. break;
  2290. case MICB_DISABLE:
  2291. if (wcd938x->micb_ref[micb_index] > 0)
  2292. wcd938x->micb_ref[micb_index]--;
  2293. if ((wcd938x->micb_ref[micb_index] == 0) &&
  2294. (wcd938x->pullup_ref[micb_index] > 0))
  2295. regmap_update_bits(wcd938x->regmap, micb_reg,
  2296. 0xC0, 0x80);
  2297. else if ((wcd938x->micb_ref[micb_index] == 0) &&
  2298. (wcd938x->pullup_ref[micb_index] == 0))
  2299. regmap_update_bits(wcd938x->regmap, micb_reg,
  2300. 0xC0, 0x00);
  2301. break;
  2302. };
  2303. mutex_unlock(&wcd938x->micb_lock);
  2304. return 0;
  2305. }
  2306. int wcd938x_codec_force_enable_micbias_v2(struct snd_soc_component *component,
  2307. int event, int micb_num)
  2308. {
  2309. struct wcd938x_priv *wcd938x_priv = NULL;
  2310. int ret = 0;
  2311. int micb_index = micb_num - 1;
  2312. if(NULL == component) {
  2313. pr_err("%s: wcd938x component is NULL\n", __func__);
  2314. return -EINVAL;
  2315. }
  2316. if(event != SND_SOC_DAPM_PRE_PMU && event != SND_SOC_DAPM_POST_PMD) {
  2317. pr_err("%s: invalid event: %d\n", __func__, event);
  2318. return -EINVAL;
  2319. }
  2320. if(micb_num < MIC_BIAS_1 || micb_num > MIC_BIAS_4) {
  2321. pr_err("%s: invalid mic bias num: %d\n", __func__, micb_num);
  2322. return -EINVAL;
  2323. }
  2324. wcd938x_priv = snd_soc_component_get_drvdata(component);
  2325. if (!wcd938x_priv->dev_up) {
  2326. if ((wcd938x_priv->pullup_ref[micb_index] > 0) &&
  2327. (event == SND_SOC_DAPM_POST_PMD)) {
  2328. wcd938x_priv->pullup_ref[micb_index]--;
  2329. ret = -ENODEV;
  2330. goto done;
  2331. }
  2332. }
  2333. switch (event) {
  2334. case SND_SOC_DAPM_PRE_PMU:
  2335. wcd938x_wakeup(wcd938x_priv, true);
  2336. wcd938x_enable_micbias(wcd938x_priv, micb_num, MICB_PULLUP_ENABLE);
  2337. wcd938x_wakeup(wcd938x_priv, false);
  2338. break;
  2339. case SND_SOC_DAPM_POST_PMD:
  2340. wcd938x_wakeup(wcd938x_priv, true);
  2341. wcd938x_enable_micbias(wcd938x_priv, micb_num, MICB_PULLUP_DISABLE);
  2342. wcd938x_wakeup(wcd938x_priv, false);
  2343. break;
  2344. }
  2345. done:
  2346. return ret;
  2347. }
  2348. EXPORT_SYMBOL(wcd938x_codec_force_enable_micbias_v2);
  2349. static inline int wcd938x_tx_path_get(const char *wname,
  2350. unsigned int *path_num)
  2351. {
  2352. int ret = 0;
  2353. char *widget_name = NULL;
  2354. char *w_name = NULL;
  2355. char *path_num_char = NULL;
  2356. char *path_name = NULL;
  2357. widget_name = kstrndup(wname, 9, GFP_KERNEL);
  2358. if (!widget_name)
  2359. return -EINVAL;
  2360. w_name = widget_name;
  2361. path_name = strsep(&widget_name, " ");
  2362. if (!path_name) {
  2363. pr_err("%s: Invalid widget name = %s\n",
  2364. __func__, widget_name);
  2365. ret = -EINVAL;
  2366. goto err;
  2367. }
  2368. path_num_char = strpbrk(path_name, "0123");
  2369. if (!path_num_char) {
  2370. pr_err("%s: tx path index not found\n",
  2371. __func__);
  2372. ret = -EINVAL;
  2373. goto err;
  2374. }
  2375. ret = kstrtouint(path_num_char, 10, path_num);
  2376. if (ret < 0)
  2377. pr_err("%s: Invalid tx path = %s\n",
  2378. __func__, w_name);
  2379. err:
  2380. kfree(w_name);
  2381. return ret;
  2382. }
  2383. static int wcd938x_tx_mode_get(struct snd_kcontrol *kcontrol,
  2384. struct snd_ctl_elem_value *ucontrol)
  2385. {
  2386. struct snd_soc_component *component =
  2387. snd_soc_kcontrol_component(kcontrol);
  2388. struct wcd938x_priv *wcd938x = NULL;
  2389. int ret = 0;
  2390. unsigned int path = 0;
  2391. if (!component)
  2392. return -EINVAL;
  2393. wcd938x = snd_soc_component_get_drvdata(component);
  2394. if (!wcd938x)
  2395. return -EINVAL;
  2396. ret = wcd938x_tx_path_get(kcontrol->id.name, &path);
  2397. if (ret < 0)
  2398. return ret;
  2399. ucontrol->value.integer.value[0] = wcd938x->tx_mode[path];
  2400. return 0;
  2401. }
  2402. static int wcd938x_tx_mode_put(struct snd_kcontrol *kcontrol,
  2403. struct snd_ctl_elem_value *ucontrol)
  2404. {
  2405. struct snd_soc_component *component =
  2406. snd_soc_kcontrol_component(kcontrol);
  2407. struct wcd938x_priv *wcd938x = NULL;
  2408. u32 mode_val;
  2409. unsigned int path = 0;
  2410. int ret = 0;
  2411. if (!component)
  2412. return -EINVAL;
  2413. wcd938x = snd_soc_component_get_drvdata(component);
  2414. if (!wcd938x)
  2415. return -EINVAL;
  2416. ret = wcd938x_tx_path_get(kcontrol->id.name, &path);
  2417. if (ret)
  2418. return ret;
  2419. mode_val = ucontrol->value.enumerated.item[0];
  2420. dev_dbg(component->dev, "%s: mode: %d\n", __func__, mode_val);
  2421. wcd938x->tx_mode[path] = mode_val;
  2422. return 0;
  2423. }
  2424. static int wcd938x_rx_hph_mode_get(struct snd_kcontrol *kcontrol,
  2425. struct snd_ctl_elem_value *ucontrol)
  2426. {
  2427. struct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol);
  2428. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  2429. ucontrol->value.integer.value[0] = wcd938x->hph_mode;
  2430. return 0;
  2431. }
  2432. static int wcd938x_rx_hph_mode_put(struct snd_kcontrol *kcontrol,
  2433. struct snd_ctl_elem_value *ucontrol)
  2434. {
  2435. struct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol);
  2436. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  2437. u32 mode_val;
  2438. mode_val = ucontrol->value.enumerated.item[0];
  2439. dev_dbg(component->dev, "%s: mode: %d\n", __func__, mode_val);
  2440. if (wcd938x->variant == WCD9380) {
  2441. if (mode_val == CLS_H_HIFI || mode_val == CLS_AB_HIFI) {
  2442. dev_info(component->dev,
  2443. "%s:Invalid HPH Mode, default to CLS_H_ULP\n",
  2444. __func__);
  2445. mode_val = CLS_H_ULP;
  2446. }
  2447. }
  2448. if (mode_val == CLS_H_NORMAL) {
  2449. dev_info(component->dev,
  2450. "%s:Invalid HPH Mode, default to class_AB\n",
  2451. __func__);
  2452. mode_val = CLS_H_ULP;
  2453. }
  2454. wcd938x->hph_mode = mode_val;
  2455. return 0;
  2456. }
  2457. static int wcd938x_ear_pa_gain_get(struct snd_kcontrol *kcontrol,
  2458. struct snd_ctl_elem_value *ucontrol)
  2459. {
  2460. u8 ear_pa_gain = 0;
  2461. struct snd_soc_component *component =
  2462. snd_soc_kcontrol_component(kcontrol);
  2463. ear_pa_gain = snd_soc_component_read(component,
  2464. WCD938X_ANA_EAR_COMPANDER_CTL);
  2465. ear_pa_gain = (ear_pa_gain & 0x7C) >> 2;
  2466. ucontrol->value.integer.value[0] = ear_pa_gain;
  2467. dev_dbg(component->dev, "%s: ear_pa_gain = 0x%x\n", __func__,
  2468. ear_pa_gain);
  2469. return 0;
  2470. }
  2471. static int wcd938x_ear_pa_gain_put(struct snd_kcontrol *kcontrol,
  2472. struct snd_ctl_elem_value *ucontrol)
  2473. {
  2474. u8 ear_pa_gain = 0;
  2475. struct snd_soc_component *component =
  2476. snd_soc_kcontrol_component(kcontrol);
  2477. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  2478. dev_dbg(component->dev, "%s: ucontrol->value.integer.value[0] = %ld\n",
  2479. __func__, ucontrol->value.integer.value[0]);
  2480. ear_pa_gain = ucontrol->value.integer.value[0] << 2;
  2481. if (!wcd938x->comp1_enable) {
  2482. snd_soc_component_update_bits(component,
  2483. WCD938X_ANA_EAR_COMPANDER_CTL,
  2484. 0x7C, ear_pa_gain);
  2485. }
  2486. return 0;
  2487. }
  2488. static int wcd938x_get_compander(struct snd_kcontrol *kcontrol,
  2489. struct snd_ctl_elem_value *ucontrol)
  2490. {
  2491. struct snd_soc_component *component =
  2492. snd_soc_kcontrol_component(kcontrol);
  2493. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  2494. bool hphr;
  2495. struct soc_multi_mixer_control *mc;
  2496. mc = (struct soc_multi_mixer_control *)(kcontrol->private_value);
  2497. hphr = mc->shift;
  2498. ucontrol->value.integer.value[0] = hphr ? wcd938x->comp2_enable :
  2499. wcd938x->comp1_enable;
  2500. return 0;
  2501. }
  2502. static int wcd938x_set_compander(struct snd_kcontrol *kcontrol,
  2503. struct snd_ctl_elem_value *ucontrol)
  2504. {
  2505. struct snd_soc_component *component =
  2506. snd_soc_kcontrol_component(kcontrol);
  2507. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  2508. int value = ucontrol->value.integer.value[0];
  2509. bool hphr;
  2510. struct soc_multi_mixer_control *mc;
  2511. mc = (struct soc_multi_mixer_control *)(kcontrol->private_value);
  2512. hphr = mc->shift;
  2513. if (hphr)
  2514. wcd938x->comp2_enable = value;
  2515. else
  2516. wcd938x->comp1_enable = value;
  2517. return 0;
  2518. }
  2519. static int wcd938x_codec_enable_vdd_buck(struct snd_soc_dapm_widget *w,
  2520. struct snd_kcontrol *kcontrol,
  2521. int event)
  2522. {
  2523. struct snd_soc_component *component =
  2524. snd_soc_dapm_to_component(w->dapm);
  2525. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  2526. struct wcd938x_pdata *pdata = NULL;
  2527. int ret = 0;
  2528. pdata = dev_get_platdata(wcd938x->dev);
  2529. if (!pdata) {
  2530. dev_err(component->dev, "%s: pdata is NULL\n", __func__);
  2531. return -EINVAL;
  2532. }
  2533. if (!msm_cdc_is_ondemand_supply(wcd938x->dev,
  2534. wcd938x->supplies,
  2535. pdata->regulator,
  2536. pdata->num_supplies,
  2537. "cdc-vdd-buck"))
  2538. return 0;
  2539. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  2540. w->name, event);
  2541. switch (event) {
  2542. case SND_SOC_DAPM_PRE_PMU:
  2543. if (test_bit(ALLOW_BUCK_DISABLE, &wcd938x->status_mask)) {
  2544. dev_dbg(component->dev,
  2545. "%s: buck already in enabled state\n",
  2546. __func__);
  2547. clear_bit(ALLOW_BUCK_DISABLE, &wcd938x->status_mask);
  2548. return 0;
  2549. }
  2550. ret = msm_cdc_enable_ondemand_supply(wcd938x->dev,
  2551. wcd938x->supplies,
  2552. pdata->regulator,
  2553. pdata->num_supplies,
  2554. "cdc-vdd-buck");
  2555. if (ret == -EINVAL) {
  2556. dev_err(component->dev, "%s: vdd buck is not enabled\n",
  2557. __func__);
  2558. return ret;
  2559. }
  2560. clear_bit(ALLOW_BUCK_DISABLE, &wcd938x->status_mask);
  2561. /*
  2562. * 200us sleep is required after LDO is enabled as per
  2563. * HW requirement
  2564. */
  2565. usleep_range(200, 250);
  2566. break;
  2567. case SND_SOC_DAPM_POST_PMD:
  2568. set_bit(ALLOW_BUCK_DISABLE, &wcd938x->status_mask);
  2569. break;
  2570. }
  2571. return 0;
  2572. }
  2573. static int wcd938x_ldoh_get(struct snd_kcontrol *kcontrol,
  2574. struct snd_ctl_elem_value *ucontrol)
  2575. {
  2576. struct snd_soc_component *component =
  2577. snd_soc_kcontrol_component(kcontrol);
  2578. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  2579. ucontrol->value.integer.value[0] = wcd938x->ldoh;
  2580. return 0;
  2581. }
  2582. static int wcd938x_ldoh_put(struct snd_kcontrol *kcontrol,
  2583. struct snd_ctl_elem_value *ucontrol)
  2584. {
  2585. struct snd_soc_component *component =
  2586. snd_soc_kcontrol_component(kcontrol);
  2587. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  2588. wcd938x->ldoh = ucontrol->value.integer.value[0];
  2589. return 0;
  2590. }
  2591. const char * const tx_master_ch_text[] = {
  2592. "ZERO", "SWRM_TX1_CH1", "SWRM_TX1_CH2", "SWRM_TX1_CH3", "SWRM_TX1_CH4",
  2593. "SWRM_TX2_CH1", "SWRM_TX2_CH2", "SWRM_TX2_CH3", "SWRM_TX2_CH4",
  2594. "SWRM_TX3_CH1", "SWRM_TX3_CH2", "SWRM_TX3_CH3", "SWRM_TX3_CH4",
  2595. "SWRM_PCM_IN",
  2596. };
  2597. const struct soc_enum tx_master_ch_enum =
  2598. SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(tx_master_ch_text),
  2599. tx_master_ch_text);
  2600. static void wcd938x_tx_get_slave_ch_type_idx(const char *wname, int *ch_idx)
  2601. {
  2602. u8 ch_type = 0;
  2603. if (strnstr(wname, "ADC1", sizeof("ADC1")))
  2604. ch_type = ADC1;
  2605. else if (strnstr(wname, "ADC2", sizeof("ADC2")))
  2606. ch_type = ADC2;
  2607. else if (strnstr(wname, "ADC3", sizeof("ADC3")))
  2608. ch_type = ADC3;
  2609. else if (strnstr(wname, "ADC4", sizeof("ADC4")))
  2610. ch_type = ADC4;
  2611. else if (strnstr(wname, "DMIC0", sizeof("DMIC0")))
  2612. ch_type = DMIC0;
  2613. else if (strnstr(wname, "DMIC1", sizeof("DMIC1")))
  2614. ch_type = DMIC1;
  2615. else if (strnstr(wname, "MBHC", sizeof("MBHC")))
  2616. ch_type = MBHC;
  2617. else if (strnstr(wname, "DMIC2", sizeof("DMIC2")))
  2618. ch_type = DMIC2;
  2619. else if (strnstr(wname, "DMIC3", sizeof("DMIC3")))
  2620. ch_type = DMIC3;
  2621. else if (strnstr(wname, "DMIC4", sizeof("DMIC4")))
  2622. ch_type = DMIC4;
  2623. else if (strnstr(wname, "DMIC5", sizeof("DMIC5")))
  2624. ch_type = DMIC5;
  2625. else if (strnstr(wname, "DMIC6", sizeof("DMIC6")))
  2626. ch_type = DMIC6;
  2627. else if (strnstr(wname, "DMIC7", sizeof("DMIC7")))
  2628. ch_type = DMIC7;
  2629. else
  2630. pr_err("%s: port name: %s is not listed\n", __func__, wname);
  2631. if (ch_type)
  2632. *ch_idx = wcd938x_slave_get_slave_ch_val(ch_type);
  2633. else
  2634. *ch_idx = -EINVAL;
  2635. }
  2636. static int wcd938x_tx_master_ch_get(struct snd_kcontrol *kcontrol,
  2637. struct snd_ctl_elem_value *ucontrol)
  2638. {
  2639. struct snd_soc_component *component =
  2640. snd_soc_kcontrol_component(kcontrol);
  2641. struct wcd938x_priv *wcd938x = NULL;
  2642. int slave_ch_idx = -EINVAL;
  2643. if (component == NULL)
  2644. return -EINVAL;
  2645. wcd938x = snd_soc_component_get_drvdata(component);
  2646. if (wcd938x == NULL)
  2647. return -EINVAL;
  2648. wcd938x_tx_get_slave_ch_type_idx(kcontrol->id.name, &slave_ch_idx);
  2649. if (slave_ch_idx < 0 || slave_ch_idx >= WCD938X_MAX_SLAVE_CH_TYPES)
  2650. return -EINVAL;
  2651. ucontrol->value.integer.value[0] = wcd938x_slave_get_master_ch_val(
  2652. wcd938x->tx_master_ch_map[slave_ch_idx]);
  2653. return 0;
  2654. }
  2655. static int wcd938x_tx_master_ch_put(struct snd_kcontrol *kcontrol,
  2656. struct snd_ctl_elem_value *ucontrol)
  2657. {
  2658. struct snd_soc_component *component =
  2659. snd_soc_kcontrol_component(kcontrol);
  2660. struct wcd938x_priv *wcd938x = NULL;
  2661. int slave_ch_idx = -EINVAL, idx = 0;
  2662. if (component == NULL)
  2663. return -EINVAL;
  2664. wcd938x = snd_soc_component_get_drvdata(component);
  2665. if (wcd938x == NULL)
  2666. return -EINVAL;
  2667. wcd938x_tx_get_slave_ch_type_idx(kcontrol->id.name, &slave_ch_idx);
  2668. if (slave_ch_idx < 0 || slave_ch_idx >= WCD938X_MAX_SLAVE_CH_TYPES)
  2669. return -EINVAL;
  2670. dev_dbg(component->dev, "%s: slave_ch_idx: %d", __func__, slave_ch_idx);
  2671. dev_dbg(component->dev, "%s: ucontrol->value.enumerated.item[0] = %ld\n",
  2672. __func__, ucontrol->value.enumerated.item[0]);
  2673. idx = ucontrol->value.enumerated.item[0];
  2674. if (idx < 0 || idx >= ARRAY_SIZE(swr_master_ch_map))
  2675. return -EINVAL;
  2676. wcd938x->tx_master_ch_map[slave_ch_idx] = wcd938x_slave_get_master_ch(idx);
  2677. return 0;
  2678. }
  2679. static int wcd938x_bcs_get(struct snd_kcontrol *kcontrol,
  2680. struct snd_ctl_elem_value *ucontrol)
  2681. {
  2682. struct snd_soc_component *component =
  2683. snd_soc_kcontrol_component(kcontrol);
  2684. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  2685. ucontrol->value.integer.value[0] = wcd938x->bcs_dis;
  2686. return 0;
  2687. }
  2688. static int wcd938x_bcs_put(struct snd_kcontrol *kcontrol,
  2689. struct snd_ctl_elem_value *ucontrol)
  2690. {
  2691. struct snd_soc_component *component =
  2692. snd_soc_kcontrol_component(kcontrol);
  2693. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  2694. wcd938x->bcs_dis = ucontrol->value.integer.value[0];
  2695. return 0;
  2696. }
  2697. static const char * const tx_mode_mux_text_wcd9380[] = {
  2698. "ADC_INVALID", "ADC_HIFI", "ADC_LO_HIF", "ADC_NORMAL", "ADC_LP",
  2699. };
  2700. static const struct soc_enum tx_mode_mux_enum_wcd9380 =
  2701. SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(tx_mode_mux_text_wcd9380),
  2702. tx_mode_mux_text_wcd9380);
  2703. static const char * const tx_mode_mux_text[] = {
  2704. "ADC_INVALID", "ADC_HIFI", "ADC_LO_HIF", "ADC_NORMAL", "ADC_LP",
  2705. "ADC_ULP1", "ADC_ULP2",
  2706. };
  2707. static const struct soc_enum tx_mode_mux_enum =
  2708. SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(tx_mode_mux_text),
  2709. tx_mode_mux_text);
  2710. static const char * const rx_hph_mode_mux_text_wcd9380[] = {
  2711. "CLS_H_INVALID", "CLS_H_INVALID_1", "CLS_H_LP", "CLS_AB",
  2712. "CLS_H_LOHIFI", "CLS_H_ULP", "CLS_H_INVALID_2", "CLS_AB_LP",
  2713. "CLS_AB_LOHIFI",
  2714. };
  2715. static const char * const wcd938x_ear_pa_gain_text[] = {
  2716. "G_6_DB", "G_4P5_DB", "G_3_DB", "G_1P5_DB", "G_0_DB",
  2717. "G_M1P5_DB", "G_M3_DB", "G_M4P5_DB",
  2718. "G_M6_DB", "G_7P5_DB", "G_M9_DB",
  2719. "G_M10P5_DB", "G_M12_DB", "G_M13P5_DB",
  2720. "G_M15_DB", "G_M16P5_DB", "G_M18_DB",
  2721. };
  2722. static const struct soc_enum rx_hph_mode_mux_enum_wcd9380 =
  2723. SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(rx_hph_mode_mux_text_wcd9380),
  2724. rx_hph_mode_mux_text_wcd9380);
  2725. static SOC_ENUM_SINGLE_EXT_DECL(wcd938x_ear_pa_gain_enum,
  2726. wcd938x_ear_pa_gain_text);
  2727. static const char * const rx_hph_mode_mux_text[] = {
  2728. "CLS_H_INVALID", "CLS_H_HIFI", "CLS_H_LP", "CLS_AB", "CLS_H_LOHIFI",
  2729. "CLS_H_ULP", "CLS_AB_HIFI", "CLS_AB_LP", "CLS_AB_LOHIFI",
  2730. };
  2731. static const struct soc_enum rx_hph_mode_mux_enum =
  2732. SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(rx_hph_mode_mux_text),
  2733. rx_hph_mode_mux_text);
  2734. static const struct snd_kcontrol_new wcd9380_snd_controls[] = {
  2735. SOC_ENUM_EXT("EAR PA GAIN", wcd938x_ear_pa_gain_enum,
  2736. wcd938x_ear_pa_gain_get, wcd938x_ear_pa_gain_put),
  2737. SOC_ENUM_EXT("RX HPH Mode", rx_hph_mode_mux_enum_wcd9380,
  2738. wcd938x_rx_hph_mode_get, wcd938x_rx_hph_mode_put),
  2739. SOC_ENUM_EXT("TX0 MODE", tx_mode_mux_enum_wcd9380,
  2740. wcd938x_tx_mode_get, wcd938x_tx_mode_put),
  2741. SOC_ENUM_EXT("TX1 MODE", tx_mode_mux_enum_wcd9380,
  2742. wcd938x_tx_mode_get, wcd938x_tx_mode_put),
  2743. SOC_ENUM_EXT("TX2 MODE", tx_mode_mux_enum_wcd9380,
  2744. wcd938x_tx_mode_get, wcd938x_tx_mode_put),
  2745. SOC_ENUM_EXT("TX3 MODE", tx_mode_mux_enum_wcd9380,
  2746. wcd938x_tx_mode_get, wcd938x_tx_mode_put),
  2747. };
  2748. static const struct snd_kcontrol_new wcd9385_snd_controls[] = {
  2749. SOC_ENUM_EXT("RX HPH Mode", rx_hph_mode_mux_enum,
  2750. wcd938x_rx_hph_mode_get, wcd938x_rx_hph_mode_put),
  2751. SOC_ENUM_EXT("TX0 MODE", tx_mode_mux_enum,
  2752. wcd938x_tx_mode_get, wcd938x_tx_mode_put),
  2753. SOC_ENUM_EXT("TX1 MODE", tx_mode_mux_enum,
  2754. wcd938x_tx_mode_get, wcd938x_tx_mode_put),
  2755. SOC_ENUM_EXT("TX2 MODE", tx_mode_mux_enum,
  2756. wcd938x_tx_mode_get, wcd938x_tx_mode_put),
  2757. SOC_ENUM_EXT("TX3 MODE", tx_mode_mux_enum,
  2758. wcd938x_tx_mode_get, wcd938x_tx_mode_put),
  2759. };
  2760. static const struct snd_kcontrol_new wcd938x_snd_controls[] = {
  2761. SOC_SINGLE_EXT("HPHL_COMP Switch", SND_SOC_NOPM, 0, 1, 0,
  2762. wcd938x_get_compander, wcd938x_set_compander),
  2763. SOC_SINGLE_EXT("HPHR_COMP Switch", SND_SOC_NOPM, 1, 1, 0,
  2764. wcd938x_get_compander, wcd938x_set_compander),
  2765. SOC_SINGLE_EXT("LDOH Enable", SND_SOC_NOPM, 0, 1, 0,
  2766. wcd938x_ldoh_get, wcd938x_ldoh_put),
  2767. SOC_SINGLE_EXT("ADC2_BCS Disable", SND_SOC_NOPM, 0, 1, 0,
  2768. wcd938x_bcs_get, wcd938x_bcs_put),
  2769. SOC_SINGLE_TLV("HPHL Volume", WCD938X_HPH_L_EN, 0, 20, 1, line_gain),
  2770. SOC_SINGLE_TLV("HPHR Volume", WCD938X_HPH_R_EN, 0, 20, 1, line_gain),
  2771. SOC_SINGLE_TLV("ADC1 Volume", WCD938X_ANA_TX_CH1, 0, 20, 0,
  2772. analog_gain),
  2773. SOC_SINGLE_TLV("ADC2 Volume", WCD938X_ANA_TX_CH2, 0, 20, 0,
  2774. analog_gain),
  2775. SOC_SINGLE_TLV("ADC3 Volume", WCD938X_ANA_TX_CH3, 0, 20, 0,
  2776. analog_gain),
  2777. SOC_SINGLE_TLV("ADC4 Volume", WCD938X_ANA_TX_CH4, 0, 20, 0,
  2778. analog_gain),
  2779. SOC_ENUM_EXT("ADC1 ChMap", tx_master_ch_enum,
  2780. wcd938x_tx_master_ch_get, wcd938x_tx_master_ch_put),
  2781. SOC_ENUM_EXT("ADC2 ChMap", tx_master_ch_enum,
  2782. wcd938x_tx_master_ch_get, wcd938x_tx_master_ch_put),
  2783. SOC_ENUM_EXT("ADC3 ChMap", tx_master_ch_enum,
  2784. wcd938x_tx_master_ch_get, wcd938x_tx_master_ch_put),
  2785. SOC_ENUM_EXT("ADC4 ChMap", tx_master_ch_enum,
  2786. wcd938x_tx_master_ch_get, wcd938x_tx_master_ch_put),
  2787. SOC_ENUM_EXT("DMIC0 ChMap", tx_master_ch_enum,
  2788. wcd938x_tx_master_ch_get, wcd938x_tx_master_ch_put),
  2789. SOC_ENUM_EXT("DMIC1 ChMap", tx_master_ch_enum,
  2790. wcd938x_tx_master_ch_get, wcd938x_tx_master_ch_put),
  2791. SOC_ENUM_EXT("MBHC ChMap", tx_master_ch_enum,
  2792. wcd938x_tx_master_ch_get, wcd938x_tx_master_ch_put),
  2793. SOC_ENUM_EXT("DMIC2 ChMap", tx_master_ch_enum,
  2794. wcd938x_tx_master_ch_get, wcd938x_tx_master_ch_put),
  2795. SOC_ENUM_EXT("DMIC3 ChMap", tx_master_ch_enum,
  2796. wcd938x_tx_master_ch_get, wcd938x_tx_master_ch_put),
  2797. SOC_ENUM_EXT("DMIC4 ChMap", tx_master_ch_enum,
  2798. wcd938x_tx_master_ch_get, wcd938x_tx_master_ch_put),
  2799. SOC_ENUM_EXT("DMIC5 ChMap", tx_master_ch_enum,
  2800. wcd938x_tx_master_ch_get, wcd938x_tx_master_ch_put),
  2801. SOC_ENUM_EXT("DMIC6 ChMap", tx_master_ch_enum,
  2802. wcd938x_tx_master_ch_get, wcd938x_tx_master_ch_put),
  2803. SOC_ENUM_EXT("DMIC7 ChMap", tx_master_ch_enum,
  2804. wcd938x_tx_master_ch_get, wcd938x_tx_master_ch_put),
  2805. };
  2806. static const struct snd_kcontrol_new adc1_switch[] = {
  2807. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2808. };
  2809. static const struct snd_kcontrol_new adc2_switch[] = {
  2810. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2811. };
  2812. static const struct snd_kcontrol_new adc3_switch[] = {
  2813. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2814. };
  2815. static const struct snd_kcontrol_new adc4_switch[] = {
  2816. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2817. };
  2818. static const struct snd_kcontrol_new amic1_switch[] = {
  2819. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2820. };
  2821. static const struct snd_kcontrol_new amic2_switch[] = {
  2822. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2823. };
  2824. static const struct snd_kcontrol_new amic3_switch[] = {
  2825. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2826. };
  2827. static const struct snd_kcontrol_new amic4_switch[] = {
  2828. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2829. };
  2830. static const struct snd_kcontrol_new amic5_switch[] = {
  2831. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2832. };
  2833. static const struct snd_kcontrol_new amic6_switch[] = {
  2834. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2835. };
  2836. static const struct snd_kcontrol_new amic7_switch[] = {
  2837. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2838. };
  2839. static const struct snd_kcontrol_new va_amic1_switch[] = {
  2840. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2841. };
  2842. static const struct snd_kcontrol_new va_amic2_switch[] = {
  2843. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2844. };
  2845. static const struct snd_kcontrol_new va_amic3_switch[] = {
  2846. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2847. };
  2848. static const struct snd_kcontrol_new va_amic4_switch[] = {
  2849. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2850. };
  2851. static const struct snd_kcontrol_new va_amic5_switch[] = {
  2852. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2853. };
  2854. static const struct snd_kcontrol_new va_amic6_switch[] = {
  2855. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2856. };
  2857. static const struct snd_kcontrol_new va_amic7_switch[] = {
  2858. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2859. };
  2860. static const struct snd_kcontrol_new dmic1_switch[] = {
  2861. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2862. };
  2863. static const struct snd_kcontrol_new dmic2_switch[] = {
  2864. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2865. };
  2866. static const struct snd_kcontrol_new dmic3_switch[] = {
  2867. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2868. };
  2869. static const struct snd_kcontrol_new dmic4_switch[] = {
  2870. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2871. };
  2872. static const struct snd_kcontrol_new dmic5_switch[] = {
  2873. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2874. };
  2875. static const struct snd_kcontrol_new dmic6_switch[] = {
  2876. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2877. };
  2878. static const struct snd_kcontrol_new dmic7_switch[] = {
  2879. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2880. };
  2881. static const struct snd_kcontrol_new dmic8_switch[] = {
  2882. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2883. };
  2884. static const struct snd_kcontrol_new ear_rdac_switch[] = {
  2885. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2886. };
  2887. static const struct snd_kcontrol_new aux_rdac_switch[] = {
  2888. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2889. };
  2890. static const struct snd_kcontrol_new hphl_rdac_switch[] = {
  2891. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2892. };
  2893. static const struct snd_kcontrol_new hphr_rdac_switch[] = {
  2894. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2895. };
  2896. static const char * const adc2_mux_text[] = {
  2897. "INP2", "INP3"
  2898. };
  2899. static const struct soc_enum adc2_enum =
  2900. SOC_ENUM_SINGLE(WCD938X_TX_NEW_AMIC_MUX_CFG, 7,
  2901. ARRAY_SIZE(adc2_mux_text), adc2_mux_text);
  2902. static const struct snd_kcontrol_new tx_adc2_mux =
  2903. SOC_DAPM_ENUM("ADC2 MUX Mux", adc2_enum);
  2904. static const char * const adc3_mux_text[] = {
  2905. "INP4", "INP6"
  2906. };
  2907. static const struct soc_enum adc3_enum =
  2908. SOC_ENUM_SINGLE(WCD938X_TX_NEW_AMIC_MUX_CFG, 6,
  2909. ARRAY_SIZE(adc3_mux_text), adc3_mux_text);
  2910. static const struct snd_kcontrol_new tx_adc3_mux =
  2911. SOC_DAPM_ENUM("ADC3 MUX Mux", adc3_enum);
  2912. static const char * const adc4_mux_text[] = {
  2913. "INP5", "INP7"
  2914. };
  2915. static const struct soc_enum adc4_enum =
  2916. SOC_ENUM_SINGLE(WCD938X_TX_NEW_AMIC_MUX_CFG, 5,
  2917. ARRAY_SIZE(adc4_mux_text), adc4_mux_text);
  2918. static const struct snd_kcontrol_new tx_adc4_mux =
  2919. SOC_DAPM_ENUM("ADC4 MUX Mux", adc4_enum);
  2920. static const char * const rdac3_mux_text[] = {
  2921. "RX1", "RX3"
  2922. };
  2923. static const char * const hdr12_mux_text[] = {
  2924. "NO_HDR12", "HDR12"
  2925. };
  2926. static const struct soc_enum hdr12_enum =
  2927. SOC_ENUM_SINGLE(WCD938X_TX_NEW_AMIC_MUX_CFG, 4,
  2928. ARRAY_SIZE(hdr12_mux_text), hdr12_mux_text);
  2929. static const struct snd_kcontrol_new tx_hdr12_mux =
  2930. SOC_DAPM_ENUM("HDR12 MUX Mux", hdr12_enum);
  2931. static const char * const hdr34_mux_text[] = {
  2932. "NO_HDR34", "HDR34"
  2933. };
  2934. static const struct soc_enum hdr34_enum =
  2935. SOC_ENUM_SINGLE(WCD938X_TX_NEW_AMIC_MUX_CFG, 3,
  2936. ARRAY_SIZE(hdr34_mux_text), hdr34_mux_text);
  2937. static const struct snd_kcontrol_new tx_hdr34_mux =
  2938. SOC_DAPM_ENUM("HDR34 MUX Mux", hdr34_enum);
  2939. static const struct soc_enum rdac3_enum =
  2940. SOC_ENUM_SINGLE(WCD938X_DIGITAL_CDC_EAR_PATH_CTL, 0,
  2941. ARRAY_SIZE(rdac3_mux_text), rdac3_mux_text);
  2942. static const struct snd_kcontrol_new rx_rdac3_mux =
  2943. SOC_DAPM_ENUM("RDAC3_MUX Mux", rdac3_enum);
  2944. static const struct snd_soc_dapm_widget wcd938x_dapm_widgets[] = {
  2945. /*input widgets*/
  2946. SND_SOC_DAPM_INPUT("AMIC1"),
  2947. SND_SOC_DAPM_INPUT("AMIC2"),
  2948. SND_SOC_DAPM_INPUT("AMIC3"),
  2949. SND_SOC_DAPM_INPUT("AMIC4"),
  2950. SND_SOC_DAPM_INPUT("AMIC5"),
  2951. SND_SOC_DAPM_INPUT("AMIC6"),
  2952. SND_SOC_DAPM_INPUT("AMIC7"),
  2953. SND_SOC_DAPM_INPUT("VA AMIC1"),
  2954. SND_SOC_DAPM_INPUT("VA AMIC2"),
  2955. SND_SOC_DAPM_INPUT("VA AMIC3"),
  2956. SND_SOC_DAPM_INPUT("VA AMIC4"),
  2957. SND_SOC_DAPM_INPUT("VA AMIC5"),
  2958. SND_SOC_DAPM_INPUT("VA AMIC6"),
  2959. SND_SOC_DAPM_INPUT("VA AMIC7"),
  2960. SND_SOC_DAPM_INPUT("IN1_HPHL"),
  2961. SND_SOC_DAPM_INPUT("IN2_HPHR"),
  2962. SND_SOC_DAPM_INPUT("IN3_AUX"),
  2963. /*
  2964. * These dummy widgets are null connected to WCD938x dapm input and
  2965. * output widgets which are not actual path endpoints. This ensures
  2966. * dapm doesnt set these dapm input and output widgets as endpoints.
  2967. */
  2968. SND_SOC_DAPM_INPUT("WCD_TX_DUMMY"),
  2969. SND_SOC_DAPM_OUTPUT("WCD_RX_DUMMY"),
  2970. /*tx widgets*/
  2971. SND_SOC_DAPM_ADC_E("ADC1", NULL, SND_SOC_NOPM, 0, 0,
  2972. wcd938x_codec_enable_adc,
  2973. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2974. SND_SOC_DAPM_ADC_E("ADC2", NULL, SND_SOC_NOPM, 1, 0,
  2975. wcd938x_codec_enable_adc,
  2976. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2977. SND_SOC_DAPM_ADC_E("ADC3", NULL, SND_SOC_NOPM, 2, 0,
  2978. wcd938x_codec_enable_adc,
  2979. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2980. SND_SOC_DAPM_ADC_E("ADC4", NULL, SND_SOC_NOPM, 3, 0,
  2981. wcd938x_codec_enable_adc,
  2982. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2983. SND_SOC_DAPM_ADC_E("DMIC1", NULL, SND_SOC_NOPM, 0, 0,
  2984. wcd938x_codec_enable_dmic,
  2985. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2986. SND_SOC_DAPM_ADC_E("DMIC2", NULL, SND_SOC_NOPM, 1, 0,
  2987. wcd938x_codec_enable_dmic,
  2988. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2989. SND_SOC_DAPM_ADC_E("DMIC3", NULL, SND_SOC_NOPM, 2, 0,
  2990. wcd938x_codec_enable_dmic,
  2991. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2992. SND_SOC_DAPM_ADC_E("DMIC4", NULL, SND_SOC_NOPM, 3, 0,
  2993. wcd938x_codec_enable_dmic,
  2994. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2995. SND_SOC_DAPM_ADC_E("DMIC5", NULL, SND_SOC_NOPM, 4, 0,
  2996. wcd938x_codec_enable_dmic,
  2997. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2998. SND_SOC_DAPM_ADC_E("DMIC6", NULL, SND_SOC_NOPM, 5, 0,
  2999. wcd938x_codec_enable_dmic,
  3000. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3001. SND_SOC_DAPM_ADC_E("DMIC7", NULL, SND_SOC_NOPM, 6, 0,
  3002. wcd938x_codec_enable_dmic,
  3003. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3004. SND_SOC_DAPM_ADC_E("DMIC8", NULL, SND_SOC_NOPM, 7, 0,
  3005. wcd938x_codec_enable_dmic,
  3006. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3007. SND_SOC_DAPM_MIXER_E("ADC1 REQ", SND_SOC_NOPM, 0, 0,
  3008. NULL, 0, wcd938x_enable_req,
  3009. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3010. SND_SOC_DAPM_MIXER_E("ADC2 REQ", SND_SOC_NOPM, 1, 0,
  3011. NULL, 0, wcd938x_enable_req,
  3012. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3013. SND_SOC_DAPM_MIXER_E("ADC3 REQ", SND_SOC_NOPM, 2, 0,
  3014. NULL, 0, wcd938x_enable_req,
  3015. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3016. SND_SOC_DAPM_MIXER_E("ADC4 REQ", SND_SOC_NOPM, 3, 0,
  3017. NULL, 0, wcd938x_enable_req,
  3018. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3019. SND_SOC_DAPM_MIXER_E("AMIC1_MIXER", SND_SOC_NOPM, 0, 0,
  3020. amic1_switch, ARRAY_SIZE(amic1_switch), NULL,
  3021. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3022. SND_SOC_DAPM_MIXER_E("AMIC2_MIXER", SND_SOC_NOPM, 0, 0,
  3023. amic2_switch, ARRAY_SIZE(amic2_switch), NULL,
  3024. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3025. SND_SOC_DAPM_MIXER_E("AMIC3_MIXER", SND_SOC_NOPM, 0, 0,
  3026. amic3_switch, ARRAY_SIZE(amic3_switch), NULL,
  3027. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3028. SND_SOC_DAPM_MIXER_E("AMIC4_MIXER", SND_SOC_NOPM, 0, 0,
  3029. amic4_switch, ARRAY_SIZE(amic4_switch), NULL,
  3030. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3031. SND_SOC_DAPM_MIXER_E("AMIC5_MIXER", SND_SOC_NOPM, 0, 0,
  3032. amic5_switch, ARRAY_SIZE(amic5_switch), NULL,
  3033. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3034. SND_SOC_DAPM_MIXER_E("AMIC6_MIXER", SND_SOC_NOPM, 0, 0,
  3035. amic6_switch, ARRAY_SIZE(amic6_switch), NULL,
  3036. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3037. SND_SOC_DAPM_MIXER_E("AMIC7_MIXER", SND_SOC_NOPM, 0, 0,
  3038. amic7_switch, ARRAY_SIZE(amic7_switch), NULL,
  3039. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3040. SND_SOC_DAPM_MIXER_E("VA_AMIC1_MIXER", SND_SOC_NOPM, 0, 0,
  3041. va_amic1_switch, ARRAY_SIZE(va_amic1_switch), NULL,
  3042. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3043. SND_SOC_DAPM_MIXER_E("VA_AMIC2_MIXER", SND_SOC_NOPM, 0, 0,
  3044. va_amic2_switch, ARRAY_SIZE(va_amic2_switch), NULL,
  3045. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3046. SND_SOC_DAPM_MIXER_E("VA_AMIC3_MIXER", SND_SOC_NOPM, 0, 0,
  3047. va_amic3_switch, ARRAY_SIZE(va_amic3_switch), NULL,
  3048. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3049. SND_SOC_DAPM_MIXER_E("VA_AMIC4_MIXER", SND_SOC_NOPM, 0, 0,
  3050. va_amic4_switch, ARRAY_SIZE(va_amic4_switch), NULL,
  3051. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3052. SND_SOC_DAPM_MIXER_E("VA_AMIC5_MIXER", SND_SOC_NOPM, 0, 0,
  3053. va_amic5_switch, ARRAY_SIZE(va_amic5_switch), NULL,
  3054. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3055. SND_SOC_DAPM_MIXER_E("VA_AMIC6_MIXER", SND_SOC_NOPM, 0, 0,
  3056. va_amic6_switch, ARRAY_SIZE(va_amic6_switch), NULL,
  3057. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3058. SND_SOC_DAPM_MIXER_E("VA_AMIC7_MIXER", SND_SOC_NOPM, 0, 0,
  3059. va_amic7_switch, ARRAY_SIZE(va_amic7_switch), NULL,
  3060. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3061. SND_SOC_DAPM_MUX("ADC2 MUX", SND_SOC_NOPM, 0, 0,
  3062. &tx_adc2_mux),
  3063. SND_SOC_DAPM_MUX("ADC3 MUX", SND_SOC_NOPM, 0, 0,
  3064. &tx_adc3_mux),
  3065. SND_SOC_DAPM_MUX("ADC4 MUX", SND_SOC_NOPM, 0, 0,
  3066. &tx_adc4_mux),
  3067. SND_SOC_DAPM_MUX("HDR12 MUX", SND_SOC_NOPM, 0, 0,
  3068. &tx_hdr12_mux),
  3069. SND_SOC_DAPM_MUX("HDR34 MUX", SND_SOC_NOPM, 0, 0,
  3070. &tx_hdr34_mux),
  3071. /*tx mixers*/
  3072. SND_SOC_DAPM_MIXER_E("ADC1_MIXER", SND_SOC_NOPM, ADC1, 0,
  3073. adc1_switch, ARRAY_SIZE(adc1_switch),
  3074. wcd938x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  3075. SND_SOC_DAPM_POST_PMD),
  3076. SND_SOC_DAPM_MIXER_E("ADC2_MIXER", SND_SOC_NOPM, ADC2, 0,
  3077. adc2_switch, ARRAY_SIZE(adc2_switch),
  3078. wcd938x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  3079. SND_SOC_DAPM_POST_PMD),
  3080. SND_SOC_DAPM_MIXER_E("ADC3_MIXER", SND_SOC_NOPM, ADC3, 0, adc3_switch,
  3081. ARRAY_SIZE(adc3_switch), wcd938x_tx_swr_ctrl,
  3082. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3083. SND_SOC_DAPM_MIXER_E("ADC4_MIXER", SND_SOC_NOPM, ADC4, 0, adc4_switch,
  3084. ARRAY_SIZE(adc4_switch), wcd938x_tx_swr_ctrl,
  3085. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3086. SND_SOC_DAPM_MIXER_E("DMIC1_MIXER", SND_SOC_NOPM, DMIC1,
  3087. 0, dmic1_switch, ARRAY_SIZE(dmic1_switch),
  3088. wcd938x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  3089. SND_SOC_DAPM_POST_PMD),
  3090. SND_SOC_DAPM_MIXER_E("DMIC2_MIXER", SND_SOC_NOPM, DMIC2,
  3091. 0, dmic2_switch, ARRAY_SIZE(dmic2_switch),
  3092. wcd938x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  3093. SND_SOC_DAPM_POST_PMD),
  3094. SND_SOC_DAPM_MIXER_E("DMIC3_MIXER", SND_SOC_NOPM, DMIC3,
  3095. 0, dmic3_switch, ARRAY_SIZE(dmic3_switch),
  3096. wcd938x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  3097. SND_SOC_DAPM_POST_PMD),
  3098. SND_SOC_DAPM_MIXER_E("DMIC4_MIXER", SND_SOC_NOPM, DMIC4,
  3099. 0, dmic4_switch, ARRAY_SIZE(dmic4_switch),
  3100. wcd938x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  3101. SND_SOC_DAPM_POST_PMD),
  3102. SND_SOC_DAPM_MIXER_E("DMIC5_MIXER", SND_SOC_NOPM, DMIC5,
  3103. 0, dmic5_switch, ARRAY_SIZE(dmic5_switch),
  3104. wcd938x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  3105. SND_SOC_DAPM_POST_PMD),
  3106. SND_SOC_DAPM_MIXER_E("DMIC6_MIXER", SND_SOC_NOPM, DMIC6,
  3107. 0, dmic6_switch, ARRAY_SIZE(dmic6_switch),
  3108. wcd938x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  3109. SND_SOC_DAPM_POST_PMD),
  3110. SND_SOC_DAPM_MIXER_E("DMIC7_MIXER", SND_SOC_NOPM, DMIC7,
  3111. 0, dmic7_switch, ARRAY_SIZE(dmic7_switch),
  3112. wcd938x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  3113. SND_SOC_DAPM_POST_PMD),
  3114. SND_SOC_DAPM_MIXER_E("DMIC8_MIXER", SND_SOC_NOPM, DMIC8,
  3115. 0, dmic8_switch, ARRAY_SIZE(dmic8_switch),
  3116. wcd938x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  3117. SND_SOC_DAPM_POST_PMD),
  3118. /* micbias widgets*/
  3119. SND_SOC_DAPM_SUPPLY("MIC BIAS1", SND_SOC_NOPM, 0, 0,
  3120. wcd938x_codec_enable_micbias,
  3121. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3122. SND_SOC_DAPM_POST_PMD),
  3123. SND_SOC_DAPM_SUPPLY("MIC BIAS2", SND_SOC_NOPM, 0, 0,
  3124. wcd938x_codec_enable_micbias,
  3125. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3126. SND_SOC_DAPM_POST_PMD),
  3127. SND_SOC_DAPM_SUPPLY("MIC BIAS3", SND_SOC_NOPM, 0, 0,
  3128. wcd938x_codec_enable_micbias,
  3129. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3130. SND_SOC_DAPM_POST_PMD),
  3131. SND_SOC_DAPM_SUPPLY("MIC BIAS4", SND_SOC_NOPM, 0, 0,
  3132. wcd938x_codec_enable_micbias,
  3133. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3134. SND_SOC_DAPM_POST_PMD),
  3135. SND_SOC_DAPM_SUPPLY(DAPM_MICBIAS1_STANDALONE, SND_SOC_NOPM, 0, 0,
  3136. wcd938x_codec_force_enable_micbias,
  3137. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3138. SND_SOC_DAPM_SUPPLY(DAPM_MICBIAS2_STANDALONE, SND_SOC_NOPM, 0, 0,
  3139. wcd938x_codec_force_enable_micbias,
  3140. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3141. SND_SOC_DAPM_SUPPLY(DAPM_MICBIAS3_STANDALONE, SND_SOC_NOPM, 0, 0,
  3142. wcd938x_codec_force_enable_micbias,
  3143. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3144. SND_SOC_DAPM_SUPPLY(DAPM_MICBIAS4_STANDALONE, SND_SOC_NOPM, 0, 0,
  3145. wcd938x_codec_force_enable_micbias,
  3146. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3147. SND_SOC_DAPM_SUPPLY("VDD_BUCK", SND_SOC_NOPM, 0, 0,
  3148. wcd938x_codec_enable_vdd_buck,
  3149. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3150. SND_SOC_DAPM_SUPPLY_S("CLS_H_PORT", 1, SND_SOC_NOPM, 0, 0,
  3151. wcd938x_enable_clsh,
  3152. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3153. /*rx widgets*/
  3154. SND_SOC_DAPM_PGA_E("EAR PGA", WCD938X_ANA_EAR, 7, 0, NULL, 0,
  3155. wcd938x_codec_enable_ear_pa,
  3156. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3157. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  3158. SND_SOC_DAPM_PGA_E("AUX PGA", WCD938X_AUX_AUXPA, 7, 0, NULL, 0,
  3159. wcd938x_codec_enable_aux_pa,
  3160. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3161. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  3162. SND_SOC_DAPM_PGA_E("HPHL PGA", WCD938X_ANA_HPH, 7, 0, NULL, 0,
  3163. wcd938x_codec_enable_hphl_pa,
  3164. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3165. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  3166. SND_SOC_DAPM_PGA_E("HPHR PGA", WCD938X_ANA_HPH, 6, 0, NULL, 0,
  3167. wcd938x_codec_enable_hphr_pa,
  3168. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3169. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  3170. SND_SOC_DAPM_DAC_E("RDAC1", NULL, SND_SOC_NOPM, 0, 0,
  3171. wcd938x_codec_hphl_dac_event,
  3172. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3173. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  3174. SND_SOC_DAPM_DAC_E("RDAC2", NULL, SND_SOC_NOPM, 0, 0,
  3175. wcd938x_codec_hphr_dac_event,
  3176. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3177. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  3178. SND_SOC_DAPM_DAC_E("RDAC3", NULL, SND_SOC_NOPM, 0, 0,
  3179. wcd938x_codec_ear_dac_event,
  3180. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3181. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  3182. SND_SOC_DAPM_DAC_E("RDAC4", NULL, SND_SOC_NOPM, 0, 0,
  3183. wcd938x_codec_aux_dac_event,
  3184. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3185. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  3186. SND_SOC_DAPM_MUX("RDAC3_MUX", SND_SOC_NOPM, 0, 0, &rx_rdac3_mux),
  3187. SND_SOC_DAPM_MIXER_E("RX1", SND_SOC_NOPM, 0, 0, NULL, 0,
  3188. wcd938x_enable_rx1, SND_SOC_DAPM_PRE_PMU |
  3189. SND_SOC_DAPM_POST_PMD),
  3190. SND_SOC_DAPM_MIXER_E("RX2", SND_SOC_NOPM, 0, 0, NULL, 0,
  3191. wcd938x_enable_rx2, SND_SOC_DAPM_PRE_PMU |
  3192. SND_SOC_DAPM_POST_PMD),
  3193. SND_SOC_DAPM_MIXER_E("RX3", SND_SOC_NOPM, 0, 0, NULL, 0,
  3194. wcd938x_enable_rx3, SND_SOC_DAPM_PRE_PMU |
  3195. SND_SOC_DAPM_POST_PMD),
  3196. /* rx mixer widgets*/
  3197. SND_SOC_DAPM_MIXER("EAR_RDAC", SND_SOC_NOPM, 0, 0,
  3198. ear_rdac_switch, ARRAY_SIZE(ear_rdac_switch)),
  3199. SND_SOC_DAPM_MIXER("AUX_RDAC", SND_SOC_NOPM, 0, 0,
  3200. aux_rdac_switch, ARRAY_SIZE(aux_rdac_switch)),
  3201. SND_SOC_DAPM_MIXER("HPHL_RDAC", SND_SOC_NOPM, 0, 0,
  3202. hphl_rdac_switch, ARRAY_SIZE(hphl_rdac_switch)),
  3203. SND_SOC_DAPM_MIXER("HPHR_RDAC", SND_SOC_NOPM, 0, 0,
  3204. hphr_rdac_switch, ARRAY_SIZE(hphr_rdac_switch)),
  3205. /*output widgets tx*/
  3206. SND_SOC_DAPM_OUTPUT("WCD_TX_OUTPUT"),
  3207. /*output widgets rx*/
  3208. SND_SOC_DAPM_OUTPUT("EAR"),
  3209. SND_SOC_DAPM_OUTPUT("AUX"),
  3210. SND_SOC_DAPM_OUTPUT("HPHL"),
  3211. SND_SOC_DAPM_OUTPUT("HPHR"),
  3212. /* micbias pull up widgets*/
  3213. SND_SOC_DAPM_SUPPLY("VA MIC BIAS1", SND_SOC_NOPM, 0, 0,
  3214. wcd938x_codec_enable_micbias_pullup,
  3215. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3216. SND_SOC_DAPM_POST_PMD),
  3217. SND_SOC_DAPM_SUPPLY("VA MIC BIAS2", SND_SOC_NOPM, 0, 0,
  3218. wcd938x_codec_enable_micbias_pullup,
  3219. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3220. SND_SOC_DAPM_POST_PMD),
  3221. SND_SOC_DAPM_SUPPLY("VA MIC BIAS3", SND_SOC_NOPM, 0, 0,
  3222. wcd938x_codec_enable_micbias_pullup,
  3223. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3224. SND_SOC_DAPM_POST_PMD),
  3225. SND_SOC_DAPM_SUPPLY("VA MIC BIAS4", SND_SOC_NOPM, 0, 0,
  3226. wcd938x_codec_enable_micbias_pullup,
  3227. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3228. SND_SOC_DAPM_POST_PMD),
  3229. };
  3230. static const struct snd_soc_dapm_route wcd938x_audio_map[] = {
  3231. {"WCD_TX_DUMMY", NULL, "WCD_TX_OUTPUT"},
  3232. {"WCD_TX_OUTPUT", NULL, "ADC1_MIXER"},
  3233. {"ADC1_MIXER", "Switch", "ADC1 REQ"},
  3234. {"ADC1 REQ", NULL, "ADC1"},
  3235. {"ADC1", NULL, "AMIC1_MIXER"},
  3236. {"AMIC1_MIXER", "Switch", "AMIC1"},
  3237. {"AMIC1_MIXER", NULL, "VA_AMIC1_MIXER"},
  3238. {"VA_AMIC1_MIXER", "Switch", "VA AMIC1"},
  3239. {"WCD_TX_OUTPUT", NULL, "ADC2_MIXER"},
  3240. {"ADC2_MIXER", "Switch", "ADC2 REQ"},
  3241. {"ADC2 REQ", NULL, "ADC2"},
  3242. {"ADC2", NULL, "HDR12 MUX"},
  3243. {"HDR12 MUX", "NO_HDR12", "ADC2 MUX"},
  3244. {"HDR12 MUX", "HDR12", "AMIC1_MIXER"},
  3245. {"ADC2 MUX", "INP3", "AMIC3_MIXER"},
  3246. {"AMIC3_MIXER", "Switch", "AMIC3"},
  3247. {"AMIC3_MIXER", NULL, "VA_AMIC3_MIXER"},
  3248. {"VA_AMIC3_MIXER", "Switch", "VA AMIC3"},
  3249. {"ADC2 MUX", "INP2", "AMIC2_MIXER"},
  3250. {"AMIC2_MIXER", "Switch", "AMIC2"},
  3251. {"AMIC2_MIXER", NULL, "VA_AMIC2_MIXER"},
  3252. {"VA_AMIC2_MIXER", "Switch", "VA AMIC2"},
  3253. {"WCD_TX_OUTPUT", NULL, "ADC3_MIXER"},
  3254. {"ADC3_MIXER", "Switch", "ADC3 REQ"},
  3255. {"ADC3 REQ", NULL, "ADC3"},
  3256. {"ADC3", NULL, "HDR34 MUX"},
  3257. {"HDR34 MUX", "NO_HDR34", "ADC3 MUX"},
  3258. {"HDR34 MUX", "HDR34", "AMIC5_MIXER"},
  3259. {"ADC3 MUX", "INP4", "AMIC4_MIXER"},
  3260. {"AMIC4_MIXER", "Switch", "AMIC4"},
  3261. {"AMIC4_MIXER", NULL, "VA_AMIC4_MIXER"},
  3262. {"VA_AMIC4_MIXER", "Switch", "VA AMIC4"},
  3263. {"ADC3 MUX", "INP6", "AMIC6_MIXER"},
  3264. {"AMIC6_MIXER", "Switch", "AMIC6"},
  3265. {"AMIC6_MIXER", NULL, "VA_AMIC6_MIXER"},
  3266. {"VA_AMIC6_MIXER", "Switch", "VA AMIC6"},
  3267. {"WCD_TX_OUTPUT", NULL, "ADC4_MIXER"},
  3268. {"ADC4_MIXER", "Switch", "ADC4 REQ"},
  3269. {"ADC4 REQ", NULL, "ADC4"},
  3270. {"ADC4", NULL, "ADC4 MUX"},
  3271. {"ADC4 MUX", "INP5", "AMIC5_MIXER"},
  3272. {"AMIC5_MIXER", "Switch", "AMIC5"},
  3273. {"AMIC5_MIXER", NULL, "VA_AMIC5_MIXER"},
  3274. {"VA_AMIC5_MIXER", "Switch", "VA AMIC5"},
  3275. {"ADC4 MUX", "INP7", "AMIC7_MIXER"},
  3276. {"AMIC7_MIXER", "Switch", "AMIC7"},
  3277. {"AMIC7_MIXER", NULL, "VA_AMIC7_MIXER"},
  3278. {"VA_AMIC7_MIXER", "Switch", "VA AMIC7"},
  3279. {"WCD_TX_OUTPUT", NULL, "DMIC1_MIXER"},
  3280. {"DMIC1_MIXER", "Switch", "DMIC1"},
  3281. {"WCD_TX_OUTPUT", NULL, "DMIC2_MIXER"},
  3282. {"DMIC2_MIXER", "Switch", "DMIC2"},
  3283. {"WCD_TX_OUTPUT", NULL, "DMIC3_MIXER"},
  3284. {"DMIC3_MIXER", "Switch", "DMIC3"},
  3285. {"WCD_TX_OUTPUT", NULL, "DMIC4_MIXER"},
  3286. {"DMIC4_MIXER", "Switch", "DMIC4"},
  3287. {"WCD_TX_OUTPUT", NULL, "DMIC5_MIXER"},
  3288. {"DMIC5_MIXER", "Switch", "DMIC5"},
  3289. {"WCD_TX_OUTPUT", NULL, "DMIC6_MIXER"},
  3290. {"DMIC6_MIXER", "Switch", "DMIC6"},
  3291. {"WCD_TX_OUTPUT", NULL, "DMIC7_MIXER"},
  3292. {"DMIC7_MIXER", "Switch", "DMIC7"},
  3293. {"WCD_TX_OUTPUT", NULL, "DMIC8_MIXER"},
  3294. {"DMIC8_MIXER", "Switch", "DMIC8"},
  3295. {"IN1_HPHL", NULL, "WCD_RX_DUMMY"},
  3296. {"IN1_HPHL", NULL, "VDD_BUCK"},
  3297. {"IN1_HPHL", NULL, "CLS_H_PORT"},
  3298. {"RX1", NULL, "IN1_HPHL"},
  3299. {"RDAC1", NULL, "RX1"},
  3300. {"HPHL_RDAC", "Switch", "RDAC1"},
  3301. {"HPHL PGA", NULL, "HPHL_RDAC"},
  3302. {"HPHL", NULL, "HPHL PGA"},
  3303. {"IN2_HPHR", NULL, "WCD_RX_DUMMY"},
  3304. {"IN2_HPHR", NULL, "VDD_BUCK"},
  3305. {"IN2_HPHR", NULL, "CLS_H_PORT"},
  3306. {"RX2", NULL, "IN2_HPHR"},
  3307. {"RDAC2", NULL, "RX2"},
  3308. {"HPHR_RDAC", "Switch", "RDAC2"},
  3309. {"HPHR PGA", NULL, "HPHR_RDAC"},
  3310. {"HPHR", NULL, "HPHR PGA"},
  3311. {"IN3_AUX", NULL, "WCD_RX_DUMMY"},
  3312. {"IN3_AUX", NULL, "VDD_BUCK"},
  3313. {"IN3_AUX", NULL, "CLS_H_PORT"},
  3314. {"RX3", NULL, "IN3_AUX"},
  3315. {"RDAC4", NULL, "RX3"},
  3316. {"AUX_RDAC", "Switch", "RDAC4"},
  3317. {"AUX PGA", NULL, "AUX_RDAC"},
  3318. {"AUX", NULL, "AUX PGA"},
  3319. {"RDAC3_MUX", "RX3", "RX3"},
  3320. {"RDAC3_MUX", "RX1", "RX1"},
  3321. {"RDAC3", NULL, "RDAC3_MUX"},
  3322. {"EAR_RDAC", "Switch", "RDAC3"},
  3323. {"EAR PGA", NULL, "EAR_RDAC"},
  3324. {"EAR", NULL, "EAR PGA"},
  3325. };
  3326. static ssize_t wcd938x_version_read(struct snd_info_entry *entry,
  3327. void *file_private_data,
  3328. struct file *file,
  3329. char __user *buf, size_t count,
  3330. loff_t pos)
  3331. {
  3332. struct wcd938x_priv *priv;
  3333. char buffer[WCD938X_VERSION_ENTRY_SIZE];
  3334. int len = 0;
  3335. priv = (struct wcd938x_priv *) entry->private_data;
  3336. if (!priv) {
  3337. pr_err("%s: wcd938x priv is null\n", __func__);
  3338. return -EINVAL;
  3339. }
  3340. switch (priv->version) {
  3341. case WCD938X_VERSION_1_0:
  3342. len = snprintf(buffer, sizeof(buffer), "WCD938X_1_0\n");
  3343. break;
  3344. default:
  3345. len = snprintf(buffer, sizeof(buffer), "VER_UNDEFINED\n");
  3346. }
  3347. return simple_read_from_buffer(buf, count, &pos, buffer, len);
  3348. }
  3349. static struct snd_info_entry_ops wcd938x_info_ops = {
  3350. .read = wcd938x_version_read,
  3351. };
  3352. static ssize_t wcd938x_variant_read(struct snd_info_entry *entry,
  3353. void *file_private_data,
  3354. struct file *file,
  3355. char __user *buf, size_t count,
  3356. loff_t pos)
  3357. {
  3358. struct wcd938x_priv *priv;
  3359. char buffer[WCD938X_VARIANT_ENTRY_SIZE];
  3360. int len = 0;
  3361. priv = (struct wcd938x_priv *) entry->private_data;
  3362. if (!priv) {
  3363. pr_err("%s: wcd938x priv is null\n", __func__);
  3364. return -EINVAL;
  3365. }
  3366. switch (priv->variant) {
  3367. case WCD9380:
  3368. len = snprintf(buffer, sizeof(buffer), "WCD9380\n");
  3369. break;
  3370. case WCD9385:
  3371. len = snprintf(buffer, sizeof(buffer), "WCD9385\n");
  3372. break;
  3373. default:
  3374. len = snprintf(buffer, sizeof(buffer), "VER_UNDEFINED\n");
  3375. }
  3376. return simple_read_from_buffer(buf, count, &pos, buffer, len);
  3377. }
  3378. static struct snd_info_entry_ops wcd938x_variant_ops = {
  3379. .read = wcd938x_variant_read,
  3380. };
  3381. /*
  3382. * wcd938x_get_codec_variant
  3383. * @component: component instance
  3384. *
  3385. * Return: codec variant or -EINVAL in error.
  3386. */
  3387. int wcd938x_get_codec_variant(struct snd_soc_component *component)
  3388. {
  3389. struct wcd938x_priv *priv = NULL;
  3390. if (!component)
  3391. return -EINVAL;
  3392. priv = snd_soc_component_get_drvdata(component);
  3393. if (!priv) {
  3394. dev_err(component->dev,
  3395. "%s:wcd938x not probed\n", __func__);
  3396. return 0;
  3397. }
  3398. return priv->variant;
  3399. }
  3400. EXPORT_SYMBOL(wcd938x_get_codec_variant);
  3401. /*
  3402. * wcd938x_info_create_codec_entry - creates wcd938x module
  3403. * @codec_root: The parent directory
  3404. * @component: component instance
  3405. *
  3406. * Creates wcd938x module, variant and version entry under the given
  3407. * parent directory.
  3408. *
  3409. * Return: 0 on success or negative error code on failure.
  3410. */
  3411. int wcd938x_info_create_codec_entry(struct snd_info_entry *codec_root,
  3412. struct snd_soc_component *component)
  3413. {
  3414. struct snd_info_entry *version_entry;
  3415. struct snd_info_entry *variant_entry;
  3416. struct wcd938x_priv *priv;
  3417. struct snd_soc_card *card;
  3418. if (!codec_root || !component)
  3419. return -EINVAL;
  3420. priv = snd_soc_component_get_drvdata(component);
  3421. if (priv->entry) {
  3422. dev_dbg(priv->dev,
  3423. "%s:wcd938x module already created\n", __func__);
  3424. return 0;
  3425. }
  3426. card = component->card;
  3427. priv->entry = snd_info_create_module_entry(codec_root->module,
  3428. "wcd938x", codec_root);
  3429. if (!priv->entry) {
  3430. dev_dbg(component->dev, "%s: failed to create wcd938x entry\n",
  3431. __func__);
  3432. return -ENOMEM;
  3433. }
  3434. priv->entry->mode = S_IFDIR | 0555;
  3435. if (snd_info_register(priv->entry) < 0) {
  3436. snd_info_free_entry(priv->entry);
  3437. return -ENOMEM;
  3438. }
  3439. version_entry = snd_info_create_card_entry(card->snd_card,
  3440. "version",
  3441. priv->entry);
  3442. if (!version_entry) {
  3443. dev_dbg(component->dev, "%s: failed to create wcd938x version entry\n",
  3444. __func__);
  3445. snd_info_free_entry(priv->entry);
  3446. return -ENOMEM;
  3447. }
  3448. version_entry->private_data = priv;
  3449. version_entry->size = WCD938X_VERSION_ENTRY_SIZE;
  3450. version_entry->content = SNDRV_INFO_CONTENT_DATA;
  3451. version_entry->c.ops = &wcd938x_info_ops;
  3452. if (snd_info_register(version_entry) < 0) {
  3453. snd_info_free_entry(version_entry);
  3454. snd_info_free_entry(priv->entry);
  3455. return -ENOMEM;
  3456. }
  3457. priv->version_entry = version_entry;
  3458. variant_entry = snd_info_create_card_entry(card->snd_card,
  3459. "variant",
  3460. priv->entry);
  3461. if (!variant_entry) {
  3462. dev_dbg(component->dev, "%s: failed to create wcd938x variant entry\n",
  3463. __func__);
  3464. snd_info_free_entry(version_entry);
  3465. snd_info_free_entry(priv->entry);
  3466. return -ENOMEM;
  3467. }
  3468. variant_entry->private_data = priv;
  3469. variant_entry->size = WCD938X_VARIANT_ENTRY_SIZE;
  3470. variant_entry->content = SNDRV_INFO_CONTENT_DATA;
  3471. variant_entry->c.ops = &wcd938x_variant_ops;
  3472. if (snd_info_register(variant_entry) < 0) {
  3473. snd_info_free_entry(variant_entry);
  3474. snd_info_free_entry(version_entry);
  3475. snd_info_free_entry(priv->entry);
  3476. return -ENOMEM;
  3477. }
  3478. priv->variant_entry = variant_entry;
  3479. return 0;
  3480. }
  3481. EXPORT_SYMBOL(wcd938x_info_create_codec_entry);
  3482. static int wcd938x_set_micbias_data(struct wcd938x_priv *wcd938x,
  3483. struct wcd938x_pdata *pdata)
  3484. {
  3485. int vout_ctl_1 = 0, vout_ctl_2 = 0, vout_ctl_3 = 0, vout_ctl_4 = 0;
  3486. int rc = 0;
  3487. if (!pdata) {
  3488. dev_err(wcd938x->dev, "%s: NULL pdata\n", __func__);
  3489. return -ENODEV;
  3490. }
  3491. /* set micbias voltage */
  3492. vout_ctl_1 = wcd938x_get_micb_vout_ctl_val(pdata->micbias.micb1_mv);
  3493. vout_ctl_2 = wcd938x_get_micb_vout_ctl_val(pdata->micbias.micb2_mv);
  3494. vout_ctl_3 = wcd938x_get_micb_vout_ctl_val(pdata->micbias.micb3_mv);
  3495. vout_ctl_4 = wcd938x_get_micb_vout_ctl_val(pdata->micbias.micb4_mv);
  3496. if (vout_ctl_1 < 0 || vout_ctl_2 < 0 || vout_ctl_3 < 0 ||
  3497. vout_ctl_4 < 0) {
  3498. rc = -EINVAL;
  3499. goto done;
  3500. }
  3501. regmap_update_bits(wcd938x->regmap, WCD938X_ANA_MICB1, 0x3F,
  3502. vout_ctl_1);
  3503. regmap_update_bits(wcd938x->regmap, WCD938X_ANA_MICB2, 0x3F,
  3504. vout_ctl_2);
  3505. regmap_update_bits(wcd938x->regmap, WCD938X_ANA_MICB3, 0x3F,
  3506. vout_ctl_3);
  3507. regmap_update_bits(wcd938x->regmap, WCD938X_ANA_MICB4, 0x3F,
  3508. vout_ctl_4);
  3509. done:
  3510. return rc;
  3511. }
  3512. static int wcd938x_soc_codec_probe(struct snd_soc_component *component)
  3513. {
  3514. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  3515. struct snd_soc_dapm_context *dapm =
  3516. snd_soc_component_get_dapm(component);
  3517. int variant;
  3518. int ret = -EINVAL;
  3519. dev_info(component->dev, "%s()\n", __func__);
  3520. wcd938x = snd_soc_component_get_drvdata(component);
  3521. if (!wcd938x)
  3522. return -EINVAL;
  3523. wcd938x->component = component;
  3524. snd_soc_component_init_regmap(component, wcd938x->regmap);
  3525. devm_regmap_qti_debugfs_register(&wcd938x->tx_swr_dev->dev, wcd938x->regmap);
  3526. variant = (snd_soc_component_read(component,
  3527. WCD938X_DIGITAL_EFUSE_REG_0) & 0x1E) >> 1;
  3528. wcd938x->variant = variant;
  3529. wcd938x->fw_data = devm_kzalloc(component->dev,
  3530. sizeof(*(wcd938x->fw_data)),
  3531. GFP_KERNEL);
  3532. if (!wcd938x->fw_data) {
  3533. dev_err(component->dev, "Failed to allocate fw_data\n");
  3534. ret = -ENOMEM;
  3535. goto err;
  3536. }
  3537. set_bit(WCD9XXX_MBHC_CAL, wcd938x->fw_data->cal_bit);
  3538. ret = wcd_cal_create_hwdep(wcd938x->fw_data,
  3539. WCD9XXX_CODEC_HWDEP_NODE, component);
  3540. if (ret < 0) {
  3541. dev_err(component->dev, "%s hwdep failed %d\n", __func__, ret);
  3542. goto err_hwdep;
  3543. }
  3544. ret = wcd938x_mbhc_init(&wcd938x->mbhc, component, wcd938x->fw_data);
  3545. if (ret) {
  3546. pr_err("%s: mbhc initialization failed\n", __func__);
  3547. goto err_hwdep;
  3548. }
  3549. snd_soc_dapm_ignore_suspend(dapm, "WCD938X_AIF Playback");
  3550. snd_soc_dapm_ignore_suspend(dapm, "WCD938X_AIF Capture");
  3551. snd_soc_dapm_ignore_suspend(dapm, "AMIC1");
  3552. snd_soc_dapm_ignore_suspend(dapm, "AMIC2");
  3553. snd_soc_dapm_ignore_suspend(dapm, "AMIC3");
  3554. snd_soc_dapm_ignore_suspend(dapm, "AMIC4");
  3555. snd_soc_dapm_ignore_suspend(dapm, "AMIC5");
  3556. snd_soc_dapm_ignore_suspend(dapm, "AMIC6");
  3557. snd_soc_dapm_ignore_suspend(dapm, "AMIC7");
  3558. snd_soc_dapm_ignore_suspend(dapm, "VA AMIC1");
  3559. snd_soc_dapm_ignore_suspend(dapm, "VA AMIC2");
  3560. snd_soc_dapm_ignore_suspend(dapm, "VA AMIC3");
  3561. snd_soc_dapm_ignore_suspend(dapm, "VA AMIC4");
  3562. snd_soc_dapm_ignore_suspend(dapm, "VA AMIC5");
  3563. snd_soc_dapm_ignore_suspend(dapm, "VA AMIC6");
  3564. snd_soc_dapm_ignore_suspend(dapm, "VA AMIC7");
  3565. snd_soc_dapm_ignore_suspend(dapm, "WCD_TX_OUTPUT");
  3566. snd_soc_dapm_ignore_suspend(dapm, "IN1_HPHL");
  3567. snd_soc_dapm_ignore_suspend(dapm, "IN2_HPHR");
  3568. snd_soc_dapm_ignore_suspend(dapm, "IN3_AUX");
  3569. snd_soc_dapm_ignore_suspend(dapm, "EAR");
  3570. snd_soc_dapm_ignore_suspend(dapm, "AUX");
  3571. snd_soc_dapm_ignore_suspend(dapm, "HPHL");
  3572. snd_soc_dapm_ignore_suspend(dapm, "HPHR");
  3573. snd_soc_dapm_ignore_suspend(dapm, "WCD_TX_DUMMY");
  3574. snd_soc_dapm_ignore_suspend(dapm, "WCD_RX_DUMMY");
  3575. snd_soc_dapm_sync(dapm);
  3576. wcd_cls_h_init(&wcd938x->clsh_info);
  3577. wcd938x_init_reg(component);
  3578. if (wcd938x->variant == WCD9380) {
  3579. ret = snd_soc_add_component_controls(component, wcd9380_snd_controls,
  3580. ARRAY_SIZE(wcd9380_snd_controls));
  3581. if (ret < 0) {
  3582. dev_err(component->dev,
  3583. "%s: Failed to add snd ctrls for variant: %d\n",
  3584. __func__, wcd938x->variant);
  3585. goto err_hwdep;
  3586. }
  3587. }
  3588. if (wcd938x->variant == WCD9385) {
  3589. ret = snd_soc_add_component_controls(component, wcd9385_snd_controls,
  3590. ARRAY_SIZE(wcd9385_snd_controls));
  3591. if (ret < 0) {
  3592. dev_err(component->dev,
  3593. "%s: Failed to add snd ctrls for variant: %d\n",
  3594. __func__, wcd938x->variant);
  3595. goto err_hwdep;
  3596. }
  3597. }
  3598. wcd938x->version = WCD938X_VERSION_1_0;
  3599. /* Register event notifier */
  3600. wcd938x->nblock.notifier_call = wcd938x_event_notify;
  3601. if (wcd938x->register_notifier) {
  3602. ret = wcd938x->register_notifier(wcd938x->handle,
  3603. &wcd938x->nblock,
  3604. true);
  3605. if (ret) {
  3606. dev_err(component->dev,
  3607. "%s: Failed to register notifier %d\n",
  3608. __func__, ret);
  3609. return ret;
  3610. }
  3611. }
  3612. return ret;
  3613. err_hwdep:
  3614. wcd938x->fw_data = NULL;
  3615. err:
  3616. return ret;
  3617. }
  3618. static void wcd938x_soc_codec_remove(struct snd_soc_component *component)
  3619. {
  3620. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  3621. if (!wcd938x) {
  3622. dev_err(component->dev, "%s: wcd938x is already NULL\n",
  3623. __func__);
  3624. return;
  3625. }
  3626. if (wcd938x->register_notifier)
  3627. wcd938x->register_notifier(wcd938x->handle,
  3628. &wcd938x->nblock,
  3629. false);
  3630. }
  3631. static int wcd938x_soc_codec_suspend(struct snd_soc_component *component)
  3632. {
  3633. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  3634. if (!wcd938x)
  3635. return 0;
  3636. wcd938x->dapm_bias_off = true;
  3637. return 0;
  3638. }
  3639. static int wcd938x_soc_codec_resume(struct snd_soc_component *component)
  3640. {
  3641. struct wcd938x_priv *wcd938x = snd_soc_component_get_drvdata(component);
  3642. if (!wcd938x)
  3643. return 0;
  3644. wcd938x->dapm_bias_off = false;
  3645. return 0;
  3646. }
  3647. static struct snd_soc_component_driver soc_codec_dev_wcd938x = {
  3648. .name = WCD938X_DRV_NAME,
  3649. .probe = wcd938x_soc_codec_probe,
  3650. .remove = wcd938x_soc_codec_remove,
  3651. .controls = wcd938x_snd_controls,
  3652. .num_controls = ARRAY_SIZE(wcd938x_snd_controls),
  3653. .dapm_widgets = wcd938x_dapm_widgets,
  3654. .num_dapm_widgets = ARRAY_SIZE(wcd938x_dapm_widgets),
  3655. .dapm_routes = wcd938x_audio_map,
  3656. .num_dapm_routes = ARRAY_SIZE(wcd938x_audio_map),
  3657. .suspend = wcd938x_soc_codec_suspend,
  3658. .resume = wcd938x_soc_codec_resume,
  3659. };
  3660. static int wcd938x_reset(struct device *dev)
  3661. {
  3662. struct wcd938x_priv *wcd938x = NULL;
  3663. int rc = 0;
  3664. int value = 0;
  3665. if (!dev)
  3666. return -ENODEV;
  3667. wcd938x = dev_get_drvdata(dev);
  3668. if (!wcd938x)
  3669. return -EINVAL;
  3670. if (!wcd938x->rst_np) {
  3671. dev_err(dev, "%s: reset gpio device node not specified\n",
  3672. __func__);
  3673. return -EINVAL;
  3674. }
  3675. value = msm_cdc_pinctrl_get_state(wcd938x->rst_np);
  3676. if (value > 0)
  3677. return 0;
  3678. rc = msm_cdc_pinctrl_select_sleep_state(wcd938x->rst_np);
  3679. if (rc) {
  3680. dev_err(dev, "%s: wcd sleep state request fail!\n",
  3681. __func__);
  3682. return rc;
  3683. }
  3684. /* 20us sleep required after pulling the reset gpio to LOW */
  3685. usleep_range(20, 30);
  3686. rc = msm_cdc_pinctrl_select_active_state(wcd938x->rst_np);
  3687. if (rc) {
  3688. dev_err(dev, "%s: wcd active state request fail!\n",
  3689. __func__);
  3690. return rc;
  3691. }
  3692. /* 20us sleep required after pulling the reset gpio to HIGH */
  3693. usleep_range(20, 30);
  3694. return rc;
  3695. }
  3696. static int wcd938x_read_of_property_u32(struct device *dev, const char *name,
  3697. u32 *val)
  3698. {
  3699. int rc = 0;
  3700. rc = of_property_read_u32(dev->of_node, name, val);
  3701. if (rc)
  3702. dev_err(dev, "%s: Looking up %s property in node %s failed\n",
  3703. __func__, name, dev->of_node->full_name);
  3704. return rc;
  3705. }
  3706. static void wcd938x_dt_parse_micbias_info(struct device *dev,
  3707. struct wcd938x_micbias_setting *mb)
  3708. {
  3709. u32 prop_val = 0;
  3710. int rc = 0;
  3711. /* MB1 */
  3712. if (of_find_property(dev->of_node, "qcom,cdc-micbias1-mv",
  3713. NULL)) {
  3714. rc = wcd938x_read_of_property_u32(dev,
  3715. "qcom,cdc-micbias1-mv",
  3716. &prop_val);
  3717. if (!rc)
  3718. mb->micb1_mv = prop_val;
  3719. } else {
  3720. dev_info(dev, "%s: Micbias1 DT property not found\n",
  3721. __func__);
  3722. }
  3723. /* MB2 */
  3724. if (of_find_property(dev->of_node, "qcom,cdc-micbias2-mv",
  3725. NULL)) {
  3726. rc = wcd938x_read_of_property_u32(dev,
  3727. "qcom,cdc-micbias2-mv",
  3728. &prop_val);
  3729. if (!rc)
  3730. mb->micb2_mv = prop_val;
  3731. } else {
  3732. dev_info(dev, "%s: Micbias2 DT property not found\n",
  3733. __func__);
  3734. }
  3735. /* MB3 */
  3736. if (of_find_property(dev->of_node, "qcom,cdc-micbias3-mv",
  3737. NULL)) {
  3738. rc = wcd938x_read_of_property_u32(dev,
  3739. "qcom,cdc-micbias3-mv",
  3740. &prop_val);
  3741. if (!rc)
  3742. mb->micb3_mv = prop_val;
  3743. } else {
  3744. dev_info(dev, "%s: Micbias3 DT property not found\n",
  3745. __func__);
  3746. }
  3747. /* MB4 */
  3748. if (of_find_property(dev->of_node, "qcom,cdc-micbias4-mv",
  3749. NULL)) {
  3750. rc = wcd938x_read_of_property_u32(dev,
  3751. "qcom,cdc-micbias4-mv",
  3752. &prop_val);
  3753. if (!rc)
  3754. mb->micb4_mv = prop_val;
  3755. } else {
  3756. dev_info(dev, "%s: Micbias4 DT property not found\n",
  3757. __func__);
  3758. }
  3759. }
  3760. static int wcd938x_reset_low(struct device *dev)
  3761. {
  3762. struct wcd938x_priv *wcd938x = NULL;
  3763. int rc = 0;
  3764. if (!dev)
  3765. return -ENODEV;
  3766. wcd938x = dev_get_drvdata(dev);
  3767. if (!wcd938x)
  3768. return -EINVAL;
  3769. if (!wcd938x->rst_np) {
  3770. dev_err(dev, "%s: reset gpio device node not specified\n",
  3771. __func__);
  3772. return -EINVAL;
  3773. }
  3774. rc = msm_cdc_pinctrl_select_sleep_state(wcd938x->rst_np);
  3775. if (rc) {
  3776. dev_err(dev, "%s: wcd sleep state request fail!\n",
  3777. __func__);
  3778. return rc;
  3779. }
  3780. /* 20us sleep required after pulling the reset gpio to LOW */
  3781. usleep_range(20, 30);
  3782. return rc;
  3783. }
  3784. struct wcd938x_pdata *wcd938x_populate_dt_data(struct device *dev)
  3785. {
  3786. struct wcd938x_pdata *pdata = NULL;
  3787. pdata = devm_kzalloc(dev, sizeof(struct wcd938x_pdata),
  3788. GFP_KERNEL);
  3789. if (!pdata)
  3790. return NULL;
  3791. pdata->rst_np = of_parse_phandle(dev->of_node,
  3792. "qcom,wcd-rst-gpio-node", 0);
  3793. if (!pdata->rst_np) {
  3794. dev_err(dev, "%s: Looking up %s property in node %s failed\n",
  3795. __func__, "qcom,wcd-rst-gpio-node",
  3796. dev->of_node->full_name);
  3797. return NULL;
  3798. }
  3799. /* Parse power supplies */
  3800. msm_cdc_get_power_supplies(dev, &pdata->regulator,
  3801. &pdata->num_supplies);
  3802. if (!pdata->regulator || (pdata->num_supplies <= 0)) {
  3803. dev_err(dev, "%s: no power supplies defined for codec\n",
  3804. __func__);
  3805. return NULL;
  3806. }
  3807. pdata->rx_slave = of_parse_phandle(dev->of_node, "qcom,rx-slave", 0);
  3808. pdata->tx_slave = of_parse_phandle(dev->of_node, "qcom,tx-slave", 0);
  3809. wcd938x_dt_parse_micbias_info(dev, &pdata->micbias);
  3810. return pdata;
  3811. }
  3812. static irqreturn_t wcd938x_wd_handle_irq(int irq, void *data)
  3813. {
  3814. pr_err_ratelimited("%s: Watchdog interrupt for irq =%d triggered\n",
  3815. __func__, irq);
  3816. return IRQ_HANDLED;
  3817. }
  3818. static struct snd_soc_dai_driver wcd938x_dai[] = {
  3819. {
  3820. .name = "wcd938x_cdc",
  3821. .playback = {
  3822. .stream_name = "WCD938X_AIF Playback",
  3823. .rates = WCD938X_RATES | WCD938X_FRAC_RATES,
  3824. .formats = WCD938X_FORMATS,
  3825. .rate_max = 384000,
  3826. .rate_min = 8000,
  3827. .channels_min = 1,
  3828. .channels_max = 4,
  3829. },
  3830. .capture = {
  3831. .stream_name = "WCD938X_AIF Capture",
  3832. .rates = WCD938X_RATES | WCD938X_FRAC_RATES,
  3833. .formats = WCD938X_FORMATS,
  3834. .rate_max = 384000,
  3835. .rate_min = 8000,
  3836. .channels_min = 1,
  3837. .channels_max = 4,
  3838. },
  3839. },
  3840. };
  3841. static int wcd938x_bind(struct device *dev)
  3842. {
  3843. int ret = 0, i = 0;
  3844. struct wcd938x_pdata *pdata = dev_get_platdata(dev);
  3845. struct wcd938x_priv *wcd938x = dev_get_drvdata(dev);
  3846. /*
  3847. * Add 5msec delay to provide sufficient time for
  3848. * soundwire auto enumeration of slave devices as
  3849. * as per HW requirement.
  3850. */
  3851. usleep_range(5000, 5010);
  3852. ret = component_bind_all(dev, wcd938x);
  3853. if (ret) {
  3854. dev_err(dev, "%s: Slave bind failed, ret = %d\n",
  3855. __func__, ret);
  3856. return ret;
  3857. }
  3858. wcd938x->rx_swr_dev = get_matching_swr_slave_device(pdata->rx_slave);
  3859. if (!wcd938x->rx_swr_dev) {
  3860. dev_err(dev, "%s: Could not find RX swr slave device\n",
  3861. __func__);
  3862. ret = -ENODEV;
  3863. goto err;
  3864. }
  3865. wcd938x->tx_swr_dev = get_matching_swr_slave_device(pdata->tx_slave);
  3866. if (!wcd938x->tx_swr_dev) {
  3867. dev_err(dev, "%s: Could not find TX swr slave device\n",
  3868. __func__);
  3869. ret = -ENODEV;
  3870. goto err;
  3871. }
  3872. swr_init_port_params(wcd938x->tx_swr_dev, SWR_NUM_PORTS,
  3873. wcd938x->swr_tx_port_params);
  3874. wcd938x->regmap = devm_regmap_init_swr(wcd938x->tx_swr_dev,
  3875. &wcd938x_regmap_config);
  3876. if (!wcd938x->regmap) {
  3877. dev_err(dev, "%s: Regmap init failed\n",
  3878. __func__);
  3879. goto err;
  3880. }
  3881. /* Set all interupts as edge triggered */
  3882. for (i = 0; i < wcd938x_regmap_irq_chip.num_regs; i++)
  3883. regmap_write(wcd938x->regmap,
  3884. (WCD938X_DIGITAL_INTR_LEVEL_0 + i), 0);
  3885. wcd938x_regmap_irq_chip.irq_drv_data = wcd938x;
  3886. wcd938x->irq_info.wcd_regmap_irq_chip = &wcd938x_regmap_irq_chip;
  3887. wcd938x->irq_info.codec_name = "WCD938X";
  3888. wcd938x->irq_info.regmap = wcd938x->regmap;
  3889. wcd938x->irq_info.dev = dev;
  3890. ret = wcd_irq_init(&wcd938x->irq_info, &wcd938x->virq);
  3891. if (ret) {
  3892. dev_err(wcd938x->dev, "%s: IRQ init failed: %d\n",
  3893. __func__, ret);
  3894. goto err;
  3895. }
  3896. wcd938x->tx_swr_dev->slave_irq = wcd938x->virq;
  3897. ret = wcd938x_set_micbias_data(wcd938x, pdata);
  3898. if (ret < 0) {
  3899. dev_err(dev, "%s: bad micbias pdata\n", __func__);
  3900. goto err_irq;
  3901. }
  3902. /* Request for watchdog interrupt */
  3903. wcd_request_irq(&wcd938x->irq_info, WCD938X_IRQ_HPHR_PDM_WD_INT,
  3904. "HPHR PDM WD INT", wcd938x_wd_handle_irq, NULL);
  3905. wcd_request_irq(&wcd938x->irq_info, WCD938X_IRQ_HPHL_PDM_WD_INT,
  3906. "HPHL PDM WD INT", wcd938x_wd_handle_irq, NULL);
  3907. wcd_request_irq(&wcd938x->irq_info, WCD938X_IRQ_AUX_PDM_WD_INT,
  3908. "AUX PDM WD INT", wcd938x_wd_handle_irq, NULL);
  3909. /* Disable watchdog interrupt for HPH and AUX */
  3910. wcd_disable_irq(&wcd938x->irq_info, WCD938X_IRQ_HPHR_PDM_WD_INT);
  3911. wcd_disable_irq(&wcd938x->irq_info, WCD938X_IRQ_HPHL_PDM_WD_INT);
  3912. wcd_disable_irq(&wcd938x->irq_info, WCD938X_IRQ_AUX_PDM_WD_INT);
  3913. ret = snd_soc_register_component(dev, &soc_codec_dev_wcd938x,
  3914. wcd938x_dai, ARRAY_SIZE(wcd938x_dai));
  3915. if (ret) {
  3916. dev_err(dev, "%s: Codec registration failed\n",
  3917. __func__);
  3918. goto err_irq;
  3919. }
  3920. wcd938x->dev_up = true;
  3921. return ret;
  3922. err_irq:
  3923. wcd_irq_exit(&wcd938x->irq_info, wcd938x->virq);
  3924. err:
  3925. component_unbind_all(dev, wcd938x);
  3926. return ret;
  3927. }
  3928. static void wcd938x_unbind(struct device *dev)
  3929. {
  3930. struct wcd938x_priv *wcd938x = dev_get_drvdata(dev);
  3931. wcd_free_irq(&wcd938x->irq_info, WCD938X_IRQ_HPHR_PDM_WD_INT, NULL);
  3932. wcd_free_irq(&wcd938x->irq_info, WCD938X_IRQ_HPHL_PDM_WD_INT, NULL);
  3933. wcd_free_irq(&wcd938x->irq_info, WCD938X_IRQ_AUX_PDM_WD_INT, NULL);
  3934. wcd_irq_exit(&wcd938x->irq_info, wcd938x->virq);
  3935. snd_soc_unregister_component(dev);
  3936. component_unbind_all(dev, wcd938x);
  3937. }
  3938. static const struct of_device_id wcd938x_dt_match[] = {
  3939. { .compatible = "qcom,wcd938x-codec", .data = "wcd938x"},
  3940. {}
  3941. };
  3942. static const struct component_master_ops wcd938x_comp_ops = {
  3943. .bind = wcd938x_bind,
  3944. .unbind = wcd938x_unbind,
  3945. };
  3946. static int wcd938x_compare_of(struct device *dev, void *data)
  3947. {
  3948. return dev->of_node == data;
  3949. }
  3950. static void wcd938x_release_of(struct device *dev, void *data)
  3951. {
  3952. of_node_put(data);
  3953. }
  3954. static int wcd938x_add_slave_components(struct device *dev,
  3955. struct component_match **matchptr)
  3956. {
  3957. struct device_node *np, *rx_node, *tx_node;
  3958. np = dev->of_node;
  3959. rx_node = of_parse_phandle(np, "qcom,rx-slave", 0);
  3960. if (!rx_node) {
  3961. dev_err(dev, "%s: Rx-slave node not defined\n", __func__);
  3962. return -ENODEV;
  3963. }
  3964. of_node_get(rx_node);
  3965. component_match_add_release(dev, matchptr,
  3966. wcd938x_release_of,
  3967. wcd938x_compare_of,
  3968. rx_node);
  3969. tx_node = of_parse_phandle(np, "qcom,tx-slave", 0);
  3970. if (!tx_node) {
  3971. dev_err(dev, "%s: Tx-slave node not defined\n", __func__);
  3972. return -ENODEV;
  3973. }
  3974. of_node_get(tx_node);
  3975. component_match_add_release(dev, matchptr,
  3976. wcd938x_release_of,
  3977. wcd938x_compare_of,
  3978. tx_node);
  3979. return 0;
  3980. }
  3981. static int wcd938x_probe(struct platform_device *pdev)
  3982. {
  3983. struct component_match *match = NULL;
  3984. struct wcd938x_priv *wcd938x = NULL;
  3985. struct wcd938x_pdata *pdata = NULL;
  3986. struct wcd_ctrl_platform_data *plat_data = NULL;
  3987. struct device *dev = &pdev->dev;
  3988. int ret;
  3989. wcd938x = devm_kzalloc(dev, sizeof(struct wcd938x_priv),
  3990. GFP_KERNEL);
  3991. if (!wcd938x)
  3992. return -ENOMEM;
  3993. dev_set_drvdata(dev, wcd938x);
  3994. wcd938x->dev = dev;
  3995. pdata = wcd938x_populate_dt_data(dev);
  3996. if (!pdata) {
  3997. dev_err(dev, "%s: Fail to obtain platform data\n", __func__);
  3998. return -EINVAL;
  3999. }
  4000. dev->platform_data = pdata;
  4001. wcd938x->rst_np = pdata->rst_np;
  4002. ret = msm_cdc_init_supplies(dev, &wcd938x->supplies,
  4003. pdata->regulator, pdata->num_supplies);
  4004. if (!wcd938x->supplies) {
  4005. dev_err(dev, "%s: Cannot init wcd supplies\n",
  4006. __func__);
  4007. return ret;
  4008. }
  4009. plat_data = dev_get_platdata(dev->parent);
  4010. if (!plat_data) {
  4011. dev_err(dev, "%s: platform data from parent is NULL\n",
  4012. __func__);
  4013. return -EINVAL;
  4014. }
  4015. wcd938x->handle = (void *)plat_data->handle;
  4016. if (!wcd938x->handle) {
  4017. dev_err(dev, "%s: handle is NULL\n", __func__);
  4018. return -EINVAL;
  4019. }
  4020. wcd938x->update_wcd_event = plat_data->update_wcd_event;
  4021. if (!wcd938x->update_wcd_event) {
  4022. dev_err(dev, "%s: update_wcd_event api is null!\n",
  4023. __func__);
  4024. return -EINVAL;
  4025. }
  4026. wcd938x->register_notifier = plat_data->register_notifier;
  4027. if (!wcd938x->register_notifier) {
  4028. dev_err(dev, "%s: register_notifier api is null!\n",
  4029. __func__);
  4030. return -EINVAL;
  4031. }
  4032. ret = msm_cdc_enable_static_supplies(&pdev->dev, wcd938x->supplies,
  4033. pdata->regulator,
  4034. pdata->num_supplies);
  4035. if (ret) {
  4036. dev_err(dev, "%s: wcd static supply enable failed!\n",
  4037. __func__);
  4038. return ret;
  4039. }
  4040. ret = wcd938x_parse_port_mapping(dev, "qcom,rx_swr_ch_map",
  4041. CODEC_RX);
  4042. ret |= wcd938x_parse_port_mapping(dev, "qcom,tx_swr_ch_map",
  4043. CODEC_TX);
  4044. if (ret) {
  4045. dev_err(dev, "Failed to read port mapping\n");
  4046. goto err;
  4047. }
  4048. ret = wcd938x_parse_port_params(dev, "qcom,swr-tx-port-params",
  4049. CODEC_TX);
  4050. if (ret) {
  4051. dev_err(dev, "Failed to read port params\n");
  4052. goto err;
  4053. }
  4054. mutex_init(&wcd938x->wakeup_lock);
  4055. mutex_init(&wcd938x->micb_lock);
  4056. ret = wcd938x_add_slave_components(dev, &match);
  4057. if (ret)
  4058. goto err_lock_init;
  4059. wcd938x_reset(dev);
  4060. wcd938x->wakeup = wcd938x_wakeup;
  4061. return component_master_add_with_match(dev,
  4062. &wcd938x_comp_ops, match);
  4063. err_lock_init:
  4064. mutex_destroy(&wcd938x->micb_lock);
  4065. mutex_destroy(&wcd938x->wakeup_lock);
  4066. err:
  4067. return ret;
  4068. }
  4069. static int wcd938x_remove(struct platform_device *pdev)
  4070. {
  4071. struct wcd938x_priv *wcd938x = NULL;
  4072. wcd938x = platform_get_drvdata(pdev);
  4073. component_master_del(&pdev->dev, &wcd938x_comp_ops);
  4074. mutex_destroy(&wcd938x->micb_lock);
  4075. mutex_destroy(&wcd938x->wakeup_lock);
  4076. dev_set_drvdata(&pdev->dev, NULL);
  4077. return 0;
  4078. }
  4079. #ifdef CONFIG_PM_SLEEP
  4080. static int wcd938x_suspend(struct device *dev)
  4081. {
  4082. struct wcd938x_priv *wcd938x = NULL;
  4083. int ret = 0;
  4084. struct wcd938x_pdata *pdata = NULL;
  4085. if (!dev)
  4086. return -ENODEV;
  4087. wcd938x = dev_get_drvdata(dev);
  4088. if (!wcd938x)
  4089. return -EINVAL;
  4090. pdata = dev_get_platdata(wcd938x->dev);
  4091. if (!pdata) {
  4092. dev_err(dev, "%s: pdata is NULL\n", __func__);
  4093. return -EINVAL;
  4094. }
  4095. if (test_bit(ALLOW_BUCK_DISABLE, &wcd938x->status_mask)) {
  4096. ret = msm_cdc_disable_ondemand_supply(wcd938x->dev,
  4097. wcd938x->supplies,
  4098. pdata->regulator,
  4099. pdata->num_supplies,
  4100. "cdc-vdd-buck");
  4101. if (ret == -EINVAL) {
  4102. dev_err(dev, "%s: vdd buck is not disabled\n",
  4103. __func__);
  4104. return 0;
  4105. }
  4106. clear_bit(ALLOW_BUCK_DISABLE, &wcd938x->status_mask);
  4107. }
  4108. if (wcd938x->dapm_bias_off) {
  4109. msm_cdc_set_supplies_lpm_mode(wcd938x->dev,
  4110. wcd938x->supplies,
  4111. pdata->regulator,
  4112. pdata->num_supplies,
  4113. true);
  4114. set_bit(WCD_SUPPLIES_LPM_MODE, &wcd938x->status_mask);
  4115. }
  4116. return 0;
  4117. }
  4118. static int wcd938x_resume(struct device *dev)
  4119. {
  4120. struct wcd938x_priv *wcd938x = NULL;
  4121. struct wcd938x_pdata *pdata = NULL;
  4122. if (!dev)
  4123. return -ENODEV;
  4124. wcd938x = dev_get_drvdata(dev);
  4125. if (!wcd938x)
  4126. return -EINVAL;
  4127. pdata = dev_get_platdata(wcd938x->dev);
  4128. if (!pdata) {
  4129. dev_err(dev, "%s: pdata is NULL\n", __func__);
  4130. return -EINVAL;
  4131. }
  4132. if (test_bit(WCD_SUPPLIES_LPM_MODE, &wcd938x->status_mask)) {
  4133. msm_cdc_set_supplies_lpm_mode(wcd938x->dev,
  4134. wcd938x->supplies,
  4135. pdata->regulator,
  4136. pdata->num_supplies,
  4137. false);
  4138. clear_bit(WCD_SUPPLIES_LPM_MODE, &wcd938x->status_mask);
  4139. }
  4140. return 0;
  4141. }
  4142. static const struct dev_pm_ops wcd938x_dev_pm_ops = {
  4143. .suspend_late = wcd938x_suspend,
  4144. .resume_early = wcd938x_resume,
  4145. };
  4146. #endif
  4147. static struct platform_driver wcd938x_codec_driver = {
  4148. .probe = wcd938x_probe,
  4149. .remove = wcd938x_remove,
  4150. .driver = {
  4151. .name = "wcd938x_codec",
  4152. .owner = THIS_MODULE,
  4153. .of_match_table = of_match_ptr(wcd938x_dt_match),
  4154. #ifdef CONFIG_PM_SLEEP
  4155. .pm = &wcd938x_dev_pm_ops,
  4156. #endif
  4157. .suppress_bind_attrs = true,
  4158. },
  4159. };
  4160. module_platform_driver(wcd938x_codec_driver);
  4161. MODULE_DESCRIPTION("WCD938X Codec driver");
  4162. MODULE_LICENSE("GPL v2");