dp_main.c 276 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795679667976798679968006801680268036804680568066807680868096810681168126813681468156816681768186819682068216822682368246825682668276828682968306831683268336834683568366837683868396840684168426843684468456846684768486849685068516852685368546855685668576858685968606861686268636864686568666867686868696870687168726873687468756876687768786879688068816882688368846885688668876888688968906891689268936894689568966897689868996900690169026903690469056906690769086909691069116912691369146915691669176918691969206921692269236924692569266927692869296930693169326933693469356936693769386939694069416942694369446945694669476948694969506951695269536954695569566957695869596960696169626963696469656966696769686969697069716972697369746975697669776978697969806981698269836984698569866987698869896990699169926993699469956996699769986999700070017002700370047005700670077008700970107011701270137014701570167017701870197020702170227023702470257026702770287029703070317032703370347035703670377038703970407041704270437044704570467047704870497050705170527053705470557056705770587059706070617062706370647065706670677068706970707071707270737074707570767077707870797080708170827083708470857086708770887089709070917092709370947095709670977098709971007101710271037104710571067107710871097110711171127113711471157116711771187119712071217122712371247125712671277128712971307131713271337134713571367137713871397140714171427143714471457146714771487149715071517152715371547155715671577158715971607161716271637164716571667167716871697170717171727173717471757176717771787179718071817182718371847185718671877188718971907191719271937194719571967197719871997200720172027203720472057206720772087209721072117212721372147215721672177218721972207221722272237224722572267227722872297230723172327233723472357236723772387239724072417242724372447245724672477248724972507251725272537254725572567257725872597260726172627263726472657266726772687269727072717272727372747275727672777278727972807281728272837284728572867287728872897290729172927293729472957296729772987299730073017302730373047305730673077308730973107311731273137314731573167317731873197320732173227323732473257326732773287329733073317332733373347335733673377338733973407341734273437344734573467347734873497350735173527353735473557356735773587359736073617362736373647365736673677368736973707371737273737374737573767377737873797380738173827383738473857386738773887389739073917392739373947395739673977398739974007401740274037404740574067407740874097410741174127413741474157416741774187419742074217422742374247425742674277428742974307431743274337434743574367437743874397440744174427443744474457446744774487449745074517452745374547455745674577458745974607461746274637464746574667467746874697470747174727473747474757476747774787479748074817482748374847485748674877488748974907491749274937494749574967497749874997500750175027503750475057506750775087509751075117512751375147515751675177518751975207521752275237524752575267527752875297530753175327533753475357536753775387539754075417542754375447545754675477548754975507551755275537554755575567557755875597560756175627563756475657566756775687569757075717572757375747575757675777578757975807581758275837584758575867587758875897590759175927593759475957596759775987599760076017602760376047605760676077608760976107611761276137614761576167617761876197620762176227623762476257626762776287629763076317632763376347635763676377638763976407641764276437644764576467647764876497650765176527653765476557656765776587659766076617662766376647665766676677668766976707671767276737674767576767677767876797680768176827683768476857686768776887689769076917692769376947695769676977698769977007701770277037704770577067707770877097710771177127713771477157716771777187719772077217722772377247725772677277728772977307731773277337734773577367737773877397740774177427743774477457746774777487749775077517752775377547755775677577758775977607761776277637764776577667767776877697770777177727773777477757776777777787779778077817782778377847785778677877788778977907791779277937794779577967797779877997800780178027803780478057806780778087809781078117812781378147815781678177818781978207821782278237824782578267827782878297830783178327833783478357836783778387839784078417842784378447845784678477848784978507851785278537854785578567857785878597860786178627863786478657866786778687869787078717872787378747875787678777878787978807881788278837884788578867887788878897890789178927893789478957896789778987899790079017902790379047905790679077908790979107911791279137914791579167917791879197920792179227923792479257926792779287929793079317932793379347935793679377938793979407941794279437944794579467947794879497950795179527953795479557956795779587959796079617962796379647965796679677968796979707971797279737974797579767977797879797980798179827983798479857986798779887989799079917992799379947995799679977998799980008001800280038004800580068007800880098010801180128013801480158016801780188019802080218022802380248025802680278028802980308031803280338034803580368037803880398040804180428043804480458046804780488049805080518052805380548055805680578058805980608061806280638064806580668067806880698070807180728073807480758076807780788079808080818082808380848085808680878088808980908091809280938094809580968097809880998100810181028103810481058106810781088109811081118112811381148115811681178118811981208121812281238124812581268127812881298130813181328133813481358136813781388139814081418142814381448145814681478148814981508151815281538154815581568157815881598160816181628163816481658166816781688169817081718172817381748175817681778178817981808181818281838184818581868187818881898190819181928193819481958196819781988199820082018202820382048205820682078208820982108211821282138214821582168217821882198220822182228223822482258226822782288229823082318232823382348235823682378238823982408241824282438244824582468247824882498250825182528253825482558256825782588259826082618262826382648265826682678268826982708271827282738274827582768277827882798280828182828283828482858286828782888289829082918292829382948295829682978298829983008301830283038304830583068307830883098310831183128313831483158316831783188319832083218322832383248325832683278328832983308331833283338334833583368337833883398340834183428343834483458346834783488349835083518352835383548355835683578358835983608361836283638364836583668367836883698370837183728373837483758376837783788379838083818382838383848385838683878388838983908391839283938394839583968397839883998400840184028403840484058406840784088409841084118412841384148415841684178418841984208421842284238424842584268427842884298430843184328433843484358436843784388439844084418442844384448445844684478448844984508451845284538454845584568457845884598460846184628463846484658466846784688469847084718472847384748475847684778478847984808481848284838484848584868487848884898490849184928493849484958496849784988499850085018502850385048505850685078508850985108511851285138514851585168517851885198520852185228523852485258526852785288529853085318532853385348535853685378538853985408541854285438544854585468547854885498550855185528553855485558556855785588559856085618562856385648565856685678568856985708571857285738574857585768577857885798580858185828583858485858586858785888589859085918592859385948595859685978598859986008601860286038604860586068607860886098610861186128613861486158616861786188619862086218622862386248625862686278628862986308631863286338634863586368637863886398640864186428643864486458646864786488649865086518652865386548655865686578658865986608661866286638664866586668667866886698670867186728673867486758676867786788679868086818682868386848685868686878688868986908691869286938694869586968697869886998700870187028703870487058706870787088709871087118712871387148715871687178718871987208721872287238724872587268727872887298730873187328733873487358736873787388739874087418742874387448745874687478748874987508751875287538754875587568757875887598760876187628763876487658766876787688769877087718772877387748775877687778778877987808781878287838784878587868787878887898790879187928793879487958796879787988799880088018802880388048805880688078808880988108811881288138814881588168817881888198820882188228823882488258826882788288829883088318832883388348835883688378838883988408841884288438844884588468847884888498850885188528853885488558856885788588859886088618862886388648865886688678868886988708871887288738874887588768877887888798880888188828883888488858886888788888889889088918892889388948895889688978898889989008901890289038904890589068907890889098910891189128913891489158916891789188919892089218922892389248925892689278928892989308931893289338934893589368937893889398940894189428943894489458946894789488949895089518952895389548955895689578958895989608961896289638964896589668967896889698970897189728973897489758976897789788979898089818982898389848985898689878988898989908991899289938994899589968997899889999000900190029003900490059006900790089009901090119012901390149015901690179018901990209021902290239024902590269027902890299030903190329033903490359036903790389039904090419042904390449045904690479048904990509051905290539054905590569057905890599060906190629063906490659066906790689069907090719072907390749075907690779078907990809081908290839084908590869087908890899090909190929093909490959096909790989099910091019102910391049105910691079108910991109111911291139114911591169117911891199120912191229123912491259126912791289129913091319132913391349135913691379138913991409141914291439144914591469147914891499150915191529153915491559156915791589159916091619162916391649165916691679168916991709171917291739174917591769177917891799180918191829183918491859186918791889189919091919192919391949195919691979198919992009201920292039204920592069207920892099210921192129213921492159216921792189219922092219222922392249225922692279228922992309231923292339234923592369237923892399240924192429243924492459246924792489249925092519252925392549255925692579258925992609261926292639264926592669267926892699270927192729273927492759276927792789279928092819282928392849285928692879288928992909291929292939294929592969297929892999300930193029303930493059306930793089309931093119312931393149315931693179318931993209321932293239324932593269327932893299330933193329333933493359336933793389339934093419342934393449345934693479348934993509351935293539354935593569357935893599360936193629363936493659366936793689369937093719372937393749375937693779378937993809381938293839384938593869387938893899390939193929393939493959396939793989399940094019402940394049405940694079408940994109411941294139414941594169417941894199420942194229423942494259426942794289429943094319432943394349435943694379438943994409441944294439444944594469447944894499450945194529453945494559456945794589459946094619462946394649465946694679468946994709471947294739474947594769477947894799480948194829483948494859486948794889489949094919492949394949495949694979498949995009501950295039504950595069507950895099510951195129513951495159516951795189519952095219522952395249525952695279528952995309531953295339534953595369537953895399540954195429543954495459546954795489549955095519552955395549555955695579558955995609561956295639564956595669567956895699570957195729573957495759576957795789579958095819582958395849585958695879588958995909591959295939594959595969597959895999600960196029603960496059606960796089609961096119612961396149615961696179618961996209621962296239624962596269627962896299630963196329633963496359636963796389639964096419642964396449645964696479648964996509651965296539654965596569657965896599660966196629663966496659666966796689669967096719672967396749675967696779678967996809681968296839684968596869687968896899690969196929693969496959696969796989699970097019702970397049705970697079708970997109711971297139714971597169717971897199720972197229723972497259726972797289729973097319732973397349735973697379738973997409741974297439744974597469747974897499750975197529753975497559756975797589759976097619762976397649765976697679768976997709771977297739774977597769777977897799780978197829783978497859786978797889789979097919792979397949795979697979798979998009801980298039804980598069807980898099810981198129813981498159816981798189819982098219822982398249825982698279828982998309831983298339834983598369837983898399840984198429843984498459846984798489849985098519852985398549855985698579858985998609861986298639864986598669867986898699870987198729873987498759876987798789879988098819882988398849885988698879888988998909891989298939894989598969897989898999900990199029903990499059906990799089909991099119912991399149915991699179918991999209921992299239924992599269927992899299930993199329933993499359936993799389939994099419942994399449945994699479948994999509951995299539954995599569957995899599960996199629963996499659966996799689969997099719972997399749975997699779978997999809981998299839984998599869987998899899990999199929993999499959996999799989999100001000110002100031000410005100061000710008100091001010011100121001310014100151001610017100181001910020100211002210023100241002510026100271002810029100301003110032100331003410035100361003710038100391004010041100421004310044100451004610047100481004910050100511005210053100541005510056100571005810059100601006110062100631006410065100661006710068100691007010071100721007310074100751007610077100781007910080100811008210083100841008510086100871008810089100901009110092100931009410095
  1. /*
  2. * Copyright (c) 2016-2019 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #ifdef DP_RATETABLE_SUPPORT
  36. #include "dp_ratetable.h"
  37. #endif
  38. #include <cdp_txrx_handle.h>
  39. #include <wlan_cfg.h>
  40. #include "cdp_txrx_cmn_struct.h"
  41. #include "cdp_txrx_stats_struct.h"
  42. #include "cdp_txrx_cmn_reg.h"
  43. #include <qdf_util.h>
  44. #include "dp_peer.h"
  45. #include "dp_rx_mon.h"
  46. #include "htt_stats.h"
  47. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  48. #include "cfg_ucfg_api.h"
  49. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  50. #include "cdp_txrx_flow_ctrl_v2.h"
  51. #else
  52. static inline void
  53. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  54. {
  55. return;
  56. }
  57. #endif
  58. #include "dp_ipa.h"
  59. #include "dp_cal_client_api.h"
  60. #ifdef CONFIG_MCL
  61. extern int con_mode_monitor;
  62. #ifndef REMOVE_PKT_LOG
  63. #include <pktlog_ac_api.h>
  64. #include <pktlog_ac.h>
  65. #endif
  66. #endif
  67. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle);
  68. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force);
  69. static struct dp_soc *
  70. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  71. struct ol_if_ops *ol_ops, uint16_t device_id);
  72. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  73. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  74. uint8_t *peer_mac_addr,
  75. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  76. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  77. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  78. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  79. #ifdef ENABLE_VERBOSE_DEBUG
  80. bool is_dp_verbose_debug_enabled;
  81. #endif
  82. #define DP_INTR_POLL_TIMER_MS 10
  83. /* Generic AST entry aging timer value */
  84. #define DP_AST_AGING_TIMER_DEFAULT_MS 1000
  85. /* WDS AST entry aging timer value */
  86. #define DP_WDS_AST_AGING_TIMER_DEFAULT_MS 120000
  87. #define DP_WDS_AST_AGING_TIMER_CNT \
  88. ((DP_WDS_AST_AGING_TIMER_DEFAULT_MS / DP_AST_AGING_TIMER_DEFAULT_MS) - 1)
  89. #define DP_MCS_LENGTH (6*MAX_MCS)
  90. #define DP_NSS_LENGTH (6*SS_COUNT)
  91. #define DP_MU_GROUP_SHOW 16
  92. #define DP_MU_GROUP_LENGTH (6 * DP_MU_GROUP_SHOW)
  93. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  94. #define DP_MAX_INT_CONTEXTS_STRING_LENGTH (6 * WLAN_CFG_INT_NUM_CONTEXTS)
  95. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  96. #define DP_MAX_MCS_STRING_LEN 30
  97. #define DP_CURR_FW_STATS_AVAIL 19
  98. #define DP_HTT_DBG_EXT_STATS_MAX 256
  99. #define DP_MAX_SLEEP_TIME 100
  100. #ifndef QCA_WIFI_3_0_EMU
  101. #define SUSPEND_DRAIN_WAIT 500
  102. #else
  103. #define SUSPEND_DRAIN_WAIT 3000
  104. #endif
  105. #ifdef IPA_OFFLOAD
  106. /* Exclude IPA rings from the interrupt context */
  107. #define TX_RING_MASK_VAL 0xb
  108. #define RX_RING_MASK_VAL 0x7
  109. #else
  110. #define TX_RING_MASK_VAL 0xF
  111. #define RX_RING_MASK_VAL 0xF
  112. #endif
  113. #define STR_MAXLEN 64
  114. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  115. /* PPDU stats mask sent to FW to enable enhanced stats */
  116. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  117. /* PPDU stats mask sent to FW to support debug sniffer feature */
  118. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  119. /* PPDU stats mask sent to FW to support BPR feature*/
  120. #define DP_PPDU_STATS_CFG_BPR 0x2000
  121. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  122. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  123. DP_PPDU_STATS_CFG_ENH_STATS)
  124. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  125. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  126. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  127. #define RNG_ERR "SRNG setup failed for"
  128. /**
  129. * default_dscp_tid_map - Default DSCP-TID mapping
  130. *
  131. * DSCP TID
  132. * 000000 0
  133. * 001000 1
  134. * 010000 2
  135. * 011000 3
  136. * 100000 4
  137. * 101000 5
  138. * 110000 6
  139. * 111000 7
  140. */
  141. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  142. 0, 0, 0, 0, 0, 0, 0, 0,
  143. 1, 1, 1, 1, 1, 1, 1, 1,
  144. 2, 2, 2, 2, 2, 2, 2, 2,
  145. 3, 3, 3, 3, 3, 3, 3, 3,
  146. 4, 4, 4, 4, 4, 4, 4, 4,
  147. 5, 5, 5, 5, 5, 5, 5, 5,
  148. 6, 6, 6, 6, 6, 6, 6, 6,
  149. 7, 7, 7, 7, 7, 7, 7, 7,
  150. };
  151. /*
  152. * struct dp_rate_debug
  153. *
  154. * @mcs_type: print string for a given mcs
  155. * @valid: valid mcs rate?
  156. */
  157. struct dp_rate_debug {
  158. char mcs_type[DP_MAX_MCS_STRING_LEN];
  159. uint8_t valid;
  160. };
  161. #define MCS_VALID 1
  162. #define MCS_INVALID 0
  163. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  164. {
  165. {"OFDM 48 Mbps", MCS_VALID},
  166. {"OFDM 24 Mbps", MCS_VALID},
  167. {"OFDM 12 Mbps", MCS_VALID},
  168. {"OFDM 6 Mbps ", MCS_VALID},
  169. {"OFDM 54 Mbps", MCS_VALID},
  170. {"OFDM 36 Mbps", MCS_VALID},
  171. {"OFDM 18 Mbps", MCS_VALID},
  172. {"OFDM 9 Mbps ", MCS_VALID},
  173. {"INVALID ", MCS_INVALID},
  174. {"INVALID ", MCS_INVALID},
  175. {"INVALID ", MCS_INVALID},
  176. {"INVALID ", MCS_INVALID},
  177. {"INVALID ", MCS_VALID},
  178. },
  179. {
  180. {"CCK 11 Mbps Long ", MCS_VALID},
  181. {"CCK 5.5 Mbps Long ", MCS_VALID},
  182. {"CCK 2 Mbps Long ", MCS_VALID},
  183. {"CCK 1 Mbps Long ", MCS_VALID},
  184. {"CCK 11 Mbps Short ", MCS_VALID},
  185. {"CCK 5.5 Mbps Short", MCS_VALID},
  186. {"CCK 2 Mbps Short ", MCS_VALID},
  187. {"INVALID ", MCS_INVALID},
  188. {"INVALID ", MCS_INVALID},
  189. {"INVALID ", MCS_INVALID},
  190. {"INVALID ", MCS_INVALID},
  191. {"INVALID ", MCS_INVALID},
  192. {"INVALID ", MCS_VALID},
  193. },
  194. {
  195. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  196. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  197. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  198. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  199. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  200. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  201. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  202. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  203. {"INVALID ", MCS_INVALID},
  204. {"INVALID ", MCS_INVALID},
  205. {"INVALID ", MCS_INVALID},
  206. {"INVALID ", MCS_INVALID},
  207. {"INVALID ", MCS_VALID},
  208. },
  209. {
  210. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  211. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  212. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  213. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  214. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  215. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  216. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  217. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  218. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  219. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  220. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  221. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  222. {"INVALID ", MCS_VALID},
  223. },
  224. {
  225. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  226. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  227. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  228. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  229. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  230. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  231. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  232. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  233. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  234. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  235. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  236. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  237. {"INVALID ", MCS_VALID},
  238. }
  239. };
  240. /**
  241. * dp_cpu_ring_map_type - dp tx cpu ring map
  242. * @DP_NSS_DEFAULT_MAP: Default mode with no NSS offloaded
  243. * @DP_NSS_FIRST_RADIO_OFFLOADED_MAP: Only First Radio is offloaded
  244. * @DP_NSS_SECOND_RADIO_OFFLOADED_MAP: Only second radio is offloaded
  245. * @DP_NSS_DBDC_OFFLOADED_MAP: Both radios are offloaded
  246. * @DP_NSS_DBTC_OFFLOADED_MAP: All three radios are offloaded
  247. * @DP_NSS_CPU_RING_MAP_MAX: Max cpu ring map val
  248. */
  249. enum dp_cpu_ring_map_types {
  250. DP_NSS_DEFAULT_MAP,
  251. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  252. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  253. DP_NSS_DBDC_OFFLOADED_MAP,
  254. DP_NSS_DBTC_OFFLOADED_MAP,
  255. DP_NSS_CPU_RING_MAP_MAX
  256. };
  257. /**
  258. * @brief Cpu to tx ring map
  259. */
  260. #ifdef CONFIG_WIN
  261. static uint8_t
  262. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  263. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  264. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  265. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  266. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  267. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  268. };
  269. #else
  270. static uint8_t
  271. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  272. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  273. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  274. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  275. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  276. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  277. };
  278. #endif
  279. /**
  280. * @brief Select the type of statistics
  281. */
  282. enum dp_stats_type {
  283. STATS_FW = 0,
  284. STATS_HOST = 1,
  285. STATS_TYPE_MAX = 2,
  286. };
  287. /**
  288. * @brief General Firmware statistics options
  289. *
  290. */
  291. enum dp_fw_stats {
  292. TXRX_FW_STATS_INVALID = -1,
  293. };
  294. /**
  295. * dp_stats_mapping_table - Firmware and Host statistics
  296. * currently supported
  297. */
  298. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  299. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  300. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  301. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  302. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  303. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  304. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  305. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  306. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  307. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  308. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  309. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  310. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  311. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  312. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  313. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  314. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  315. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  316. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  317. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  318. /* Last ENUM for HTT FW STATS */
  319. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  320. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  321. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  322. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  323. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  324. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  325. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  326. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  327. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  328. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  329. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  330. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  331. };
  332. /* MCL specific functions */
  333. #ifdef CONFIG_MCL
  334. /**
  335. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  336. * @soc: pointer to dp_soc handle
  337. * @intr_ctx_num: interrupt context number for which mon mask is needed
  338. *
  339. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  340. * This function is returning 0, since in interrupt mode(softirq based RX),
  341. * we donot want to process monitor mode rings in a softirq.
  342. *
  343. * So, in case packet log is enabled for SAP/STA/P2P modes,
  344. * regular interrupt processing will not process monitor mode rings. It would be
  345. * done in a separate timer context.
  346. *
  347. * Return: 0
  348. */
  349. static inline
  350. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  351. {
  352. return 0;
  353. }
  354. /*
  355. * dp_service_mon_rings()- timer to reap monitor rings
  356. * reqd as we are not getting ppdu end interrupts
  357. * @arg: SoC Handle
  358. *
  359. * Return:
  360. *
  361. */
  362. static void dp_service_mon_rings(void *arg)
  363. {
  364. struct dp_soc *soc = (struct dp_soc *)arg;
  365. int ring = 0, work_done, mac_id;
  366. struct dp_pdev *pdev = NULL;
  367. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  368. pdev = soc->pdev_list[ring];
  369. if (!pdev)
  370. continue;
  371. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  372. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  373. pdev->pdev_id);
  374. work_done = dp_mon_process(soc, mac_for_pdev,
  375. QCA_NAPI_BUDGET);
  376. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  377. FL("Reaped %d descs from Monitor rings"),
  378. work_done);
  379. }
  380. }
  381. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  382. }
  383. #ifndef REMOVE_PKT_LOG
  384. /**
  385. * dp_pkt_log_init() - API to initialize packet log
  386. * @ppdev: physical device handle
  387. * @scn: HIF context
  388. *
  389. * Return: none
  390. */
  391. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  392. {
  393. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  394. if (handle->pkt_log_init) {
  395. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  396. "%s: Packet log not initialized", __func__);
  397. return;
  398. }
  399. pktlog_sethandle(&handle->pl_dev, scn);
  400. pktlog_set_callback_regtype(PKTLOG_DEFAULT_CALLBACK_REGISTRATION);
  401. if (pktlogmod_init(scn)) {
  402. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  403. "%s: pktlogmod_init failed", __func__);
  404. handle->pkt_log_init = false;
  405. } else {
  406. handle->pkt_log_init = true;
  407. }
  408. }
  409. /**
  410. * dp_pkt_log_con_service() - connect packet log service
  411. * @ppdev: physical device handle
  412. * @scn: device context
  413. *
  414. * Return: none
  415. */
  416. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  417. {
  418. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  419. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  420. pktlog_htc_attach();
  421. }
  422. /**
  423. * dp_get_num_rx_contexts() - get number of RX contexts
  424. * @soc_hdl: cdp opaque soc handle
  425. *
  426. * Return: number of RX contexts
  427. */
  428. static int dp_get_num_rx_contexts(struct cdp_soc_t *soc_hdl)
  429. {
  430. int i;
  431. int num_rx_contexts = 0;
  432. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  433. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  434. if (wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i))
  435. num_rx_contexts++;
  436. return num_rx_contexts;
  437. }
  438. /**
  439. * dp_pktlogmod_exit() - API to cleanup pktlog info
  440. * @handle: Pdev handle
  441. *
  442. * Return: none
  443. */
  444. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  445. {
  446. void *scn = (void *)handle->soc->hif_handle;
  447. if (!scn) {
  448. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  449. "%s: Invalid hif(scn) handle", __func__);
  450. return;
  451. }
  452. pktlogmod_exit(scn);
  453. handle->pkt_log_init = false;
  454. }
  455. #endif
  456. #else
  457. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  458. /**
  459. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  460. * @soc: pointer to dp_soc handle
  461. * @intr_ctx_num: interrupt context number for which mon mask is needed
  462. *
  463. * Return: mon mask value
  464. */
  465. static inline
  466. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  467. {
  468. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  469. }
  470. #endif
  471. /**
  472. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  473. * @cdp_opaque_vdev: pointer to cdp_vdev
  474. *
  475. * Return: pointer to dp_vdev
  476. */
  477. static
  478. struct dp_vdev *dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  479. {
  480. return (struct dp_vdev *)cdp_opaque_vdev;
  481. }
  482. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  483. struct cdp_peer *peer_hdl,
  484. uint8_t *mac_addr,
  485. enum cdp_txrx_ast_entry_type type,
  486. uint32_t flags)
  487. {
  488. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  489. (struct dp_peer *)peer_hdl,
  490. mac_addr,
  491. type,
  492. flags);
  493. }
  494. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  495. struct cdp_peer *peer_hdl,
  496. uint8_t *wds_macaddr,
  497. uint32_t flags)
  498. {
  499. int status = -1;
  500. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  501. struct dp_ast_entry *ast_entry = NULL;
  502. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  503. qdf_spin_lock_bh(&soc->ast_lock);
  504. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  505. peer->vdev->pdev->pdev_id);
  506. if (ast_entry) {
  507. status = dp_peer_update_ast(soc,
  508. peer,
  509. ast_entry, flags);
  510. }
  511. qdf_spin_unlock_bh(&soc->ast_lock);
  512. return status;
  513. }
  514. /*
  515. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  516. * @soc_handle: Datapath SOC handle
  517. * @wds_macaddr: WDS entry MAC Address
  518. * Return: None
  519. */
  520. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  521. uint8_t *wds_macaddr, void *vdev_handle)
  522. {
  523. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  524. struct dp_ast_entry *ast_entry = NULL;
  525. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  526. qdf_spin_lock_bh(&soc->ast_lock);
  527. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  528. vdev->pdev->pdev_id);
  529. if (ast_entry) {
  530. if ((ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) &&
  531. (ast_entry->type != CDP_TXRX_AST_TYPE_SELF) &&
  532. (ast_entry->type != CDP_TXRX_AST_TYPE_STA_BSS)) {
  533. ast_entry->is_active = TRUE;
  534. }
  535. }
  536. qdf_spin_unlock_bh(&soc->ast_lock);
  537. }
  538. /*
  539. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  540. * @soc: Datapath SOC handle
  541. *
  542. * Return: None
  543. */
  544. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  545. void *vdev_hdl)
  546. {
  547. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  548. struct dp_pdev *pdev;
  549. struct dp_vdev *vdev;
  550. struct dp_peer *peer;
  551. struct dp_ast_entry *ase, *temp_ase;
  552. int i;
  553. qdf_spin_lock_bh(&soc->ast_lock);
  554. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  555. pdev = soc->pdev_list[i];
  556. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  557. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  558. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  559. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  560. if ((ase->type ==
  561. CDP_TXRX_AST_TYPE_STATIC) ||
  562. (ase->type ==
  563. CDP_TXRX_AST_TYPE_SELF) ||
  564. (ase->type ==
  565. CDP_TXRX_AST_TYPE_STA_BSS))
  566. continue;
  567. ase->is_active = TRUE;
  568. }
  569. }
  570. }
  571. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  572. }
  573. qdf_spin_unlock_bh(&soc->ast_lock);
  574. }
  575. /*
  576. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  577. * @soc: Datapath SOC handle
  578. *
  579. * Return: None
  580. */
  581. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  582. {
  583. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  584. struct dp_pdev *pdev;
  585. struct dp_vdev *vdev;
  586. struct dp_peer *peer;
  587. struct dp_ast_entry *ase, *temp_ase;
  588. int i;
  589. qdf_spin_lock_bh(&soc->ast_lock);
  590. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  591. pdev = soc->pdev_list[i];
  592. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  593. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  594. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  595. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  596. if ((ase->type ==
  597. CDP_TXRX_AST_TYPE_STATIC) ||
  598. (ase->type ==
  599. CDP_TXRX_AST_TYPE_SELF) ||
  600. (ase->type ==
  601. CDP_TXRX_AST_TYPE_STA_BSS))
  602. continue;
  603. dp_peer_del_ast(soc, ase);
  604. }
  605. }
  606. }
  607. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  608. }
  609. qdf_spin_unlock_bh(&soc->ast_lock);
  610. }
  611. /**
  612. * dp_peer_get_ast_info_by_soc_wifi3() - search the soc AST hash table
  613. * and return ast entry information
  614. * of first ast entry found in the
  615. * table with given mac address
  616. *
  617. * @soc : data path soc handle
  618. * @ast_mac_addr : AST entry mac address
  619. * @ast_entry_info : ast entry information
  620. *
  621. * return : true if ast entry found with ast_mac_addr
  622. * false if ast entry not found
  623. */
  624. static bool dp_peer_get_ast_info_by_soc_wifi3
  625. (struct cdp_soc_t *soc_hdl,
  626. uint8_t *ast_mac_addr,
  627. struct cdp_ast_entry_info *ast_entry_info)
  628. {
  629. struct dp_ast_entry *ast_entry;
  630. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  631. qdf_spin_lock_bh(&soc->ast_lock);
  632. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  633. if (!ast_entry || !ast_entry->peer) {
  634. qdf_spin_unlock_bh(&soc->ast_lock);
  635. return false;
  636. }
  637. if (ast_entry->delete_in_progress && !ast_entry->callback) {
  638. qdf_spin_unlock_bh(&soc->ast_lock);
  639. return false;
  640. }
  641. ast_entry_info->type = ast_entry->type;
  642. ast_entry_info->pdev_id = ast_entry->pdev_id;
  643. ast_entry_info->vdev_id = ast_entry->vdev_id;
  644. ast_entry_info->peer_id = ast_entry->peer->peer_ids[0];
  645. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  646. &ast_entry->peer->mac_addr.raw[0],
  647. DP_MAC_ADDR_LEN);
  648. qdf_spin_unlock_bh(&soc->ast_lock);
  649. return true;
  650. }
  651. /**
  652. * dp_peer_get_ast_info_by_pdevid_wifi3() - search the soc AST hash table
  653. * and return ast entry information
  654. * if mac address and pdev_id matches
  655. *
  656. * @soc : data path soc handle
  657. * @ast_mac_addr : AST entry mac address
  658. * @pdev_id : pdev_id
  659. * @ast_entry_info : ast entry information
  660. *
  661. * return : true if ast entry found with ast_mac_addr
  662. * false if ast entry not found
  663. */
  664. static bool dp_peer_get_ast_info_by_pdevid_wifi3
  665. (struct cdp_soc_t *soc_hdl,
  666. uint8_t *ast_mac_addr,
  667. uint8_t pdev_id,
  668. struct cdp_ast_entry_info *ast_entry_info)
  669. {
  670. struct dp_ast_entry *ast_entry;
  671. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  672. qdf_spin_lock_bh(&soc->ast_lock);
  673. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr, pdev_id);
  674. if (!ast_entry || !ast_entry->peer) {
  675. qdf_spin_unlock_bh(&soc->ast_lock);
  676. return false;
  677. }
  678. if (ast_entry->delete_in_progress && !ast_entry->callback) {
  679. qdf_spin_unlock_bh(&soc->ast_lock);
  680. return false;
  681. }
  682. ast_entry_info->type = ast_entry->type;
  683. ast_entry_info->pdev_id = ast_entry->pdev_id;
  684. ast_entry_info->vdev_id = ast_entry->vdev_id;
  685. ast_entry_info->peer_id = ast_entry->peer->peer_ids[0];
  686. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  687. &ast_entry->peer->mac_addr.raw[0],
  688. DP_MAC_ADDR_LEN);
  689. qdf_spin_unlock_bh(&soc->ast_lock);
  690. return true;
  691. }
  692. /**
  693. * dp_peer_ast_entry_del_by_soc() - delete the ast entry from soc AST hash table
  694. * with given mac address
  695. *
  696. * @soc : data path soc handle
  697. * @ast_mac_addr : AST entry mac address
  698. * @callback : callback function to called on ast delete response from FW
  699. * @cookie : argument to be passed to callback
  700. *
  701. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  702. * is sent
  703. * QDF_STATUS_E_INVAL false if ast entry not found
  704. */
  705. static QDF_STATUS dp_peer_ast_entry_del_by_soc(struct cdp_soc_t *soc_handle,
  706. uint8_t *mac_addr,
  707. txrx_ast_free_cb callback,
  708. void *cookie)
  709. {
  710. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  711. struct dp_ast_entry *ast_entry;
  712. txrx_ast_free_cb cb = NULL;
  713. void *arg = NULL;
  714. qdf_spin_lock_bh(&soc->ast_lock);
  715. ast_entry = dp_peer_ast_hash_find_soc(soc, mac_addr);
  716. if (!ast_entry) {
  717. qdf_spin_unlock_bh(&soc->ast_lock);
  718. return -QDF_STATUS_E_INVAL;
  719. }
  720. if (ast_entry->callback) {
  721. cb = ast_entry->callback;
  722. arg = ast_entry->cookie;
  723. }
  724. ast_entry->callback = callback;
  725. ast_entry->cookie = cookie;
  726. /*
  727. * if delete_in_progress is set AST delete is sent to target
  728. * and host is waiting for response should not send delete
  729. * again
  730. */
  731. if (!ast_entry->delete_in_progress)
  732. dp_peer_del_ast(soc, ast_entry);
  733. qdf_spin_unlock_bh(&soc->ast_lock);
  734. if (cb) {
  735. cb(soc->ctrl_psoc,
  736. soc,
  737. arg,
  738. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  739. }
  740. return QDF_STATUS_SUCCESS;
  741. }
  742. /**
  743. * dp_peer_ast_entry_del_by_pdev() - delete the ast entry from soc AST hash
  744. * table if mac address and pdev_id matches
  745. *
  746. * @soc : data path soc handle
  747. * @ast_mac_addr : AST entry mac address
  748. * @pdev_id : pdev id
  749. * @callback : callback function to called on ast delete response from FW
  750. * @cookie : argument to be passed to callback
  751. *
  752. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  753. * is sent
  754. * QDF_STATUS_E_INVAL false if ast entry not found
  755. */
  756. static QDF_STATUS dp_peer_ast_entry_del_by_pdev(struct cdp_soc_t *soc_handle,
  757. uint8_t *mac_addr,
  758. uint8_t pdev_id,
  759. txrx_ast_free_cb callback,
  760. void *cookie)
  761. {
  762. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  763. struct dp_ast_entry *ast_entry;
  764. txrx_ast_free_cb cb = NULL;
  765. void *arg = NULL;
  766. qdf_spin_lock_bh(&soc->ast_lock);
  767. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, mac_addr, pdev_id);
  768. if (!ast_entry) {
  769. qdf_spin_unlock_bh(&soc->ast_lock);
  770. return -QDF_STATUS_E_INVAL;
  771. }
  772. if (ast_entry->callback) {
  773. cb = ast_entry->callback;
  774. arg = ast_entry->cookie;
  775. }
  776. ast_entry->callback = callback;
  777. ast_entry->cookie = cookie;
  778. /*
  779. * if delete_in_progress is set AST delete is sent to target
  780. * and host is waiting for response should not sent delete
  781. * again
  782. */
  783. if (!ast_entry->delete_in_progress)
  784. dp_peer_del_ast(soc, ast_entry);
  785. qdf_spin_unlock_bh(&soc->ast_lock);
  786. if (cb) {
  787. cb(soc->ctrl_psoc,
  788. soc,
  789. arg,
  790. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  791. }
  792. return QDF_STATUS_SUCCESS;
  793. }
  794. /**
  795. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  796. * @ring_num: ring num of the ring being queried
  797. * @grp_mask: the grp_mask array for the ring type in question.
  798. *
  799. * The grp_mask array is indexed by group number and the bit fields correspond
  800. * to ring numbers. We are finding which interrupt group a ring belongs to.
  801. *
  802. * Return: the index in the grp_mask array with the ring number.
  803. * -QDF_STATUS_E_NOENT if no entry is found
  804. */
  805. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  806. {
  807. int ext_group_num;
  808. int mask = 1 << ring_num;
  809. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  810. ext_group_num++) {
  811. if (mask & grp_mask[ext_group_num])
  812. return ext_group_num;
  813. }
  814. return -QDF_STATUS_E_NOENT;
  815. }
  816. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  817. enum hal_ring_type ring_type,
  818. int ring_num)
  819. {
  820. int *grp_mask;
  821. switch (ring_type) {
  822. case WBM2SW_RELEASE:
  823. /* dp_tx_comp_handler - soc->tx_comp_ring */
  824. if (ring_num < 3)
  825. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  826. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  827. else if (ring_num == 3) {
  828. /* sw treats this as a separate ring type */
  829. grp_mask = &soc->wlan_cfg_ctx->
  830. int_rx_wbm_rel_ring_mask[0];
  831. ring_num = 0;
  832. } else {
  833. qdf_assert(0);
  834. return -QDF_STATUS_E_NOENT;
  835. }
  836. break;
  837. case REO_EXCEPTION:
  838. /* dp_rx_err_process - &soc->reo_exception_ring */
  839. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  840. break;
  841. case REO_DST:
  842. /* dp_rx_process - soc->reo_dest_ring */
  843. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  844. break;
  845. case REO_STATUS:
  846. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  847. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  848. break;
  849. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  850. case RXDMA_MONITOR_STATUS:
  851. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  852. case RXDMA_MONITOR_DST:
  853. /* dp_mon_process */
  854. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  855. break;
  856. case RXDMA_DST:
  857. /* dp_rxdma_err_process */
  858. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  859. break;
  860. case RXDMA_BUF:
  861. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  862. break;
  863. case RXDMA_MONITOR_BUF:
  864. /* TODO: support low_thresh interrupt */
  865. return -QDF_STATUS_E_NOENT;
  866. break;
  867. case TCL_DATA:
  868. case TCL_CMD:
  869. case REO_CMD:
  870. case SW2WBM_RELEASE:
  871. case WBM_IDLE_LINK:
  872. /* normally empty SW_TO_HW rings */
  873. return -QDF_STATUS_E_NOENT;
  874. break;
  875. case TCL_STATUS:
  876. case REO_REINJECT:
  877. /* misc unused rings */
  878. return -QDF_STATUS_E_NOENT;
  879. break;
  880. case CE_SRC:
  881. case CE_DST:
  882. case CE_DST_STATUS:
  883. /* CE_rings - currently handled by hif */
  884. default:
  885. return -QDF_STATUS_E_NOENT;
  886. break;
  887. }
  888. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  889. }
  890. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  891. *ring_params, int ring_type, int ring_num)
  892. {
  893. int msi_group_number;
  894. int msi_data_count;
  895. int ret;
  896. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  897. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  898. &msi_data_count, &msi_data_start,
  899. &msi_irq_start);
  900. if (ret)
  901. return;
  902. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  903. ring_num);
  904. if (msi_group_number < 0) {
  905. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  906. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  907. ring_type, ring_num);
  908. ring_params->msi_addr = 0;
  909. ring_params->msi_data = 0;
  910. return;
  911. }
  912. if (msi_group_number > msi_data_count) {
  913. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  914. FL("2 msi_groups will share an msi; msi_group_num %d"),
  915. msi_group_number);
  916. QDF_ASSERT(0);
  917. }
  918. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  919. ring_params->msi_addr = addr_low;
  920. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  921. ring_params->msi_data = (msi_group_number % msi_data_count)
  922. + msi_data_start;
  923. ring_params->flags |= HAL_SRNG_MSI_INTR;
  924. }
  925. /**
  926. * dp_print_ast_stats() - Dump AST table contents
  927. * @soc: Datapath soc handle
  928. *
  929. * return void
  930. */
  931. #ifdef FEATURE_AST
  932. void dp_print_ast_stats(struct dp_soc *soc)
  933. {
  934. uint8_t i;
  935. uint8_t num_entries = 0;
  936. struct dp_vdev *vdev;
  937. struct dp_pdev *pdev;
  938. struct dp_peer *peer;
  939. struct dp_ast_entry *ase, *tmp_ase;
  940. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  941. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS",
  942. "DA", "HMWDS_SEC"};
  943. DP_PRINT_STATS("AST Stats:");
  944. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  945. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  946. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  947. DP_PRINT_STATS("AST Table:");
  948. qdf_spin_lock_bh(&soc->ast_lock);
  949. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  950. pdev = soc->pdev_list[i];
  951. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  952. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  953. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  954. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  955. DP_PRINT_STATS("%6d mac_addr = %pM"
  956. " peer_mac_addr = %pM"
  957. " peer_id = %u"
  958. " type = %s"
  959. " next_hop = %d"
  960. " is_active = %d"
  961. " is_bss = %d"
  962. " ast_idx = %d"
  963. " ast_hash = %d"
  964. " delete_in_progress = %d"
  965. " pdev_id = %d"
  966. " vdev_id = %d",
  967. ++num_entries,
  968. ase->mac_addr.raw,
  969. ase->peer->mac_addr.raw,
  970. ase->peer->peer_ids[0],
  971. type[ase->type],
  972. ase->next_hop,
  973. ase->is_active,
  974. ase->is_bss,
  975. ase->ast_idx,
  976. ase->ast_hash_value,
  977. ase->delete_in_progress,
  978. ase->pdev_id,
  979. ase->vdev_id);
  980. }
  981. }
  982. }
  983. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  984. }
  985. qdf_spin_unlock_bh(&soc->ast_lock);
  986. }
  987. #else
  988. void dp_print_ast_stats(struct dp_soc *soc)
  989. {
  990. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  991. return;
  992. }
  993. #endif
  994. /**
  995. * dp_print_peer_table() - Dump all Peer stats
  996. * @vdev: Datapath Vdev handle
  997. *
  998. * return void
  999. */
  1000. static void dp_print_peer_table(struct dp_vdev *vdev)
  1001. {
  1002. struct dp_peer *peer = NULL;
  1003. DP_PRINT_STATS("Dumping Peer Table Stats:");
  1004. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1005. if (!peer) {
  1006. DP_PRINT_STATS("Invalid Peer");
  1007. return;
  1008. }
  1009. DP_PRINT_STATS(" peer_mac_addr = %pM"
  1010. " nawds_enabled = %d"
  1011. " bss_peer = %d"
  1012. " wapi = %d"
  1013. " wds_enabled = %d"
  1014. " delete in progress = %d"
  1015. " peer id = %d",
  1016. peer->mac_addr.raw,
  1017. peer->nawds_enabled,
  1018. peer->bss_peer,
  1019. peer->wapi,
  1020. peer->wds_enabled,
  1021. peer->delete_in_progress,
  1022. peer->peer_ids[0]);
  1023. }
  1024. }
  1025. /*
  1026. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  1027. */
  1028. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  1029. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  1030. {
  1031. void *hal_soc = soc->hal_soc;
  1032. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  1033. /* TODO: See if we should get align size from hal */
  1034. uint32_t ring_base_align = 8;
  1035. struct hal_srng_params ring_params;
  1036. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  1037. /* TODO: Currently hal layer takes care of endianness related settings.
  1038. * See if these settings need to passed from DP layer
  1039. */
  1040. ring_params.flags = 0;
  1041. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  1042. srng->hal_srng = NULL;
  1043. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  1044. srng->num_entries = num_entries;
  1045. if (!dp_is_soc_reinit(soc)) {
  1046. srng->base_vaddr_unaligned =
  1047. qdf_mem_alloc_consistent(soc->osdev,
  1048. soc->osdev->dev,
  1049. srng->alloc_size,
  1050. &srng->base_paddr_unaligned);
  1051. }
  1052. if (!srng->base_vaddr_unaligned) {
  1053. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1054. FL("alloc failed - ring_type: %d, ring_num %d"),
  1055. ring_type, ring_num);
  1056. return QDF_STATUS_E_NOMEM;
  1057. }
  1058. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  1059. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  1060. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  1061. ((unsigned long)(ring_params.ring_base_vaddr) -
  1062. (unsigned long)srng->base_vaddr_unaligned);
  1063. ring_params.num_entries = num_entries;
  1064. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  1065. FL("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u"),
  1066. ring_type, ring_num, (void *)ring_params.ring_base_vaddr,
  1067. (void *)ring_params.ring_base_paddr, ring_params.num_entries);
  1068. if (soc->intr_mode == DP_INTR_MSI) {
  1069. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  1070. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1071. FL("Using MSI for ring_type: %d, ring_num %d"),
  1072. ring_type, ring_num);
  1073. } else {
  1074. ring_params.msi_data = 0;
  1075. ring_params.msi_addr = 0;
  1076. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1077. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  1078. ring_type, ring_num);
  1079. }
  1080. /*
  1081. * Setup interrupt timer and batch counter thresholds for
  1082. * interrupt mitigation based on ring type
  1083. */
  1084. if (ring_type == REO_DST) {
  1085. ring_params.intr_timer_thres_us =
  1086. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1087. ring_params.intr_batch_cntr_thres_entries =
  1088. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  1089. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  1090. ring_params.intr_timer_thres_us =
  1091. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  1092. ring_params.intr_batch_cntr_thres_entries =
  1093. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  1094. } else {
  1095. ring_params.intr_timer_thres_us =
  1096. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1097. ring_params.intr_batch_cntr_thres_entries =
  1098. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1099. }
  1100. /* Enable low threshold interrupts for rx buffer rings (regular and
  1101. * monitor buffer rings.
  1102. * TODO: See if this is required for any other ring
  1103. */
  1104. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  1105. (ring_type == RXDMA_MONITOR_STATUS)) {
  1106. /* TODO: Setting low threshold to 1/8th of ring size
  1107. * see if this needs to be configurable
  1108. */
  1109. ring_params.low_threshold = num_entries >> 3;
  1110. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1111. ring_params.intr_timer_thres_us =
  1112. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1113. ring_params.intr_batch_cntr_thres_entries = 0;
  1114. }
  1115. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  1116. mac_id, &ring_params);
  1117. if (!srng->hal_srng) {
  1118. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1119. srng->alloc_size,
  1120. srng->base_vaddr_unaligned,
  1121. srng->base_paddr_unaligned, 0);
  1122. }
  1123. return 0;
  1124. }
  1125. /*
  1126. * dp_srng_deinit() - Internal function to deinit SRNG rings used by data path
  1127. * @soc: DP SOC handle
  1128. * @srng: source ring structure
  1129. * @ring_type: type of ring
  1130. * @ring_num: ring number
  1131. *
  1132. * Return: None
  1133. */
  1134. static void dp_srng_deinit(struct dp_soc *soc, struct dp_srng *srng,
  1135. int ring_type, int ring_num)
  1136. {
  1137. if (!srng->hal_srng) {
  1138. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1139. FL("Ring type: %d, num:%d not setup"),
  1140. ring_type, ring_num);
  1141. return;
  1142. }
  1143. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1144. srng->hal_srng = NULL;
  1145. }
  1146. /**
  1147. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  1148. * Any buffers allocated and attached to ring entries are expected to be freed
  1149. * before calling this function.
  1150. */
  1151. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  1152. int ring_type, int ring_num)
  1153. {
  1154. if (!dp_is_soc_reinit(soc)) {
  1155. if (!srng->hal_srng && (srng->alloc_size == 0)) {
  1156. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1157. FL("Ring type: %d, num:%d not setup"),
  1158. ring_type, ring_num);
  1159. return;
  1160. }
  1161. if (srng->hal_srng) {
  1162. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1163. srng->hal_srng = NULL;
  1164. }
  1165. }
  1166. if (srng->alloc_size) {
  1167. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1168. srng->alloc_size,
  1169. srng->base_vaddr_unaligned,
  1170. srng->base_paddr_unaligned, 0);
  1171. srng->alloc_size = 0;
  1172. }
  1173. }
  1174. /* TODO: Need this interface from HIF */
  1175. void *hif_get_hal_handle(void *hif_handle);
  1176. /*
  1177. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  1178. * @dp_ctx: DP SOC handle
  1179. * @budget: Number of frames/descriptors that can be processed in one shot
  1180. *
  1181. * Return: remaining budget/quota for the soc device
  1182. */
  1183. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  1184. {
  1185. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1186. struct dp_soc *soc = int_ctx->soc;
  1187. int ring = 0;
  1188. uint32_t work_done = 0;
  1189. int budget = dp_budget;
  1190. uint8_t tx_mask = int_ctx->tx_ring_mask;
  1191. uint8_t rx_mask = int_ctx->rx_ring_mask;
  1192. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  1193. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  1194. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  1195. uint32_t remaining_quota = dp_budget;
  1196. struct dp_pdev *pdev = NULL;
  1197. int mac_id;
  1198. /* Process Tx completion interrupts first to return back buffers */
  1199. while (tx_mask) {
  1200. if (tx_mask & 0x1) {
  1201. work_done = dp_tx_comp_handler(soc,
  1202. soc->tx_comp_ring[ring].hal_srng,
  1203. remaining_quota);
  1204. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1205. "tx mask 0x%x ring %d, budget %d, work_done %d",
  1206. tx_mask, ring, budget, work_done);
  1207. budget -= work_done;
  1208. if (budget <= 0)
  1209. goto budget_done;
  1210. remaining_quota = budget;
  1211. }
  1212. tx_mask = tx_mask >> 1;
  1213. ring++;
  1214. }
  1215. /* Process REO Exception ring interrupt */
  1216. if (rx_err_mask) {
  1217. work_done = dp_rx_err_process(soc,
  1218. soc->reo_exception_ring.hal_srng,
  1219. remaining_quota);
  1220. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1221. "REO Exception Ring: work_done %d budget %d",
  1222. work_done, budget);
  1223. budget -= work_done;
  1224. if (budget <= 0) {
  1225. goto budget_done;
  1226. }
  1227. remaining_quota = budget;
  1228. }
  1229. /* Process Rx WBM release ring interrupt */
  1230. if (rx_wbm_rel_mask) {
  1231. work_done = dp_rx_wbm_err_process(soc,
  1232. soc->rx_rel_ring.hal_srng, remaining_quota);
  1233. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1234. "WBM Release Ring: work_done %d budget %d",
  1235. work_done, budget);
  1236. budget -= work_done;
  1237. if (budget <= 0) {
  1238. goto budget_done;
  1239. }
  1240. remaining_quota = budget;
  1241. }
  1242. /* Process Rx interrupts */
  1243. if (rx_mask) {
  1244. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1245. if (rx_mask & (1 << ring)) {
  1246. work_done = dp_rx_process(int_ctx,
  1247. soc->reo_dest_ring[ring].hal_srng,
  1248. ring,
  1249. remaining_quota);
  1250. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1251. "rx mask 0x%x ring %d, work_done %d budget %d",
  1252. rx_mask, ring, work_done, budget);
  1253. budget -= work_done;
  1254. if (budget <= 0)
  1255. goto budget_done;
  1256. remaining_quota = budget;
  1257. }
  1258. }
  1259. }
  1260. if (reo_status_mask)
  1261. dp_reo_status_ring_handler(soc);
  1262. /* Process LMAC interrupts */
  1263. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1264. pdev = soc->pdev_list[ring];
  1265. if (pdev == NULL)
  1266. continue;
  1267. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1268. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1269. pdev->pdev_id);
  1270. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1271. work_done = dp_mon_process(soc, mac_for_pdev,
  1272. remaining_quota);
  1273. budget -= work_done;
  1274. if (budget <= 0)
  1275. goto budget_done;
  1276. remaining_quota = budget;
  1277. }
  1278. if (int_ctx->rxdma2host_ring_mask &
  1279. (1 << mac_for_pdev)) {
  1280. work_done = dp_rxdma_err_process(soc,
  1281. mac_for_pdev,
  1282. remaining_quota);
  1283. budget -= work_done;
  1284. if (budget <= 0)
  1285. goto budget_done;
  1286. remaining_quota = budget;
  1287. }
  1288. if (int_ctx->host2rxdma_ring_mask &
  1289. (1 << mac_for_pdev)) {
  1290. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1291. union dp_rx_desc_list_elem_t *tail = NULL;
  1292. struct dp_srng *rx_refill_buf_ring =
  1293. &pdev->rx_refill_buf_ring;
  1294. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1295. 1);
  1296. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1297. rx_refill_buf_ring,
  1298. &soc->rx_desc_buf[mac_for_pdev], 0,
  1299. &desc_list, &tail);
  1300. }
  1301. }
  1302. }
  1303. qdf_lro_flush(int_ctx->lro_ctx);
  1304. budget_done:
  1305. return dp_budget - budget;
  1306. }
  1307. /* dp_interrupt_timer()- timer poll for interrupts
  1308. *
  1309. * @arg: SoC Handle
  1310. *
  1311. * Return:
  1312. *
  1313. */
  1314. static void dp_interrupt_timer(void *arg)
  1315. {
  1316. struct dp_soc *soc = (struct dp_soc *) arg;
  1317. int i;
  1318. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1319. for (i = 0;
  1320. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1321. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1322. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1323. }
  1324. }
  1325. /*
  1326. * dp_soc_attach_poll() - Register handlers for DP interrupts
  1327. * @txrx_soc: DP SOC handle
  1328. *
  1329. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1330. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1331. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1332. *
  1333. * Return: 0 for success, nonzero for failure.
  1334. */
  1335. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1336. {
  1337. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1338. int i;
  1339. soc->intr_mode = DP_INTR_POLL;
  1340. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1341. soc->intr_ctx[i].dp_intr_id = i;
  1342. soc->intr_ctx[i].tx_ring_mask =
  1343. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1344. soc->intr_ctx[i].rx_ring_mask =
  1345. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1346. soc->intr_ctx[i].rx_mon_ring_mask =
  1347. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1348. soc->intr_ctx[i].rx_err_ring_mask =
  1349. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1350. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1351. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1352. soc->intr_ctx[i].reo_status_ring_mask =
  1353. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1354. soc->intr_ctx[i].rxdma2host_ring_mask =
  1355. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1356. soc->intr_ctx[i].soc = soc;
  1357. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1358. }
  1359. qdf_timer_init(soc->osdev, &soc->int_timer,
  1360. dp_interrupt_timer, (void *)soc,
  1361. QDF_TIMER_TYPE_WAKE_APPS);
  1362. return QDF_STATUS_SUCCESS;
  1363. }
  1364. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1365. #if defined(CONFIG_MCL)
  1366. /*
  1367. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1368. * @txrx_soc: DP SOC handle
  1369. *
  1370. * Call the appropriate attach function based on the mode of operation.
  1371. * This is a WAR for enabling monitor mode.
  1372. *
  1373. * Return: 0 for success. nonzero for failure.
  1374. */
  1375. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1376. {
  1377. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1378. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1379. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1380. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1381. "%s: Poll mode", __func__);
  1382. return dp_soc_attach_poll(txrx_soc);
  1383. } else {
  1384. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1385. "%s: Interrupt mode", __func__);
  1386. return dp_soc_interrupt_attach(txrx_soc);
  1387. }
  1388. }
  1389. #else
  1390. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1391. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1392. {
  1393. return dp_soc_attach_poll(txrx_soc);
  1394. }
  1395. #else
  1396. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1397. {
  1398. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1399. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1400. return dp_soc_attach_poll(txrx_soc);
  1401. else
  1402. return dp_soc_interrupt_attach(txrx_soc);
  1403. }
  1404. #endif
  1405. #endif
  1406. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1407. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1408. {
  1409. int j;
  1410. int num_irq = 0;
  1411. int tx_mask =
  1412. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1413. int rx_mask =
  1414. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1415. int rx_mon_mask =
  1416. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1417. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1418. soc->wlan_cfg_ctx, intr_ctx_num);
  1419. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1420. soc->wlan_cfg_ctx, intr_ctx_num);
  1421. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1422. soc->wlan_cfg_ctx, intr_ctx_num);
  1423. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1424. soc->wlan_cfg_ctx, intr_ctx_num);
  1425. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1426. soc->wlan_cfg_ctx, intr_ctx_num);
  1427. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  1428. soc->wlan_cfg_ctx, intr_ctx_num);
  1429. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1430. if (tx_mask & (1 << j)) {
  1431. irq_id_map[num_irq++] =
  1432. (wbm2host_tx_completions_ring1 - j);
  1433. }
  1434. if (rx_mask & (1 << j)) {
  1435. irq_id_map[num_irq++] =
  1436. (reo2host_destination_ring1 - j);
  1437. }
  1438. if (rxdma2host_ring_mask & (1 << j)) {
  1439. irq_id_map[num_irq++] =
  1440. rxdma2host_destination_ring_mac1 -
  1441. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1442. }
  1443. if (host2rxdma_ring_mask & (1 << j)) {
  1444. irq_id_map[num_irq++] =
  1445. host2rxdma_host_buf_ring_mac1 -
  1446. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1447. }
  1448. if (host2rxdma_mon_ring_mask & (1 << j)) {
  1449. irq_id_map[num_irq++] =
  1450. host2rxdma_monitor_ring1 -
  1451. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1452. }
  1453. if (rx_mon_mask & (1 << j)) {
  1454. irq_id_map[num_irq++] =
  1455. ppdu_end_interrupts_mac1 -
  1456. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1457. irq_id_map[num_irq++] =
  1458. rxdma2host_monitor_status_ring_mac1 -
  1459. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1460. }
  1461. if (rx_wbm_rel_ring_mask & (1 << j))
  1462. irq_id_map[num_irq++] = wbm2host_rx_release;
  1463. if (rx_err_ring_mask & (1 << j))
  1464. irq_id_map[num_irq++] = reo2host_exception;
  1465. if (reo_status_ring_mask & (1 << j))
  1466. irq_id_map[num_irq++] = reo2host_status;
  1467. }
  1468. *num_irq_r = num_irq;
  1469. }
  1470. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1471. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1472. int msi_vector_count, int msi_vector_start)
  1473. {
  1474. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1475. soc->wlan_cfg_ctx, intr_ctx_num);
  1476. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1477. soc->wlan_cfg_ctx, intr_ctx_num);
  1478. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1479. soc->wlan_cfg_ctx, intr_ctx_num);
  1480. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1481. soc->wlan_cfg_ctx, intr_ctx_num);
  1482. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1483. soc->wlan_cfg_ctx, intr_ctx_num);
  1484. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1485. soc->wlan_cfg_ctx, intr_ctx_num);
  1486. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1487. soc->wlan_cfg_ctx, intr_ctx_num);
  1488. unsigned int vector =
  1489. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1490. int num_irq = 0;
  1491. soc->intr_mode = DP_INTR_MSI;
  1492. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1493. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1494. irq_id_map[num_irq++] =
  1495. pld_get_msi_irq(soc->osdev->dev, vector);
  1496. *num_irq_r = num_irq;
  1497. }
  1498. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1499. int *irq_id_map, int *num_irq)
  1500. {
  1501. int msi_vector_count, ret;
  1502. uint32_t msi_base_data, msi_vector_start;
  1503. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1504. &msi_vector_count,
  1505. &msi_base_data,
  1506. &msi_vector_start);
  1507. if (ret)
  1508. return dp_soc_interrupt_map_calculate_integrated(soc,
  1509. intr_ctx_num, irq_id_map, num_irq);
  1510. else
  1511. dp_soc_interrupt_map_calculate_msi(soc,
  1512. intr_ctx_num, irq_id_map, num_irq,
  1513. msi_vector_count, msi_vector_start);
  1514. }
  1515. /*
  1516. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1517. * @txrx_soc: DP SOC handle
  1518. *
  1519. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1520. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1521. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1522. *
  1523. * Return: 0 for success. nonzero for failure.
  1524. */
  1525. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1526. {
  1527. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1528. int i = 0;
  1529. int num_irq = 0;
  1530. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1531. int ret = 0;
  1532. /* Map of IRQ ids registered with one interrupt context */
  1533. int irq_id_map[HIF_MAX_GRP_IRQ];
  1534. int tx_mask =
  1535. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1536. int rx_mask =
  1537. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1538. int rx_mon_mask =
  1539. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1540. int rx_err_ring_mask =
  1541. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1542. int rx_wbm_rel_ring_mask =
  1543. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1544. int reo_status_ring_mask =
  1545. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1546. int rxdma2host_ring_mask =
  1547. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1548. int host2rxdma_ring_mask =
  1549. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1550. int host2rxdma_mon_ring_mask =
  1551. wlan_cfg_get_host2rxdma_mon_ring_mask(
  1552. soc->wlan_cfg_ctx, i);
  1553. soc->intr_ctx[i].dp_intr_id = i;
  1554. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1555. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1556. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1557. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1558. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1559. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1560. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1561. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1562. soc->intr_ctx[i].host2rxdma_mon_ring_mask =
  1563. host2rxdma_mon_ring_mask;
  1564. soc->intr_ctx[i].soc = soc;
  1565. num_irq = 0;
  1566. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1567. &num_irq);
  1568. ret = hif_register_ext_group(soc->hif_handle,
  1569. num_irq, irq_id_map, dp_service_srngs,
  1570. &soc->intr_ctx[i], "dp_intr",
  1571. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1572. if (ret) {
  1573. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1574. FL("failed, ret = %d"), ret);
  1575. return QDF_STATUS_E_FAILURE;
  1576. }
  1577. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1578. }
  1579. hif_configure_ext_group_interrupts(soc->hif_handle);
  1580. return QDF_STATUS_SUCCESS;
  1581. }
  1582. /*
  1583. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1584. * @txrx_soc: DP SOC handle
  1585. *
  1586. * Return: void
  1587. */
  1588. static void dp_soc_interrupt_detach(void *txrx_soc)
  1589. {
  1590. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1591. int i;
  1592. if (soc->intr_mode == DP_INTR_POLL) {
  1593. qdf_timer_stop(&soc->int_timer);
  1594. qdf_timer_free(&soc->int_timer);
  1595. } else {
  1596. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1597. }
  1598. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1599. soc->intr_ctx[i].tx_ring_mask = 0;
  1600. soc->intr_ctx[i].rx_ring_mask = 0;
  1601. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1602. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1603. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1604. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1605. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1606. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1607. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  1608. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1609. }
  1610. }
  1611. #define AVG_MAX_MPDUS_PER_TID 128
  1612. #define AVG_TIDS_PER_CLIENT 2
  1613. #define AVG_FLOWS_PER_TID 2
  1614. #define AVG_MSDUS_PER_FLOW 128
  1615. #define AVG_MSDUS_PER_MPDU 4
  1616. /*
  1617. * Allocate and setup link descriptor pool that will be used by HW for
  1618. * various link and queue descriptors and managed by WBM
  1619. */
  1620. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1621. {
  1622. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1623. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1624. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1625. uint32_t num_mpdus_per_link_desc =
  1626. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1627. uint32_t num_msdus_per_link_desc =
  1628. hal_num_msdus_per_link_desc(soc->hal_soc);
  1629. uint32_t num_mpdu_links_per_queue_desc =
  1630. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1631. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1632. uint32_t total_link_descs, total_mem_size;
  1633. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1634. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1635. uint32_t num_link_desc_banks;
  1636. uint32_t last_bank_size = 0;
  1637. uint32_t entry_size, num_entries;
  1638. int i;
  1639. uint32_t desc_id = 0;
  1640. qdf_dma_addr_t *baseaddr = NULL;
  1641. /* Only Tx queue descriptors are allocated from common link descriptor
  1642. * pool Rx queue descriptors are not included in this because (REO queue
  1643. * extension descriptors) they are expected to be allocated contiguously
  1644. * with REO queue descriptors
  1645. */
  1646. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1647. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1648. num_mpdu_queue_descs = num_mpdu_link_descs /
  1649. num_mpdu_links_per_queue_desc;
  1650. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1651. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1652. num_msdus_per_link_desc;
  1653. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1654. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1655. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1656. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1657. /* Round up to power of 2 */
  1658. total_link_descs = 1;
  1659. while (total_link_descs < num_entries)
  1660. total_link_descs <<= 1;
  1661. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1662. FL("total_link_descs: %u, link_desc_size: %d"),
  1663. total_link_descs, link_desc_size);
  1664. total_mem_size = total_link_descs * link_desc_size;
  1665. total_mem_size += link_desc_align;
  1666. if (total_mem_size <= max_alloc_size) {
  1667. num_link_desc_banks = 0;
  1668. last_bank_size = total_mem_size;
  1669. } else {
  1670. num_link_desc_banks = (total_mem_size) /
  1671. (max_alloc_size - link_desc_align);
  1672. last_bank_size = total_mem_size %
  1673. (max_alloc_size - link_desc_align);
  1674. }
  1675. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1676. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1677. total_mem_size, num_link_desc_banks);
  1678. for (i = 0; i < num_link_desc_banks; i++) {
  1679. if (!dp_is_soc_reinit(soc)) {
  1680. baseaddr = &soc->link_desc_banks[i].
  1681. base_paddr_unaligned;
  1682. soc->link_desc_banks[i].base_vaddr_unaligned =
  1683. qdf_mem_alloc_consistent(soc->osdev,
  1684. soc->osdev->dev,
  1685. max_alloc_size,
  1686. baseaddr);
  1687. }
  1688. soc->link_desc_banks[i].size = max_alloc_size;
  1689. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1690. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1691. ((unsigned long)(
  1692. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1693. link_desc_align));
  1694. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1695. soc->link_desc_banks[i].base_paddr_unaligned) +
  1696. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1697. (unsigned long)(
  1698. soc->link_desc_banks[i].base_vaddr_unaligned));
  1699. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1700. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1701. FL("Link descriptor memory alloc failed"));
  1702. goto fail;
  1703. }
  1704. }
  1705. if (last_bank_size) {
  1706. /* Allocate last bank in case total memory required is not exact
  1707. * multiple of max_alloc_size
  1708. */
  1709. if (!dp_is_soc_reinit(soc)) {
  1710. baseaddr = &soc->link_desc_banks[i].
  1711. base_paddr_unaligned;
  1712. soc->link_desc_banks[i].base_vaddr_unaligned =
  1713. qdf_mem_alloc_consistent(soc->osdev,
  1714. soc->osdev->dev,
  1715. last_bank_size,
  1716. baseaddr);
  1717. }
  1718. soc->link_desc_banks[i].size = last_bank_size;
  1719. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1720. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1721. ((unsigned long)(
  1722. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1723. link_desc_align));
  1724. soc->link_desc_banks[i].base_paddr =
  1725. (unsigned long)(
  1726. soc->link_desc_banks[i].base_paddr_unaligned) +
  1727. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1728. (unsigned long)(
  1729. soc->link_desc_banks[i].base_vaddr_unaligned));
  1730. }
  1731. /* Allocate and setup link descriptor idle list for HW internal use */
  1732. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1733. total_mem_size = entry_size * total_link_descs;
  1734. if (total_mem_size <= max_alloc_size) {
  1735. void *desc;
  1736. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1737. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1738. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1739. FL("Link desc idle ring setup failed"));
  1740. goto fail;
  1741. }
  1742. hal_srng_access_start_unlocked(soc->hal_soc,
  1743. soc->wbm_idle_link_ring.hal_srng);
  1744. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1745. soc->link_desc_banks[i].base_paddr; i++) {
  1746. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1747. ((unsigned long)(
  1748. soc->link_desc_banks[i].base_vaddr) -
  1749. (unsigned long)(
  1750. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1751. / link_desc_size;
  1752. unsigned long paddr = (unsigned long)(
  1753. soc->link_desc_banks[i].base_paddr);
  1754. while (num_entries && (desc = hal_srng_src_get_next(
  1755. soc->hal_soc,
  1756. soc->wbm_idle_link_ring.hal_srng))) {
  1757. hal_set_link_desc_addr(desc,
  1758. LINK_DESC_COOKIE(desc_id, i), paddr);
  1759. num_entries--;
  1760. desc_id++;
  1761. paddr += link_desc_size;
  1762. }
  1763. }
  1764. hal_srng_access_end_unlocked(soc->hal_soc,
  1765. soc->wbm_idle_link_ring.hal_srng);
  1766. } else {
  1767. uint32_t num_scatter_bufs;
  1768. uint32_t num_entries_per_buf;
  1769. uint32_t rem_entries;
  1770. uint8_t *scatter_buf_ptr;
  1771. uint16_t scatter_buf_num;
  1772. uint32_t buf_size = 0;
  1773. soc->wbm_idle_scatter_buf_size =
  1774. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1775. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1776. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1777. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1778. soc->hal_soc, total_mem_size,
  1779. soc->wbm_idle_scatter_buf_size);
  1780. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1781. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1782. FL("scatter bufs size out of bounds"));
  1783. goto fail;
  1784. }
  1785. for (i = 0; i < num_scatter_bufs; i++) {
  1786. baseaddr = &soc->wbm_idle_scatter_buf_base_paddr[i];
  1787. if (!dp_is_soc_reinit(soc)) {
  1788. buf_size = soc->wbm_idle_scatter_buf_size;
  1789. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1790. qdf_mem_alloc_consistent(soc->osdev,
  1791. soc->osdev->
  1792. dev,
  1793. buf_size,
  1794. baseaddr);
  1795. }
  1796. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1797. QDF_TRACE(QDF_MODULE_ID_DP,
  1798. QDF_TRACE_LEVEL_ERROR,
  1799. FL("Scatter lst memory alloc fail"));
  1800. goto fail;
  1801. }
  1802. }
  1803. /* Populate idle list scatter buffers with link descriptor
  1804. * pointers
  1805. */
  1806. scatter_buf_num = 0;
  1807. scatter_buf_ptr = (uint8_t *)(
  1808. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1809. rem_entries = num_entries_per_buf;
  1810. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1811. soc->link_desc_banks[i].base_paddr; i++) {
  1812. uint32_t num_link_descs =
  1813. (soc->link_desc_banks[i].size -
  1814. ((unsigned long)(
  1815. soc->link_desc_banks[i].base_vaddr) -
  1816. (unsigned long)(
  1817. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1818. / link_desc_size;
  1819. unsigned long paddr = (unsigned long)(
  1820. soc->link_desc_banks[i].base_paddr);
  1821. while (num_link_descs) {
  1822. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1823. LINK_DESC_COOKIE(desc_id, i), paddr);
  1824. num_link_descs--;
  1825. desc_id++;
  1826. paddr += link_desc_size;
  1827. rem_entries--;
  1828. if (rem_entries) {
  1829. scatter_buf_ptr += entry_size;
  1830. } else {
  1831. rem_entries = num_entries_per_buf;
  1832. scatter_buf_num++;
  1833. if (scatter_buf_num >= num_scatter_bufs)
  1834. break;
  1835. scatter_buf_ptr = (uint8_t *)(
  1836. soc->wbm_idle_scatter_buf_base_vaddr[
  1837. scatter_buf_num]);
  1838. }
  1839. }
  1840. }
  1841. /* Setup link descriptor idle list in HW */
  1842. hal_setup_link_idle_list(soc->hal_soc,
  1843. soc->wbm_idle_scatter_buf_base_paddr,
  1844. soc->wbm_idle_scatter_buf_base_vaddr,
  1845. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1846. (uint32_t)(scatter_buf_ptr -
  1847. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1848. scatter_buf_num-1])), total_link_descs);
  1849. }
  1850. return 0;
  1851. fail:
  1852. if (soc->wbm_idle_link_ring.hal_srng) {
  1853. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1854. WBM_IDLE_LINK, 0);
  1855. }
  1856. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1857. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1858. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1859. soc->wbm_idle_scatter_buf_size,
  1860. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1861. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1862. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1863. }
  1864. }
  1865. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1866. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1867. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1868. soc->link_desc_banks[i].size,
  1869. soc->link_desc_banks[i].base_vaddr_unaligned,
  1870. soc->link_desc_banks[i].base_paddr_unaligned,
  1871. 0);
  1872. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1873. }
  1874. }
  1875. return QDF_STATUS_E_FAILURE;
  1876. }
  1877. /*
  1878. * Free link descriptor pool that was setup HW
  1879. */
  1880. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1881. {
  1882. int i;
  1883. if (soc->wbm_idle_link_ring.hal_srng) {
  1884. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1885. WBM_IDLE_LINK, 0);
  1886. }
  1887. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1888. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1889. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1890. soc->wbm_idle_scatter_buf_size,
  1891. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1892. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1893. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1894. }
  1895. }
  1896. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1897. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1898. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1899. soc->link_desc_banks[i].size,
  1900. soc->link_desc_banks[i].base_vaddr_unaligned,
  1901. soc->link_desc_banks[i].base_paddr_unaligned,
  1902. 0);
  1903. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1904. }
  1905. }
  1906. }
  1907. #ifdef IPA_OFFLOAD
  1908. #define REO_DST_RING_SIZE_QCA6290 1023
  1909. #ifndef QCA_WIFI_QCA8074_VP
  1910. #define REO_DST_RING_SIZE_QCA8074 1023
  1911. #else
  1912. #define REO_DST_RING_SIZE_QCA8074 8
  1913. #endif /* QCA_WIFI_QCA8074_VP */
  1914. #else
  1915. #define REO_DST_RING_SIZE_QCA6290 1024
  1916. #ifndef QCA_WIFI_QCA8074_VP
  1917. #define REO_DST_RING_SIZE_QCA8074 2048
  1918. #else
  1919. #define REO_DST_RING_SIZE_QCA8074 8
  1920. #endif /* QCA_WIFI_QCA8074_VP */
  1921. #endif /* IPA_OFFLOAD */
  1922. /*
  1923. * dp_ast_aging_timer_fn() - Timer callback function for WDS aging
  1924. * @soc: Datapath SOC handle
  1925. *
  1926. * This is a timer function used to age out stale AST nodes from
  1927. * AST table
  1928. */
  1929. #ifdef FEATURE_WDS
  1930. static void dp_ast_aging_timer_fn(void *soc_hdl)
  1931. {
  1932. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1933. struct dp_pdev *pdev;
  1934. struct dp_vdev *vdev;
  1935. struct dp_peer *peer;
  1936. struct dp_ast_entry *ase, *temp_ase;
  1937. int i;
  1938. bool check_wds_ase = false;
  1939. if (soc->wds_ast_aging_timer_cnt++ >= DP_WDS_AST_AGING_TIMER_CNT) {
  1940. soc->wds_ast_aging_timer_cnt = 0;
  1941. check_wds_ase = true;
  1942. }
  1943. /* Peer list access lock */
  1944. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1945. /* AST list access lock */
  1946. qdf_spin_lock_bh(&soc->ast_lock);
  1947. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1948. pdev = soc->pdev_list[i];
  1949. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1950. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1951. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1952. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1953. /*
  1954. * Do not expire static ast entries
  1955. * and HM WDS entries
  1956. */
  1957. if (ase->type !=
  1958. CDP_TXRX_AST_TYPE_WDS &&
  1959. ase->type !=
  1960. CDP_TXRX_AST_TYPE_MEC &&
  1961. ase->type !=
  1962. CDP_TXRX_AST_TYPE_DA)
  1963. continue;
  1964. /* Expire MEC entry every n sec.
  1965. * This needs to be expired in
  1966. * case if STA backbone is made as
  1967. * AP backbone, In this case it needs
  1968. * to be re-added as a WDS entry.
  1969. */
  1970. if (ase->is_active && ase->type ==
  1971. CDP_TXRX_AST_TYPE_MEC) {
  1972. ase->is_active = FALSE;
  1973. continue;
  1974. } else if (ase->is_active &&
  1975. check_wds_ase) {
  1976. ase->is_active = FALSE;
  1977. continue;
  1978. }
  1979. if (ase->type ==
  1980. CDP_TXRX_AST_TYPE_MEC) {
  1981. DP_STATS_INC(soc,
  1982. ast.aged_out, 1);
  1983. dp_peer_del_ast(soc, ase);
  1984. } else if (check_wds_ase) {
  1985. DP_STATS_INC(soc,
  1986. ast.aged_out, 1);
  1987. dp_peer_del_ast(soc, ase);
  1988. }
  1989. }
  1990. }
  1991. }
  1992. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1993. }
  1994. qdf_spin_unlock_bh(&soc->ast_lock);
  1995. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1996. if (qdf_atomic_read(&soc->cmn_init_done))
  1997. qdf_timer_mod(&soc->ast_aging_timer,
  1998. DP_AST_AGING_TIMER_DEFAULT_MS);
  1999. }
  2000. /*
  2001. * dp_soc_wds_attach() - Setup WDS timer and AST table
  2002. * @soc: Datapath SOC handle
  2003. *
  2004. * Return: None
  2005. */
  2006. static void dp_soc_wds_attach(struct dp_soc *soc)
  2007. {
  2008. soc->wds_ast_aging_timer_cnt = 0;
  2009. qdf_timer_init(soc->osdev, &soc->ast_aging_timer,
  2010. dp_ast_aging_timer_fn, (void *)soc,
  2011. QDF_TIMER_TYPE_WAKE_APPS);
  2012. qdf_timer_mod(&soc->ast_aging_timer, DP_AST_AGING_TIMER_DEFAULT_MS);
  2013. }
  2014. /*
  2015. * dp_soc_wds_detach() - Detach WDS data structures and timers
  2016. * @txrx_soc: DP SOC handle
  2017. *
  2018. * Return: None
  2019. */
  2020. static void dp_soc_wds_detach(struct dp_soc *soc)
  2021. {
  2022. qdf_timer_stop(&soc->ast_aging_timer);
  2023. qdf_timer_free(&soc->ast_aging_timer);
  2024. }
  2025. #else
  2026. static void dp_soc_wds_attach(struct dp_soc *soc)
  2027. {
  2028. }
  2029. static void dp_soc_wds_detach(struct dp_soc *soc)
  2030. {
  2031. }
  2032. #endif
  2033. /*
  2034. * dp_soc_reset_ring_map() - Reset cpu ring map
  2035. * @soc: Datapath soc handler
  2036. *
  2037. * This api resets the default cpu ring map
  2038. */
  2039. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  2040. {
  2041. uint8_t i;
  2042. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2043. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  2044. switch (nss_config) {
  2045. case dp_nss_cfg_first_radio:
  2046. /*
  2047. * Setting Tx ring map for one nss offloaded radio
  2048. */
  2049. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  2050. break;
  2051. case dp_nss_cfg_second_radio:
  2052. /*
  2053. * Setting Tx ring for two nss offloaded radios
  2054. */
  2055. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  2056. break;
  2057. case dp_nss_cfg_dbdc:
  2058. /*
  2059. * Setting Tx ring map for 2 nss offloaded radios
  2060. */
  2061. soc->tx_ring_map[i] =
  2062. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  2063. break;
  2064. case dp_nss_cfg_dbtc:
  2065. /*
  2066. * Setting Tx ring map for 3 nss offloaded radios
  2067. */
  2068. soc->tx_ring_map[i] =
  2069. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  2070. break;
  2071. default:
  2072. dp_err("tx_ring_map failed due to invalid nss cfg");
  2073. break;
  2074. }
  2075. }
  2076. }
  2077. /*
  2078. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  2079. * @dp_soc - DP soc handle
  2080. * @ring_type - ring type
  2081. * @ring_num - ring_num
  2082. *
  2083. * return 0 or 1
  2084. */
  2085. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  2086. {
  2087. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2088. uint8_t status = 0;
  2089. switch (ring_type) {
  2090. case WBM2SW_RELEASE:
  2091. case REO_DST:
  2092. case RXDMA_BUF:
  2093. status = ((nss_config) & (1 << ring_num));
  2094. break;
  2095. default:
  2096. break;
  2097. }
  2098. return status;
  2099. }
  2100. /*
  2101. * dp_soc_reset_intr_mask() - reset interrupt mask
  2102. * @dp_soc - DP Soc handle
  2103. *
  2104. * Return: Return void
  2105. */
  2106. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  2107. {
  2108. uint8_t j;
  2109. int *grp_mask = NULL;
  2110. int group_number, mask, num_ring;
  2111. /* number of tx ring */
  2112. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  2113. /*
  2114. * group mask for tx completion ring.
  2115. */
  2116. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  2117. /* loop and reset the mask for only offloaded ring */
  2118. for (j = 0; j < num_ring; j++) {
  2119. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  2120. continue;
  2121. }
  2122. /*
  2123. * Group number corresponding to tx offloaded ring.
  2124. */
  2125. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2126. if (group_number < 0) {
  2127. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2128. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2129. WBM2SW_RELEASE, j);
  2130. return;
  2131. }
  2132. /* reset the tx mask for offloaded ring */
  2133. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2134. mask &= (~(1 << j));
  2135. /*
  2136. * reset the interrupt mask for offloaded ring.
  2137. */
  2138. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2139. }
  2140. /* number of rx rings */
  2141. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2142. /*
  2143. * group mask for reo destination ring.
  2144. */
  2145. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  2146. /* loop and reset the mask for only offloaded ring */
  2147. for (j = 0; j < num_ring; j++) {
  2148. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  2149. continue;
  2150. }
  2151. /*
  2152. * Group number corresponding to rx offloaded ring.
  2153. */
  2154. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2155. if (group_number < 0) {
  2156. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2157. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2158. REO_DST, j);
  2159. return;
  2160. }
  2161. /* set the interrupt mask for offloaded ring */
  2162. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2163. mask &= (~(1 << j));
  2164. /*
  2165. * set the interrupt mask to zero for rx offloaded radio.
  2166. */
  2167. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2168. }
  2169. /*
  2170. * group mask for Rx buffer refill ring
  2171. */
  2172. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  2173. /* loop and reset the mask for only offloaded ring */
  2174. for (j = 0; j < MAX_PDEV_CNT; j++) {
  2175. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  2176. continue;
  2177. }
  2178. /*
  2179. * Group number corresponding to rx offloaded ring.
  2180. */
  2181. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2182. if (group_number < 0) {
  2183. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2184. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2185. REO_DST, j);
  2186. return;
  2187. }
  2188. /* set the interrupt mask for offloaded ring */
  2189. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2190. group_number);
  2191. mask &= (~(1 << j));
  2192. /*
  2193. * set the interrupt mask to zero for rx offloaded radio.
  2194. */
  2195. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2196. group_number, mask);
  2197. }
  2198. }
  2199. #ifdef IPA_OFFLOAD
  2200. /**
  2201. * dp_reo_remap_config() - configure reo remap register value based
  2202. * nss configuration.
  2203. * based on offload_radio value below remap configuration
  2204. * get applied.
  2205. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  2206. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  2207. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  2208. * 3 - both Radios handled by NSS (remap not required)
  2209. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  2210. *
  2211. * @remap1: output parameter indicates reo remap 1 register value
  2212. * @remap2: output parameter indicates reo remap 2 register value
  2213. * Return: bool type, true if remap is configured else false.
  2214. */
  2215. static bool dp_reo_remap_config(struct dp_soc *soc,
  2216. uint32_t *remap1,
  2217. uint32_t *remap2)
  2218. {
  2219. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  2220. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  2221. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  2222. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  2223. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  2224. return true;
  2225. }
  2226. #else
  2227. static bool dp_reo_remap_config(struct dp_soc *soc,
  2228. uint32_t *remap1,
  2229. uint32_t *remap2)
  2230. {
  2231. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2232. switch (offload_radio) {
  2233. case dp_nss_cfg_default:
  2234. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2235. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2236. (0x3 << 18) | (0x4 << 21)) << 8;
  2237. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2238. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2239. (0x3 << 18) | (0x4 << 21)) << 8;
  2240. break;
  2241. case dp_nss_cfg_first_radio:
  2242. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  2243. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  2244. (0x2 << 18) | (0x3 << 21)) << 8;
  2245. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  2246. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  2247. (0x4 << 18) | (0x2 << 21)) << 8;
  2248. break;
  2249. case dp_nss_cfg_second_radio:
  2250. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  2251. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  2252. (0x1 << 18) | (0x3 << 21)) << 8;
  2253. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  2254. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  2255. (0x4 << 18) | (0x1 << 21)) << 8;
  2256. break;
  2257. case dp_nss_cfg_dbdc:
  2258. case dp_nss_cfg_dbtc:
  2259. /* return false if both or all are offloaded to NSS */
  2260. return false;
  2261. }
  2262. dp_debug("remap1 %x remap2 %x offload_radio %u",
  2263. *remap1, *remap2, offload_radio);
  2264. return true;
  2265. }
  2266. #endif
  2267. /*
  2268. * dp_reo_frag_dst_set() - configure reo register to set the
  2269. * fragment destination ring
  2270. * @soc : Datapath soc
  2271. * @frag_dst_ring : output parameter to set fragment destination ring
  2272. *
  2273. * Based on offload_radio below fragment destination rings is selected
  2274. * 0 - TCL
  2275. * 1 - SW1
  2276. * 2 - SW2
  2277. * 3 - SW3
  2278. * 4 - SW4
  2279. * 5 - Release
  2280. * 6 - FW
  2281. * 7 - alternate select
  2282. *
  2283. * return: void
  2284. */
  2285. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  2286. {
  2287. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2288. switch (offload_radio) {
  2289. case dp_nss_cfg_default:
  2290. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  2291. break;
  2292. case dp_nss_cfg_dbdc:
  2293. case dp_nss_cfg_dbtc:
  2294. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  2295. break;
  2296. default:
  2297. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2298. FL("dp_reo_frag_dst_set invalid offload radio config"));
  2299. break;
  2300. }
  2301. }
  2302. #ifdef ENABLE_VERBOSE_DEBUG
  2303. static void dp_enable_verbose_debug(struct dp_soc *soc)
  2304. {
  2305. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2306. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2307. if (soc_cfg_ctx->per_pkt_trace & dp_verbose_debug_mask)
  2308. is_dp_verbose_debug_enabled = true;
  2309. }
  2310. #else
  2311. static void dp_enable_verbose_debug(struct dp_soc *soc)
  2312. {
  2313. }
  2314. #endif
  2315. /*
  2316. * dp_soc_cmn_setup() - Common SoC level initializion
  2317. * @soc: Datapath SOC handle
  2318. *
  2319. * This is an internal function used to setup common SOC data structures,
  2320. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2321. */
  2322. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2323. {
  2324. int i;
  2325. struct hal_reo_params reo_params;
  2326. int tx_ring_size;
  2327. int tx_comp_ring_size;
  2328. int reo_dst_ring_size;
  2329. uint32_t entries;
  2330. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2331. if (qdf_atomic_read(&soc->cmn_init_done))
  2332. return 0;
  2333. if (dp_hw_link_desc_pool_setup(soc))
  2334. goto fail1;
  2335. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2336. dp_enable_verbose_debug(soc);
  2337. /* Setup SRNG rings */
  2338. /* Common rings */
  2339. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2340. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  2341. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2342. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2343. goto fail1;
  2344. }
  2345. soc->num_tcl_data_rings = 0;
  2346. /* Tx data rings */
  2347. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2348. soc->num_tcl_data_rings =
  2349. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2350. tx_comp_ring_size =
  2351. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2352. tx_ring_size =
  2353. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2354. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2355. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2356. TCL_DATA, i, 0, tx_ring_size)) {
  2357. QDF_TRACE(QDF_MODULE_ID_DP,
  2358. QDF_TRACE_LEVEL_ERROR,
  2359. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2360. goto fail1;
  2361. }
  2362. /*
  2363. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2364. * count
  2365. */
  2366. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2367. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2368. QDF_TRACE(QDF_MODULE_ID_DP,
  2369. QDF_TRACE_LEVEL_ERROR,
  2370. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2371. goto fail1;
  2372. }
  2373. }
  2374. } else {
  2375. /* This will be incremented during per pdev ring setup */
  2376. soc->num_tcl_data_rings = 0;
  2377. }
  2378. if (dp_tx_soc_attach(soc)) {
  2379. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2380. FL("dp_tx_soc_attach failed"));
  2381. goto fail1;
  2382. }
  2383. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2384. /* TCL command and status rings */
  2385. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2386. entries)) {
  2387. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2388. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2389. goto fail1;
  2390. }
  2391. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2392. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2393. entries)) {
  2394. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2395. FL("dp_srng_setup failed for tcl_status_ring"));
  2396. goto fail1;
  2397. }
  2398. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2399. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2400. * descriptors
  2401. */
  2402. /* Rx data rings */
  2403. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2404. soc->num_reo_dest_rings =
  2405. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2406. QDF_TRACE(QDF_MODULE_ID_DP,
  2407. QDF_TRACE_LEVEL_INFO,
  2408. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2409. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2410. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2411. i, 0, reo_dst_ring_size)) {
  2412. QDF_TRACE(QDF_MODULE_ID_DP,
  2413. QDF_TRACE_LEVEL_ERROR,
  2414. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2415. goto fail1;
  2416. }
  2417. }
  2418. } else {
  2419. /* This will be incremented during per pdev ring setup */
  2420. soc->num_reo_dest_rings = 0;
  2421. }
  2422. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2423. /* LMAC RxDMA to SW Rings configuration */
  2424. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2425. /* Only valid for MCL */
  2426. struct dp_pdev *pdev = soc->pdev_list[0];
  2427. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2428. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2429. RXDMA_DST, 0, i,
  2430. entries)) {
  2431. QDF_TRACE(QDF_MODULE_ID_DP,
  2432. QDF_TRACE_LEVEL_ERROR,
  2433. FL(RNG_ERR "rxdma_err_dst_ring"));
  2434. goto fail1;
  2435. }
  2436. }
  2437. }
  2438. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2439. /* REO reinjection ring */
  2440. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2441. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2442. entries)) {
  2443. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2444. FL("dp_srng_setup failed for reo_reinject_ring"));
  2445. goto fail1;
  2446. }
  2447. /* Rx release ring */
  2448. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2449. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2450. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2451. FL("dp_srng_setup failed for rx_rel_ring"));
  2452. goto fail1;
  2453. }
  2454. /* Rx exception ring */
  2455. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2456. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2457. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2458. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2459. FL("dp_srng_setup failed for reo_exception_ring"));
  2460. goto fail1;
  2461. }
  2462. /* REO command and status rings */
  2463. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2464. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2465. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2466. FL("dp_srng_setup failed for reo_cmd_ring"));
  2467. goto fail1;
  2468. }
  2469. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2470. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2471. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2472. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2473. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2474. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2475. FL("dp_srng_setup failed for reo_status_ring"));
  2476. goto fail1;
  2477. }
  2478. /* Reset the cpu ring map if radio is NSS offloaded */
  2479. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2480. dp_soc_reset_cpu_ring_map(soc);
  2481. dp_soc_reset_intr_mask(soc);
  2482. }
  2483. /* Setup HW REO */
  2484. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2485. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2486. /*
  2487. * Reo ring remap is not required if both radios
  2488. * are offloaded to NSS
  2489. */
  2490. if (!dp_reo_remap_config(soc,
  2491. &reo_params.remap1,
  2492. &reo_params.remap2))
  2493. goto out;
  2494. reo_params.rx_hash_enabled = true;
  2495. }
  2496. /* setup the global rx defrag waitlist */
  2497. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2498. soc->rx.defrag.timeout_ms =
  2499. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2500. soc->rx.defrag.next_flush_ms = 0;
  2501. soc->rx.flags.defrag_timeout_check =
  2502. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2503. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2504. out:
  2505. /*
  2506. * set the fragment destination ring
  2507. */
  2508. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2509. hal_reo_setup(soc->hal_soc, &reo_params);
  2510. qdf_atomic_set(&soc->cmn_init_done, 1);
  2511. dp_soc_wds_attach(soc);
  2512. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2513. return 0;
  2514. fail1:
  2515. /*
  2516. * Cleanup will be done as part of soc_detach, which will
  2517. * be called on pdev attach failure
  2518. */
  2519. return QDF_STATUS_E_FAILURE;
  2520. }
  2521. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2522. static QDF_STATUS dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2523. {
  2524. struct cdp_lro_hash_config lro_hash;
  2525. QDF_STATUS status;
  2526. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2527. !wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx) &&
  2528. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2529. dp_err("LRO, GRO and RX hash disabled");
  2530. return QDF_STATUS_E_FAILURE;
  2531. }
  2532. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2533. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) ||
  2534. wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx)) {
  2535. lro_hash.lro_enable = 1;
  2536. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2537. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2538. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2539. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2540. }
  2541. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2542. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2543. LRO_IPV4_SEED_ARR_SZ));
  2544. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2545. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2546. LRO_IPV6_SEED_ARR_SZ));
  2547. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2548. if (!soc->cdp_soc.ol_ops->lro_hash_config) {
  2549. QDF_BUG(0);
  2550. dp_err("lro_hash_config not configured");
  2551. return QDF_STATUS_E_FAILURE;
  2552. }
  2553. status = soc->cdp_soc.ol_ops->lro_hash_config(pdev->ctrl_pdev,
  2554. &lro_hash);
  2555. if (!QDF_IS_STATUS_SUCCESS(status)) {
  2556. dp_err("failed to send lro_hash_config to FW %u", status);
  2557. return status;
  2558. }
  2559. dp_info("LRO CMD config: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2560. lro_hash.lro_enable, lro_hash.tcp_flag,
  2561. lro_hash.tcp_flag_mask);
  2562. dp_info("toeplitz_hash_ipv4:");
  2563. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2564. (void *)lro_hash.toeplitz_hash_ipv4,
  2565. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2566. LRO_IPV4_SEED_ARR_SZ));
  2567. dp_info("toeplitz_hash_ipv6:");
  2568. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2569. (void *)lro_hash.toeplitz_hash_ipv6,
  2570. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2571. LRO_IPV6_SEED_ARR_SZ));
  2572. return status;
  2573. }
  2574. /*
  2575. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2576. * @soc: data path SoC handle
  2577. * @pdev: Physical device handle
  2578. *
  2579. * Return: 0 - success, > 0 - failure
  2580. */
  2581. #ifdef QCA_HOST2FW_RXBUF_RING
  2582. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2583. struct dp_pdev *pdev)
  2584. {
  2585. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2586. int max_mac_rings;
  2587. int i;
  2588. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2589. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2590. for (i = 0; i < max_mac_rings; i++) {
  2591. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2592. "%s: pdev_id %d mac_id %d",
  2593. __func__, pdev->pdev_id, i);
  2594. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2595. RXDMA_BUF, 1, i,
  2596. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2597. QDF_TRACE(QDF_MODULE_ID_DP,
  2598. QDF_TRACE_LEVEL_ERROR,
  2599. FL("failed rx mac ring setup"));
  2600. return QDF_STATUS_E_FAILURE;
  2601. }
  2602. }
  2603. return QDF_STATUS_SUCCESS;
  2604. }
  2605. #else
  2606. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2607. struct dp_pdev *pdev)
  2608. {
  2609. return QDF_STATUS_SUCCESS;
  2610. }
  2611. #endif
  2612. /**
  2613. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2614. * @pdev - DP_PDEV handle
  2615. *
  2616. * Return: void
  2617. */
  2618. static inline void
  2619. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2620. {
  2621. uint8_t map_id;
  2622. struct dp_soc *soc = pdev->soc;
  2623. if (!soc)
  2624. return;
  2625. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2626. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2627. default_dscp_tid_map,
  2628. sizeof(default_dscp_tid_map));
  2629. }
  2630. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2631. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2632. default_dscp_tid_map,
  2633. map_id);
  2634. }
  2635. }
  2636. #ifdef IPA_OFFLOAD
  2637. /**
  2638. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2639. * @soc: data path instance
  2640. * @pdev: core txrx pdev context
  2641. *
  2642. * Return: QDF_STATUS_SUCCESS: success
  2643. * QDF_STATUS_E_RESOURCES: Error return
  2644. */
  2645. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2646. struct dp_pdev *pdev)
  2647. {
  2648. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2649. int entries;
  2650. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2651. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2652. /* Setup second Rx refill buffer ring */
  2653. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2654. IPA_RX_REFILL_BUF_RING_IDX,
  2655. pdev->pdev_id,
  2656. entries)) {
  2657. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2658. FL("dp_srng_setup failed second rx refill ring"));
  2659. return QDF_STATUS_E_FAILURE;
  2660. }
  2661. return QDF_STATUS_SUCCESS;
  2662. }
  2663. /**
  2664. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2665. * @soc: data path instance
  2666. * @pdev: core txrx pdev context
  2667. *
  2668. * Return: void
  2669. */
  2670. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2671. struct dp_pdev *pdev)
  2672. {
  2673. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2674. IPA_RX_REFILL_BUF_RING_IDX);
  2675. }
  2676. #else
  2677. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2678. struct dp_pdev *pdev)
  2679. {
  2680. return QDF_STATUS_SUCCESS;
  2681. }
  2682. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2683. struct dp_pdev *pdev)
  2684. {
  2685. }
  2686. #endif
  2687. #if !defined(DISABLE_MON_CONFIG)
  2688. /**
  2689. * dp_mon_rings_setup() - Initialize Monitor rings based on target
  2690. * @soc: soc handle
  2691. * @pdev: physical device handle
  2692. *
  2693. * Return: nonzero on failure and zero on success
  2694. */
  2695. static
  2696. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2697. {
  2698. int mac_id = 0;
  2699. int pdev_id = pdev->pdev_id;
  2700. int entries;
  2701. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2702. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2703. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2704. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2705. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2706. entries =
  2707. wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2708. if (dp_srng_setup(soc,
  2709. &pdev->rxdma_mon_buf_ring[mac_id],
  2710. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2711. entries)) {
  2712. QDF_TRACE(QDF_MODULE_ID_DP,
  2713. QDF_TRACE_LEVEL_ERROR,
  2714. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2715. return QDF_STATUS_E_NOMEM;
  2716. }
  2717. entries =
  2718. wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2719. if (dp_srng_setup(soc,
  2720. &pdev->rxdma_mon_dst_ring[mac_id],
  2721. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2722. entries)) {
  2723. QDF_TRACE(QDF_MODULE_ID_DP,
  2724. QDF_TRACE_LEVEL_ERROR,
  2725. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2726. return QDF_STATUS_E_NOMEM;
  2727. }
  2728. entries =
  2729. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2730. if (dp_srng_setup(soc,
  2731. &pdev->rxdma_mon_status_ring[mac_id],
  2732. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2733. entries)) {
  2734. QDF_TRACE(QDF_MODULE_ID_DP,
  2735. QDF_TRACE_LEVEL_ERROR,
  2736. FL(RNG_ERR "rxdma_mon_status_ring"));
  2737. return QDF_STATUS_E_NOMEM;
  2738. }
  2739. entries =
  2740. wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2741. if (dp_srng_setup(soc,
  2742. &pdev->rxdma_mon_desc_ring[mac_id],
  2743. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2744. entries)) {
  2745. QDF_TRACE(QDF_MODULE_ID_DP,
  2746. QDF_TRACE_LEVEL_ERROR,
  2747. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2748. return QDF_STATUS_E_NOMEM;
  2749. }
  2750. } else {
  2751. entries =
  2752. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2753. if (dp_srng_setup(soc,
  2754. &pdev->rxdma_mon_status_ring[mac_id],
  2755. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2756. entries)) {
  2757. QDF_TRACE(QDF_MODULE_ID_DP,
  2758. QDF_TRACE_LEVEL_ERROR,
  2759. FL(RNG_ERR "rxdma_mon_status_ring"));
  2760. return QDF_STATUS_E_NOMEM;
  2761. }
  2762. }
  2763. }
  2764. return QDF_STATUS_SUCCESS;
  2765. }
  2766. #else
  2767. static
  2768. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2769. {
  2770. return QDF_STATUS_SUCCESS;
  2771. }
  2772. #endif
  2773. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2774. * @pdev_hdl: pdev handle
  2775. */
  2776. #ifdef ATH_SUPPORT_EXT_STAT
  2777. void dp_iterate_update_peer_list(void *pdev_hdl)
  2778. {
  2779. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2780. struct dp_soc *soc = pdev->soc;
  2781. struct dp_vdev *vdev = NULL;
  2782. struct dp_peer *peer = NULL;
  2783. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2784. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2785. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2786. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2787. dp_cal_client_update_peer_stats(&peer->stats);
  2788. }
  2789. }
  2790. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2791. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2792. }
  2793. #else
  2794. void dp_iterate_update_peer_list(void *pdev_hdl)
  2795. {
  2796. }
  2797. #endif
  2798. /*
  2799. * dp_pdev_attach_wifi3() - attach txrx pdev
  2800. * @ctrl_pdev: Opaque PDEV object
  2801. * @txrx_soc: Datapath SOC handle
  2802. * @htc_handle: HTC handle for host-target interface
  2803. * @qdf_osdev: QDF OS device
  2804. * @pdev_id: PDEV ID
  2805. *
  2806. * Return: DP PDEV handle on success, NULL on failure
  2807. */
  2808. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2809. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2810. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2811. {
  2812. int tx_ring_size;
  2813. int tx_comp_ring_size;
  2814. int reo_dst_ring_size;
  2815. int entries;
  2816. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2817. int nss_cfg;
  2818. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2819. struct dp_pdev *pdev = NULL;
  2820. if (dp_is_soc_reinit(soc))
  2821. pdev = soc->pdev_list[pdev_id];
  2822. else
  2823. pdev = qdf_mem_malloc(sizeof(*pdev));
  2824. if (!pdev) {
  2825. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2826. FL("DP PDEV memory allocation failed"));
  2827. goto fail0;
  2828. }
  2829. /*
  2830. * Variable to prevent double pdev deinitialization during
  2831. * radio detach execution .i.e. in the absence of any vdev.
  2832. */
  2833. pdev->pdev_deinit = 0;
  2834. pdev->invalid_peer = qdf_mem_malloc(sizeof(struct dp_peer));
  2835. if (!pdev->invalid_peer) {
  2836. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2837. FL("Invalid peer memory allocation failed"));
  2838. qdf_mem_free(pdev);
  2839. goto fail0;
  2840. }
  2841. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2842. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2843. if (!pdev->wlan_cfg_ctx) {
  2844. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2845. FL("pdev cfg_attach failed"));
  2846. qdf_mem_free(pdev->invalid_peer);
  2847. qdf_mem_free(pdev);
  2848. goto fail0;
  2849. }
  2850. /*
  2851. * set nss pdev config based on soc config
  2852. */
  2853. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2854. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2855. (nss_cfg & (1 << pdev_id)));
  2856. pdev->soc = soc;
  2857. pdev->ctrl_pdev = ctrl_pdev;
  2858. pdev->pdev_id = pdev_id;
  2859. soc->pdev_list[pdev_id] = pdev;
  2860. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  2861. soc->pdev_count++;
  2862. TAILQ_INIT(&pdev->vdev_list);
  2863. qdf_spinlock_create(&pdev->vdev_list_lock);
  2864. pdev->vdev_count = 0;
  2865. qdf_spinlock_create(&pdev->tx_mutex);
  2866. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2867. TAILQ_INIT(&pdev->neighbour_peers_list);
  2868. pdev->neighbour_peers_added = false;
  2869. pdev->monitor_configured = false;
  2870. if (dp_soc_cmn_setup(soc)) {
  2871. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2872. FL("dp_soc_cmn_setup failed"));
  2873. goto fail1;
  2874. }
  2875. /* Setup per PDEV TCL rings if configured */
  2876. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2877. tx_ring_size =
  2878. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2879. tx_comp_ring_size =
  2880. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2881. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2882. pdev_id, pdev_id, tx_ring_size)) {
  2883. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2884. FL("dp_srng_setup failed for tcl_data_ring"));
  2885. goto fail1;
  2886. }
  2887. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2888. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2889. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2890. FL("dp_srng_setup failed for tx_comp_ring"));
  2891. goto fail1;
  2892. }
  2893. soc->num_tcl_data_rings++;
  2894. }
  2895. /* Tx specific init */
  2896. if (dp_tx_pdev_attach(pdev)) {
  2897. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2898. FL("dp_tx_pdev_attach failed"));
  2899. goto fail1;
  2900. }
  2901. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2902. /* Setup per PDEV REO rings if configured */
  2903. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2904. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2905. pdev_id, pdev_id, reo_dst_ring_size)) {
  2906. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2907. FL("dp_srng_setup failed for reo_dest_ringn"));
  2908. goto fail1;
  2909. }
  2910. soc->num_reo_dest_rings++;
  2911. }
  2912. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2913. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2914. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2915. FL("dp_srng_setup failed rx refill ring"));
  2916. goto fail1;
  2917. }
  2918. if (dp_rxdma_ring_setup(soc, pdev)) {
  2919. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2920. FL("RXDMA ring config failed"));
  2921. goto fail1;
  2922. }
  2923. if (dp_mon_rings_setup(soc, pdev)) {
  2924. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2925. FL("MONITOR rings setup failed"));
  2926. goto fail1;
  2927. }
  2928. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2929. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2930. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2931. 0, pdev_id,
  2932. entries)) {
  2933. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2934. FL(RNG_ERR "rxdma_err_dst_ring"));
  2935. goto fail1;
  2936. }
  2937. }
  2938. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2939. goto fail1;
  2940. if (dp_ipa_ring_resource_setup(soc, pdev))
  2941. goto fail1;
  2942. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2943. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2944. FL("dp_ipa_uc_attach failed"));
  2945. goto fail1;
  2946. }
  2947. /* Rx specific init */
  2948. if (dp_rx_pdev_attach(pdev)) {
  2949. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2950. FL("dp_rx_pdev_attach failed"));
  2951. goto fail1;
  2952. }
  2953. DP_STATS_INIT(pdev);
  2954. /* Monitor filter init */
  2955. pdev->mon_filter_mode = MON_FILTER_ALL;
  2956. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2957. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2958. pdev->fp_data_filter = FILTER_DATA_ALL;
  2959. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2960. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2961. pdev->mo_data_filter = FILTER_DATA_ALL;
  2962. dp_local_peer_id_pool_init(pdev);
  2963. dp_dscp_tid_map_setup(pdev);
  2964. /* Rx monitor mode specific init */
  2965. if (dp_rx_pdev_mon_attach(pdev)) {
  2966. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2967. "dp_rx_pdev_mon_attach failed");
  2968. goto fail1;
  2969. }
  2970. if (dp_wdi_event_attach(pdev)) {
  2971. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2972. "dp_wdi_evet_attach failed");
  2973. goto fail1;
  2974. }
  2975. /* set the reo destination during initialization */
  2976. pdev->reo_dest = pdev->pdev_id + 1;
  2977. /*
  2978. * initialize ppdu tlv list
  2979. */
  2980. TAILQ_INIT(&pdev->ppdu_info_list);
  2981. pdev->tlv_count = 0;
  2982. pdev->list_depth = 0;
  2983. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  2984. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  2985. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  2986. TRUE);
  2987. /* initlialize cal client timer */
  2988. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  2989. &dp_iterate_update_peer_list);
  2990. qdf_event_create(&pdev->fw_peer_stats_event);
  2991. return (struct cdp_pdev *)pdev;
  2992. fail1:
  2993. dp_pdev_detach((struct cdp_pdev *)pdev, 0);
  2994. fail0:
  2995. return NULL;
  2996. }
  2997. /*
  2998. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2999. * @soc: data path SoC handle
  3000. * @pdev: Physical device handle
  3001. *
  3002. * Return: void
  3003. */
  3004. #ifdef QCA_HOST2FW_RXBUF_RING
  3005. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  3006. struct dp_pdev *pdev)
  3007. {
  3008. int max_mac_rings =
  3009. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  3010. int i;
  3011. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  3012. max_mac_rings : MAX_RX_MAC_RINGS;
  3013. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  3014. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  3015. RXDMA_BUF, 1);
  3016. qdf_timer_free(&soc->mon_reap_timer);
  3017. }
  3018. #else
  3019. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  3020. struct dp_pdev *pdev)
  3021. {
  3022. }
  3023. #endif
  3024. /*
  3025. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  3026. * @pdev: device object
  3027. *
  3028. * Return: void
  3029. */
  3030. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  3031. {
  3032. struct dp_neighbour_peer *peer = NULL;
  3033. struct dp_neighbour_peer *temp_peer = NULL;
  3034. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  3035. neighbour_peer_list_elem, temp_peer) {
  3036. /* delete this peer from the list */
  3037. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3038. peer, neighbour_peer_list_elem);
  3039. qdf_mem_free(peer);
  3040. }
  3041. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  3042. }
  3043. /**
  3044. * dp_htt_ppdu_stats_detach() - detach stats resources
  3045. * @pdev: Datapath PDEV handle
  3046. *
  3047. * Return: void
  3048. */
  3049. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  3050. {
  3051. struct ppdu_info *ppdu_info, *ppdu_info_next;
  3052. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  3053. ppdu_info_list_elem, ppdu_info_next) {
  3054. if (!ppdu_info)
  3055. break;
  3056. qdf_assert_always(ppdu_info->nbuf);
  3057. qdf_nbuf_free(ppdu_info->nbuf);
  3058. qdf_mem_free(ppdu_info);
  3059. }
  3060. }
  3061. #if !defined(DISABLE_MON_CONFIG)
  3062. static
  3063. void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  3064. int mac_id)
  3065. {
  3066. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3067. dp_srng_cleanup(soc,
  3068. &pdev->rxdma_mon_buf_ring[mac_id],
  3069. RXDMA_MONITOR_BUF, 0);
  3070. dp_srng_cleanup(soc,
  3071. &pdev->rxdma_mon_dst_ring[mac_id],
  3072. RXDMA_MONITOR_DST, 0);
  3073. dp_srng_cleanup(soc,
  3074. &pdev->rxdma_mon_status_ring[mac_id],
  3075. RXDMA_MONITOR_STATUS, 0);
  3076. dp_srng_cleanup(soc,
  3077. &pdev->rxdma_mon_desc_ring[mac_id],
  3078. RXDMA_MONITOR_DESC, 0);
  3079. dp_srng_cleanup(soc,
  3080. &pdev->rxdma_err_dst_ring[mac_id],
  3081. RXDMA_DST, 0);
  3082. } else {
  3083. dp_srng_cleanup(soc,
  3084. &pdev->rxdma_mon_status_ring[mac_id],
  3085. RXDMA_MONITOR_STATUS, 0);
  3086. dp_srng_cleanup(soc,
  3087. &pdev->rxdma_err_dst_ring[mac_id],
  3088. RXDMA_DST, 0);
  3089. }
  3090. }
  3091. #else
  3092. static void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  3093. int mac_id)
  3094. {
  3095. }
  3096. #endif
  3097. /**
  3098. * dp_mon_ring_deinit() - Placeholder to deinitialize Monitor rings
  3099. *
  3100. * @soc: soc handle
  3101. * @pdev: datapath physical dev handle
  3102. * @mac_id: mac number
  3103. *
  3104. * Return: None
  3105. */
  3106. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  3107. int mac_id)
  3108. {
  3109. }
  3110. /**
  3111. * dp_pdev_mem_reset() - Reset txrx pdev memory
  3112. * @pdev: dp pdev handle
  3113. *
  3114. * Return: None
  3115. */
  3116. static void dp_pdev_mem_reset(struct dp_pdev *pdev)
  3117. {
  3118. uint16_t len = 0;
  3119. uint8_t *dp_pdev_offset = (uint8_t *)pdev;
  3120. len = sizeof(struct dp_pdev) -
  3121. offsetof(struct dp_pdev, pdev_deinit) -
  3122. sizeof(pdev->pdev_deinit);
  3123. dp_pdev_offset = dp_pdev_offset +
  3124. offsetof(struct dp_pdev, pdev_deinit) +
  3125. sizeof(pdev->pdev_deinit);
  3126. qdf_mem_zero(dp_pdev_offset, len);
  3127. }
  3128. /**
  3129. * dp_pdev_deinit() - Deinit txrx pdev
  3130. * @txrx_pdev: Datapath PDEV handle
  3131. * @force: Force deinit
  3132. *
  3133. * Return: None
  3134. */
  3135. static void dp_pdev_deinit(struct cdp_pdev *txrx_pdev, int force)
  3136. {
  3137. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3138. struct dp_soc *soc = pdev->soc;
  3139. qdf_nbuf_t curr_nbuf, next_nbuf;
  3140. int mac_id;
  3141. /*
  3142. * Prevent double pdev deinitialization during radio detach
  3143. * execution .i.e. in the absence of any vdev
  3144. */
  3145. if (pdev->pdev_deinit)
  3146. return;
  3147. pdev->pdev_deinit = 1;
  3148. dp_wdi_event_detach(pdev);
  3149. dp_tx_pdev_detach(pdev);
  3150. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3151. dp_srng_deinit(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3152. TCL_DATA, pdev->pdev_id);
  3153. dp_srng_deinit(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3154. WBM2SW_RELEASE, pdev->pdev_id);
  3155. }
  3156. dp_pktlogmod_exit(pdev);
  3157. dp_rx_pdev_detach(pdev);
  3158. dp_rx_pdev_mon_detach(pdev);
  3159. dp_neighbour_peers_detach(pdev);
  3160. qdf_spinlock_destroy(&pdev->tx_mutex);
  3161. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  3162. dp_ipa_uc_detach(soc, pdev);
  3163. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  3164. /* Cleanup per PDEV REO rings if configured */
  3165. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3166. dp_srng_deinit(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3167. REO_DST, pdev->pdev_id);
  3168. }
  3169. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3170. dp_rxdma_ring_cleanup(soc, pdev);
  3171. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3172. dp_mon_ring_deinit(soc, pdev, mac_id);
  3173. dp_srng_deinit(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3174. RXDMA_DST, 0);
  3175. }
  3176. curr_nbuf = pdev->invalid_peer_head_msdu;
  3177. while (curr_nbuf) {
  3178. next_nbuf = qdf_nbuf_next(curr_nbuf);
  3179. qdf_nbuf_free(curr_nbuf);
  3180. curr_nbuf = next_nbuf;
  3181. }
  3182. pdev->invalid_peer_head_msdu = NULL;
  3183. pdev->invalid_peer_tail_msdu = NULL;
  3184. dp_htt_ppdu_stats_detach(pdev);
  3185. qdf_nbuf_free(pdev->sojourn_buf);
  3186. dp_cal_client_detach(&pdev->cal_client_ctx);
  3187. soc->pdev_count--;
  3188. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  3189. qdf_mem_free(pdev->invalid_peer);
  3190. qdf_mem_free(pdev->dp_txrx_handle);
  3191. dp_pdev_mem_reset(pdev);
  3192. }
  3193. /**
  3194. * dp_pdev_deinit_wifi3() - Deinit txrx pdev
  3195. * @txrx_pdev: Datapath PDEV handle
  3196. * @force: Force deinit
  3197. *
  3198. * Return: None
  3199. */
  3200. static void dp_pdev_deinit_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3201. {
  3202. dp_pdev_deinit(txrx_pdev, force);
  3203. }
  3204. /*
  3205. * dp_pdev_detach() - Complete rest of pdev detach
  3206. * @txrx_pdev: Datapath PDEV handle
  3207. * @force: Force deinit
  3208. *
  3209. * Return: None
  3210. */
  3211. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force)
  3212. {
  3213. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3214. struct dp_soc *soc = pdev->soc;
  3215. int mac_id;
  3216. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3217. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3218. TCL_DATA, pdev->pdev_id);
  3219. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3220. WBM2SW_RELEASE, pdev->pdev_id);
  3221. }
  3222. dp_mon_link_free(pdev);
  3223. /* Cleanup per PDEV REO rings if configured */
  3224. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3225. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3226. REO_DST, pdev->pdev_id);
  3227. }
  3228. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3229. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3230. dp_mon_ring_cleanup(soc, pdev, mac_id);
  3231. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3232. RXDMA_DST, 0);
  3233. }
  3234. soc->pdev_list[pdev->pdev_id] = NULL;
  3235. qdf_mem_free(pdev);
  3236. }
  3237. /*
  3238. * dp_pdev_detach_wifi3() - detach txrx pdev
  3239. * @txrx_pdev: Datapath PDEV handle
  3240. * @force: Force detach
  3241. *
  3242. * Return: None
  3243. */
  3244. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3245. {
  3246. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3247. struct dp_soc *soc = pdev->soc;
  3248. if (dp_is_soc_reinit(soc)) {
  3249. dp_pdev_detach(txrx_pdev, force);
  3250. } else {
  3251. dp_pdev_deinit(txrx_pdev, force);
  3252. dp_pdev_detach(txrx_pdev, force);
  3253. }
  3254. }
  3255. /*
  3256. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  3257. * @soc: DP SOC handle
  3258. */
  3259. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  3260. {
  3261. struct reo_desc_list_node *desc;
  3262. struct dp_rx_tid *rx_tid;
  3263. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  3264. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  3265. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  3266. rx_tid = &desc->rx_tid;
  3267. qdf_mem_unmap_nbytes_single(soc->osdev,
  3268. rx_tid->hw_qdesc_paddr,
  3269. QDF_DMA_BIDIRECTIONAL,
  3270. rx_tid->hw_qdesc_alloc_size);
  3271. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  3272. qdf_mem_free(desc);
  3273. }
  3274. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  3275. qdf_list_destroy(&soc->reo_desc_freelist);
  3276. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  3277. }
  3278. /**
  3279. * dp_soc_mem_reset() - Reset Dp Soc memory
  3280. * @soc: DP handle
  3281. *
  3282. * Return: None
  3283. */
  3284. static void dp_soc_mem_reset(struct dp_soc *soc)
  3285. {
  3286. uint16_t len = 0;
  3287. uint8_t *dp_soc_offset = (uint8_t *)soc;
  3288. len = sizeof(struct dp_soc) -
  3289. offsetof(struct dp_soc, dp_soc_reinit) -
  3290. sizeof(soc->dp_soc_reinit);
  3291. dp_soc_offset = dp_soc_offset +
  3292. offsetof(struct dp_soc, dp_soc_reinit) +
  3293. sizeof(soc->dp_soc_reinit);
  3294. qdf_mem_zero(dp_soc_offset, len);
  3295. }
  3296. /**
  3297. * dp_soc_deinit() - Deinitialize txrx SOC
  3298. * @txrx_soc: Opaque DP SOC handle
  3299. *
  3300. * Return: None
  3301. */
  3302. static void dp_soc_deinit(void *txrx_soc)
  3303. {
  3304. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3305. int i;
  3306. qdf_atomic_set(&soc->cmn_init_done, 0);
  3307. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3308. if (soc->pdev_list[i])
  3309. dp_pdev_deinit((struct cdp_pdev *)
  3310. soc->pdev_list[i], 1);
  3311. }
  3312. qdf_flush_work(&soc->htt_stats.work);
  3313. qdf_disable_work(&soc->htt_stats.work);
  3314. /* Free pending htt stats messages */
  3315. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  3316. dp_reo_cmdlist_destroy(soc);
  3317. dp_peer_find_detach(soc);
  3318. /* Free the ring memories */
  3319. /* Common rings */
  3320. dp_srng_deinit(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3321. /* Tx data rings */
  3322. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3323. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3324. dp_srng_deinit(soc, &soc->tcl_data_ring[i],
  3325. TCL_DATA, i);
  3326. dp_srng_deinit(soc, &soc->tx_comp_ring[i],
  3327. WBM2SW_RELEASE, i);
  3328. }
  3329. }
  3330. /* TCL command and status rings */
  3331. dp_srng_deinit(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3332. dp_srng_deinit(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3333. /* Rx data rings */
  3334. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3335. soc->num_reo_dest_rings =
  3336. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3337. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3338. /* TODO: Get number of rings and ring sizes
  3339. * from wlan_cfg
  3340. */
  3341. dp_srng_deinit(soc, &soc->reo_dest_ring[i],
  3342. REO_DST, i);
  3343. }
  3344. }
  3345. /* REO reinjection ring */
  3346. dp_srng_deinit(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3347. /* Rx release ring */
  3348. dp_srng_deinit(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3349. /* Rx exception ring */
  3350. /* TODO: Better to store ring_type and ring_num in
  3351. * dp_srng during setup
  3352. */
  3353. dp_srng_deinit(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3354. /* REO command and status rings */
  3355. dp_srng_deinit(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3356. dp_srng_deinit(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3357. dp_soc_wds_detach(soc);
  3358. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  3359. qdf_spinlock_destroy(&soc->htt_stats.lock);
  3360. htt_soc_htc_dealloc(soc->htt_handle);
  3361. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  3362. dp_reo_cmdlist_destroy(soc);
  3363. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  3364. dp_reo_desc_freelist_destroy(soc);
  3365. qdf_spinlock_destroy(&soc->ast_lock);
  3366. dp_soc_mem_reset(soc);
  3367. }
  3368. /**
  3369. * dp_soc_deinit_wifi3() - Deinitialize txrx SOC
  3370. * @txrx_soc: Opaque DP SOC handle
  3371. *
  3372. * Return: None
  3373. */
  3374. static void dp_soc_deinit_wifi3(void *txrx_soc)
  3375. {
  3376. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3377. soc->dp_soc_reinit = 1;
  3378. dp_soc_deinit(txrx_soc);
  3379. }
  3380. /*
  3381. * dp_soc_detach() - Detach rest of txrx SOC
  3382. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3383. *
  3384. * Return: None
  3385. */
  3386. static void dp_soc_detach(void *txrx_soc)
  3387. {
  3388. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3389. int i;
  3390. qdf_atomic_set(&soc->cmn_init_done, 0);
  3391. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  3392. * SW descriptors
  3393. */
  3394. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3395. if (soc->pdev_list[i])
  3396. dp_pdev_detach((struct cdp_pdev *)
  3397. soc->pdev_list[i], 1);
  3398. }
  3399. /* Free the ring memories */
  3400. /* Common rings */
  3401. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3402. dp_tx_soc_detach(soc);
  3403. /* Tx data rings */
  3404. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3405. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3406. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  3407. TCL_DATA, i);
  3408. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  3409. WBM2SW_RELEASE, i);
  3410. }
  3411. }
  3412. /* TCL command and status rings */
  3413. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3414. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3415. /* Rx data rings */
  3416. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3417. soc->num_reo_dest_rings =
  3418. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3419. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3420. /* TODO: Get number of rings and ring sizes
  3421. * from wlan_cfg
  3422. */
  3423. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  3424. REO_DST, i);
  3425. }
  3426. }
  3427. /* REO reinjection ring */
  3428. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3429. /* Rx release ring */
  3430. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3431. /* Rx exception ring */
  3432. /* TODO: Better to store ring_type and ring_num in
  3433. * dp_srng during setup
  3434. */
  3435. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3436. /* REO command and status rings */
  3437. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3438. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3439. dp_hw_link_desc_pool_cleanup(soc);
  3440. htt_soc_detach(soc->htt_handle);
  3441. soc->dp_soc_reinit = 0;
  3442. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  3443. qdf_mem_free(soc);
  3444. }
  3445. /*
  3446. * dp_soc_detach_wifi3() - Detach txrx SOC
  3447. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3448. *
  3449. * Return: None
  3450. */
  3451. static void dp_soc_detach_wifi3(void *txrx_soc)
  3452. {
  3453. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3454. if (dp_is_soc_reinit(soc)) {
  3455. dp_soc_detach(txrx_soc);
  3456. } else {
  3457. dp_soc_deinit(txrx_soc);
  3458. dp_soc_detach(txrx_soc);
  3459. }
  3460. }
  3461. #if !defined(DISABLE_MON_CONFIG)
  3462. /**
  3463. * dp_mon_htt_srng_setup() - Prepare HTT messages for Monitor rings
  3464. * @soc: soc handle
  3465. * @pdev: physical device handle
  3466. * @mac_id: ring number
  3467. * @mac_for_pdev: mac_id
  3468. *
  3469. * Return: non-zero for failure, zero for success
  3470. */
  3471. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3472. struct dp_pdev *pdev,
  3473. int mac_id,
  3474. int mac_for_pdev)
  3475. {
  3476. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3477. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3478. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3479. pdev->rxdma_mon_buf_ring[mac_id]
  3480. .hal_srng,
  3481. RXDMA_MONITOR_BUF);
  3482. if (status != QDF_STATUS_SUCCESS) {
  3483. dp_err("Failed to send htt srng setup message for Rxdma mon buf ring");
  3484. return status;
  3485. }
  3486. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3487. pdev->rxdma_mon_dst_ring[mac_id]
  3488. .hal_srng,
  3489. RXDMA_MONITOR_DST);
  3490. if (status != QDF_STATUS_SUCCESS) {
  3491. dp_err("Failed to send htt srng setup message for Rxdma mon dst ring");
  3492. return status;
  3493. }
  3494. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3495. pdev->rxdma_mon_status_ring[mac_id]
  3496. .hal_srng,
  3497. RXDMA_MONITOR_STATUS);
  3498. if (status != QDF_STATUS_SUCCESS) {
  3499. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3500. return status;
  3501. }
  3502. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3503. pdev->rxdma_mon_desc_ring[mac_id]
  3504. .hal_srng,
  3505. RXDMA_MONITOR_DESC);
  3506. if (status != QDF_STATUS_SUCCESS) {
  3507. dp_err("Failed to send htt srng message for Rxdma mon desc ring");
  3508. return status;
  3509. }
  3510. } else {
  3511. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3512. pdev->rxdma_mon_status_ring[mac_id]
  3513. .hal_srng,
  3514. RXDMA_MONITOR_STATUS);
  3515. if (status != QDF_STATUS_SUCCESS) {
  3516. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3517. return status;
  3518. }
  3519. }
  3520. return status;
  3521. }
  3522. #else
  3523. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3524. struct dp_pdev *pdev,
  3525. int mac_id,
  3526. int mac_for_pdev)
  3527. {
  3528. return QDF_STATUS_SUCCESS;
  3529. }
  3530. #endif
  3531. /*
  3532. * dp_rxdma_ring_config() - configure the RX DMA rings
  3533. *
  3534. * This function is used to configure the MAC rings.
  3535. * On MCL host provides buffers in Host2FW ring
  3536. * FW refills (copies) buffers to the ring and updates
  3537. * ring_idx in register
  3538. *
  3539. * @soc: data path SoC handle
  3540. *
  3541. * Return: zero on success, non-zero on failure
  3542. */
  3543. #ifdef QCA_HOST2FW_RXBUF_RING
  3544. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3545. {
  3546. int i;
  3547. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3548. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3549. struct dp_pdev *pdev = soc->pdev_list[i];
  3550. if (pdev) {
  3551. int mac_id;
  3552. bool dbs_enable = 0;
  3553. int max_mac_rings =
  3554. wlan_cfg_get_num_mac_rings
  3555. (pdev->wlan_cfg_ctx);
  3556. htt_srng_setup(soc->htt_handle, 0,
  3557. pdev->rx_refill_buf_ring.hal_srng,
  3558. RXDMA_BUF);
  3559. if (pdev->rx_refill_buf_ring2.hal_srng)
  3560. htt_srng_setup(soc->htt_handle, 0,
  3561. pdev->rx_refill_buf_ring2.hal_srng,
  3562. RXDMA_BUF);
  3563. if (soc->cdp_soc.ol_ops->
  3564. is_hw_dbs_2x2_capable) {
  3565. dbs_enable = soc->cdp_soc.ol_ops->
  3566. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  3567. }
  3568. if (dbs_enable) {
  3569. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3570. QDF_TRACE_LEVEL_ERROR,
  3571. FL("DBS enabled max_mac_rings %d"),
  3572. max_mac_rings);
  3573. } else {
  3574. max_mac_rings = 1;
  3575. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3576. QDF_TRACE_LEVEL_ERROR,
  3577. FL("DBS disabled, max_mac_rings %d"),
  3578. max_mac_rings);
  3579. }
  3580. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3581. FL("pdev_id %d max_mac_rings %d"),
  3582. pdev->pdev_id, max_mac_rings);
  3583. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3584. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3585. mac_id, pdev->pdev_id);
  3586. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3587. QDF_TRACE_LEVEL_ERROR,
  3588. FL("mac_id %d"), mac_for_pdev);
  3589. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3590. pdev->rx_mac_buf_ring[mac_id]
  3591. .hal_srng,
  3592. RXDMA_BUF);
  3593. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3594. pdev->rxdma_err_dst_ring[mac_id]
  3595. .hal_srng,
  3596. RXDMA_DST);
  3597. /* Configure monitor mode rings */
  3598. status = dp_mon_htt_srng_setup(soc, pdev,
  3599. mac_id,
  3600. mac_for_pdev);
  3601. if (status != QDF_STATUS_SUCCESS) {
  3602. dp_err("Failed to send htt monitor messages to target");
  3603. return status;
  3604. }
  3605. }
  3606. }
  3607. }
  3608. /*
  3609. * Timer to reap rxdma status rings.
  3610. * Needed until we enable ppdu end interrupts
  3611. */
  3612. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3613. dp_service_mon_rings, (void *)soc,
  3614. QDF_TIMER_TYPE_WAKE_APPS);
  3615. soc->reap_timer_init = 1;
  3616. return status;
  3617. }
  3618. #else
  3619. /* This is only for WIN */
  3620. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3621. {
  3622. int i;
  3623. int mac_id;
  3624. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3625. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3626. struct dp_pdev *pdev = soc->pdev_list[i];
  3627. if (pdev == NULL)
  3628. continue;
  3629. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3630. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3631. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3632. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3633. #ifndef DISABLE_MON_CONFIG
  3634. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3635. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3636. RXDMA_MONITOR_BUF);
  3637. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3638. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3639. RXDMA_MONITOR_DST);
  3640. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3641. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3642. RXDMA_MONITOR_STATUS);
  3643. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3644. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3645. RXDMA_MONITOR_DESC);
  3646. #endif
  3647. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3648. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3649. RXDMA_DST);
  3650. }
  3651. }
  3652. return status;
  3653. }
  3654. #endif
  3655. /*
  3656. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3657. * @cdp_soc: Opaque Datapath SOC handle
  3658. *
  3659. * Return: zero on success, non-zero on failure
  3660. */
  3661. static QDF_STATUS
  3662. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3663. {
  3664. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3665. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3666. htt_soc_attach_target(soc->htt_handle);
  3667. status = dp_rxdma_ring_config(soc);
  3668. if (status != QDF_STATUS_SUCCESS) {
  3669. dp_err("Failed to send htt srng setup messages to target");
  3670. return status;
  3671. }
  3672. DP_STATS_INIT(soc);
  3673. /* initialize work queue for stats processing */
  3674. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3675. return QDF_STATUS_SUCCESS;
  3676. }
  3677. /*
  3678. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3679. * @txrx_soc: Datapath SOC handle
  3680. */
  3681. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3682. {
  3683. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3684. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3685. }
  3686. /*
  3687. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3688. * @txrx_soc: Datapath SOC handle
  3689. * @nss_cfg: nss config
  3690. */
  3691. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3692. {
  3693. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3694. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3695. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3696. /*
  3697. * TODO: masked out based on the per offloaded radio
  3698. */
  3699. switch (config) {
  3700. case dp_nss_cfg_default:
  3701. break;
  3702. case dp_nss_cfg_dbdc:
  3703. case dp_nss_cfg_dbtc:
  3704. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3705. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3706. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3707. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3708. break;
  3709. default:
  3710. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3711. "Invalid offload config %d", config);
  3712. }
  3713. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3714. FL("nss-wifi<0> nss config is enabled"));
  3715. }
  3716. /*
  3717. * dp_vdev_attach_wifi3() - attach txrx vdev
  3718. * @txrx_pdev: Datapath PDEV handle
  3719. * @vdev_mac_addr: MAC address of the virtual interface
  3720. * @vdev_id: VDEV Id
  3721. * @wlan_op_mode: VDEV operating mode
  3722. *
  3723. * Return: DP VDEV handle on success, NULL on failure
  3724. */
  3725. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3726. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3727. {
  3728. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3729. struct dp_soc *soc = pdev->soc;
  3730. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3731. if (!vdev) {
  3732. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3733. FL("DP VDEV memory allocation failed"));
  3734. goto fail0;
  3735. }
  3736. vdev->pdev = pdev;
  3737. vdev->vdev_id = vdev_id;
  3738. vdev->opmode = op_mode;
  3739. vdev->osdev = soc->osdev;
  3740. vdev->osif_rx = NULL;
  3741. vdev->osif_rsim_rx_decap = NULL;
  3742. vdev->osif_get_key = NULL;
  3743. vdev->osif_rx_mon = NULL;
  3744. vdev->osif_tx_free_ext = NULL;
  3745. vdev->osif_vdev = NULL;
  3746. vdev->delete.pending = 0;
  3747. vdev->safemode = 0;
  3748. vdev->drop_unenc = 1;
  3749. vdev->sec_type = cdp_sec_type_none;
  3750. #ifdef notyet
  3751. vdev->filters_num = 0;
  3752. #endif
  3753. qdf_mem_copy(
  3754. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3755. /* TODO: Initialize default HTT meta data that will be used in
  3756. * TCL descriptors for packets transmitted from this VDEV
  3757. */
  3758. TAILQ_INIT(&vdev->peer_list);
  3759. if ((soc->intr_mode == DP_INTR_POLL) &&
  3760. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3761. if ((pdev->vdev_count == 0) ||
  3762. (wlan_op_mode_monitor == vdev->opmode))
  3763. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3764. }
  3765. if (wlan_op_mode_monitor == vdev->opmode) {
  3766. pdev->monitor_vdev = vdev;
  3767. return (struct cdp_vdev *)vdev;
  3768. }
  3769. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3770. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3771. vdev->dscp_tid_map_id = 0;
  3772. vdev->mcast_enhancement_en = 0;
  3773. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3774. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3775. /* add this vdev into the pdev's list */
  3776. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3777. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3778. pdev->vdev_count++;
  3779. dp_tx_vdev_attach(vdev);
  3780. if (pdev->vdev_count == 1)
  3781. dp_lro_hash_setup(soc, pdev);
  3782. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3783. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3784. DP_STATS_INIT(vdev);
  3785. if (wlan_op_mode_sta == vdev->opmode)
  3786. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3787. vdev->mac_addr.raw,
  3788. NULL);
  3789. return (struct cdp_vdev *)vdev;
  3790. fail0:
  3791. return NULL;
  3792. }
  3793. /**
  3794. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3795. * @vdev: Datapath VDEV handle
  3796. * @osif_vdev: OSIF vdev handle
  3797. * @ctrl_vdev: UMAC vdev handle
  3798. * @txrx_ops: Tx and Rx operations
  3799. *
  3800. * Return: DP VDEV handle on success, NULL on failure
  3801. */
  3802. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3803. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3804. struct ol_txrx_ops *txrx_ops)
  3805. {
  3806. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3807. vdev->osif_vdev = osif_vdev;
  3808. vdev->ctrl_vdev = ctrl_vdev;
  3809. vdev->osif_rx = txrx_ops->rx.rx;
  3810. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3811. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3812. vdev->osif_get_key = txrx_ops->get_key;
  3813. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3814. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3815. #ifdef notyet
  3816. #if ATH_SUPPORT_WAPI
  3817. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3818. #endif
  3819. #endif
  3820. #ifdef UMAC_SUPPORT_PROXY_ARP
  3821. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3822. #endif
  3823. vdev->me_convert = txrx_ops->me_convert;
  3824. /* TODO: Enable the following once Tx code is integrated */
  3825. if (vdev->mesh_vdev)
  3826. txrx_ops->tx.tx = dp_tx_send_mesh;
  3827. else
  3828. txrx_ops->tx.tx = dp_tx_send;
  3829. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3830. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3831. "DP Vdev Register success");
  3832. }
  3833. /**
  3834. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3835. * @vdev: Datapath VDEV handle
  3836. * @unmap_only: Flag to indicate "only unmap"
  3837. *
  3838. * Return: void
  3839. */
  3840. static void dp_vdev_flush_peers(struct cdp_vdev *vdev_handle, bool unmap_only)
  3841. {
  3842. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3843. struct dp_pdev *pdev = vdev->pdev;
  3844. struct dp_soc *soc = pdev->soc;
  3845. struct dp_peer *peer;
  3846. uint16_t *peer_ids;
  3847. uint8_t i = 0, j = 0;
  3848. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3849. if (!peer_ids) {
  3850. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3851. "DP alloc failure - unable to flush peers");
  3852. return;
  3853. }
  3854. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3855. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3856. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3857. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  3858. if (j < soc->max_peers)
  3859. peer_ids[j++] = peer->peer_ids[i];
  3860. }
  3861. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3862. for (i = 0; i < j ; i++) {
  3863. if (unmap_only) {
  3864. peer = __dp_peer_find_by_id(soc, peer_ids[i]);
  3865. if (peer) {
  3866. dp_rx_peer_unmap_handler(soc, peer_ids[i],
  3867. vdev->vdev_id,
  3868. peer->mac_addr.raw,
  3869. 0);
  3870. }
  3871. } else {
  3872. peer = dp_peer_find_by_id(soc, peer_ids[i]);
  3873. if (peer) {
  3874. dp_info("peer: %pM is getting flush",
  3875. peer->mac_addr.raw);
  3876. dp_peer_delete_wifi3(peer, 0);
  3877. /*
  3878. * we need to call dp_peer_unref_del_find_by_id
  3879. * to remove additional ref count incremented
  3880. * by dp_peer_find_by_id() call.
  3881. *
  3882. * Hold the ref count while executing
  3883. * dp_peer_delete_wifi3() call.
  3884. *
  3885. */
  3886. dp_peer_unref_del_find_by_id(peer);
  3887. dp_rx_peer_unmap_handler(soc, peer_ids[i],
  3888. vdev->vdev_id,
  3889. peer->mac_addr.raw, 0);
  3890. }
  3891. }
  3892. }
  3893. qdf_mem_free(peer_ids);
  3894. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3895. FL("Flushed peers for vdev object %pK "), vdev);
  3896. }
  3897. /*
  3898. * dp_vdev_detach_wifi3() - Detach txrx vdev
  3899. * @txrx_vdev: Datapath VDEV handle
  3900. * @callback: Callback OL_IF on completion of detach
  3901. * @cb_context: Callback context
  3902. *
  3903. */
  3904. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  3905. ol_txrx_vdev_delete_cb callback, void *cb_context)
  3906. {
  3907. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3908. struct dp_pdev *pdev = vdev->pdev;
  3909. struct dp_soc *soc = pdev->soc;
  3910. struct dp_neighbour_peer *peer = NULL;
  3911. struct dp_neighbour_peer *temp_peer = NULL;
  3912. /* preconditions */
  3913. qdf_assert(vdev);
  3914. if (wlan_op_mode_monitor == vdev->opmode)
  3915. goto free_vdev;
  3916. if (wlan_op_mode_sta == vdev->opmode)
  3917. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3918. /*
  3919. * If Target is hung, flush all peers before detaching vdev
  3920. * this will free all references held due to missing
  3921. * unmap commands from Target
  3922. */
  3923. if (!hif_is_target_ready(HIF_GET_SOFTC(soc->hif_handle)))
  3924. dp_vdev_flush_peers((struct cdp_vdev *)vdev, false);
  3925. /*
  3926. * Use peer_ref_mutex while accessing peer_list, in case
  3927. * a peer is in the process of being removed from the list.
  3928. */
  3929. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3930. /* check that the vdev has no peers allocated */
  3931. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3932. /* debug print - will be removed later */
  3933. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3934. FL("not deleting vdev object %pK (%pM)"
  3935. "until deletion finishes for all its peers"),
  3936. vdev, vdev->mac_addr.raw);
  3937. /* indicate that the vdev needs to be deleted */
  3938. vdev->delete.pending = 1;
  3939. vdev->delete.callback = callback;
  3940. vdev->delete.context = cb_context;
  3941. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3942. return;
  3943. }
  3944. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3945. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3946. if (!soc->hw_nac_monitor_support) {
  3947. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3948. neighbour_peer_list_elem) {
  3949. QDF_ASSERT(peer->vdev != vdev);
  3950. }
  3951. } else {
  3952. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  3953. neighbour_peer_list_elem, temp_peer) {
  3954. if (peer->vdev == vdev) {
  3955. TAILQ_REMOVE(&pdev->neighbour_peers_list, peer,
  3956. neighbour_peer_list_elem);
  3957. qdf_mem_free(peer);
  3958. }
  3959. }
  3960. }
  3961. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3962. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3963. dp_tx_vdev_detach(vdev);
  3964. /* remove the vdev from its parent pdev's list */
  3965. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3966. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3967. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3968. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3969. free_vdev:
  3970. qdf_mem_free(vdev);
  3971. if (callback)
  3972. callback(cb_context);
  3973. }
  3974. /*
  3975. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3976. * @soc - datapath soc handle
  3977. * @peer - datapath peer handle
  3978. *
  3979. * Delete the AST entries belonging to a peer
  3980. */
  3981. #ifdef FEATURE_AST
  3982. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3983. struct dp_peer *peer)
  3984. {
  3985. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3986. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3987. dp_peer_del_ast(soc, ast_entry);
  3988. peer->self_ast_entry = NULL;
  3989. }
  3990. #else
  3991. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3992. struct dp_peer *peer)
  3993. {
  3994. }
  3995. #endif
  3996. #if ATH_SUPPORT_WRAP
  3997. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3998. uint8_t *peer_mac_addr)
  3999. {
  4000. struct dp_peer *peer;
  4001. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  4002. 0, vdev->vdev_id);
  4003. if (!peer)
  4004. return NULL;
  4005. if (peer->bss_peer)
  4006. return peer;
  4007. dp_peer_unref_delete(peer);
  4008. return NULL;
  4009. }
  4010. #else
  4011. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  4012. uint8_t *peer_mac_addr)
  4013. {
  4014. struct dp_peer *peer;
  4015. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  4016. 0, vdev->vdev_id);
  4017. if (!peer)
  4018. return NULL;
  4019. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  4020. return peer;
  4021. dp_peer_unref_delete(peer);
  4022. return NULL;
  4023. }
  4024. #endif
  4025. #ifdef FEATURE_AST
  4026. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  4027. struct dp_pdev *pdev,
  4028. uint8_t *peer_mac_addr)
  4029. {
  4030. struct dp_ast_entry *ast_entry;
  4031. qdf_spin_lock_bh(&soc->ast_lock);
  4032. if (soc->ast_override_support)
  4033. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, peer_mac_addr,
  4034. pdev->pdev_id);
  4035. else
  4036. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  4037. if (ast_entry && ast_entry->next_hop &&
  4038. !ast_entry->delete_in_progress)
  4039. dp_peer_del_ast(soc, ast_entry);
  4040. qdf_spin_unlock_bh(&soc->ast_lock);
  4041. }
  4042. #endif
  4043. /*
  4044. * dp_peer_create_wifi3() - attach txrx peer
  4045. * @txrx_vdev: Datapath VDEV handle
  4046. * @peer_mac_addr: Peer MAC address
  4047. *
  4048. * Return: DP peeer handle on success, NULL on failure
  4049. */
  4050. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  4051. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  4052. {
  4053. struct dp_peer *peer;
  4054. int i;
  4055. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4056. struct dp_pdev *pdev;
  4057. struct dp_soc *soc;
  4058. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  4059. /* preconditions */
  4060. qdf_assert(vdev);
  4061. qdf_assert(peer_mac_addr);
  4062. pdev = vdev->pdev;
  4063. soc = pdev->soc;
  4064. /*
  4065. * If a peer entry with given MAC address already exists,
  4066. * reuse the peer and reset the state of peer.
  4067. */
  4068. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  4069. if (peer) {
  4070. qdf_atomic_init(&peer->is_default_route_set);
  4071. dp_peer_cleanup(vdev, peer);
  4072. qdf_spin_lock_bh(&soc->ast_lock);
  4073. dp_peer_delete_ast_entries(soc, peer);
  4074. peer->delete_in_progress = false;
  4075. qdf_spin_unlock_bh(&soc->ast_lock);
  4076. if ((vdev->opmode == wlan_op_mode_sta) &&
  4077. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4078. DP_MAC_ADDR_LEN)) {
  4079. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4080. }
  4081. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4082. /*
  4083. * Control path maintains a node count which is incremented
  4084. * for every new peer create command. Since new peer is not being
  4085. * created and earlier reference is reused here,
  4086. * peer_unref_delete event is sent to control path to
  4087. * increment the count back.
  4088. */
  4089. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  4090. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4091. peer->mac_addr.raw, vdev->mac_addr.raw,
  4092. vdev->opmode, peer->ctrl_peer, ctrl_peer);
  4093. }
  4094. peer->ctrl_peer = ctrl_peer;
  4095. dp_local_peer_id_alloc(pdev, peer);
  4096. DP_STATS_INIT(peer);
  4097. return (void *)peer;
  4098. } else {
  4099. /*
  4100. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  4101. * need to remove the AST entry which was earlier added as a WDS
  4102. * entry.
  4103. * If an AST entry exists, but no peer entry exists with a given
  4104. * MAC addresses, we could deduce it as a WDS entry
  4105. */
  4106. dp_peer_ast_handle_roam_del(soc, pdev, peer_mac_addr);
  4107. }
  4108. #ifdef notyet
  4109. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  4110. soc->mempool_ol_ath_peer);
  4111. #else
  4112. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  4113. #endif
  4114. if (!peer)
  4115. return NULL; /* failure */
  4116. qdf_mem_zero(peer, sizeof(struct dp_peer));
  4117. TAILQ_INIT(&peer->ast_entry_list);
  4118. /* store provided params */
  4119. peer->vdev = vdev;
  4120. peer->ctrl_peer = ctrl_peer;
  4121. if ((vdev->opmode == wlan_op_mode_sta) &&
  4122. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4123. DP_MAC_ADDR_LEN)) {
  4124. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4125. }
  4126. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4127. qdf_spinlock_create(&peer->peer_info_lock);
  4128. qdf_mem_copy(
  4129. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  4130. /* TODO: See of rx_opt_proc is really required */
  4131. peer->rx_opt_proc = soc->rx_opt_proc;
  4132. /* initialize the peer_id */
  4133. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  4134. peer->peer_ids[i] = HTT_INVALID_PEER;
  4135. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4136. qdf_atomic_init(&peer->ref_cnt);
  4137. /* keep one reference for attach */
  4138. qdf_atomic_inc(&peer->ref_cnt);
  4139. /* add this peer into the vdev's list */
  4140. if (wlan_op_mode_sta == vdev->opmode)
  4141. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  4142. else
  4143. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  4144. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4145. /* TODO: See if hash based search is required */
  4146. dp_peer_find_hash_add(soc, peer);
  4147. /* Initialize the peer state */
  4148. peer->state = OL_TXRX_PEER_STATE_DISC;
  4149. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4150. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  4151. vdev, peer, peer->mac_addr.raw,
  4152. qdf_atomic_read(&peer->ref_cnt));
  4153. /*
  4154. * For every peer MAp message search and set if bss_peer
  4155. */
  4156. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  4157. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4158. "vdev bss_peer!!!!");
  4159. peer->bss_peer = 1;
  4160. vdev->vap_bss_peer = peer;
  4161. }
  4162. for (i = 0; i < DP_MAX_TIDS; i++)
  4163. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  4164. dp_local_peer_id_alloc(pdev, peer);
  4165. DP_STATS_INIT(peer);
  4166. return (void *)peer;
  4167. }
  4168. /*
  4169. * dp_vdev_get_default_reo_hash() - get reo dest ring and hash values for a vdev
  4170. * @vdev: Datapath VDEV handle
  4171. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4172. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4173. *
  4174. * Return: None
  4175. */
  4176. static
  4177. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  4178. enum cdp_host_reo_dest_ring *reo_dest,
  4179. bool *hash_based)
  4180. {
  4181. struct dp_soc *soc;
  4182. struct dp_pdev *pdev;
  4183. pdev = vdev->pdev;
  4184. soc = pdev->soc;
  4185. /*
  4186. * hash based steering is disabled for Radios which are offloaded
  4187. * to NSS
  4188. */
  4189. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  4190. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  4191. /*
  4192. * Below line of code will ensure the proper reo_dest ring is chosen
  4193. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  4194. */
  4195. *reo_dest = pdev->reo_dest;
  4196. }
  4197. #ifdef IPA_OFFLOAD
  4198. /*
  4199. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4200. * @vdev: Datapath VDEV handle
  4201. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4202. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4203. *
  4204. * If IPA is enabled in ini, for SAP mode, disable hash based
  4205. * steering, use default reo_dst ring for RX. Use config values for other modes.
  4206. * Return: None
  4207. */
  4208. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4209. enum cdp_host_reo_dest_ring *reo_dest,
  4210. bool *hash_based)
  4211. {
  4212. struct dp_soc *soc;
  4213. struct dp_pdev *pdev;
  4214. pdev = vdev->pdev;
  4215. soc = pdev->soc;
  4216. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4217. /*
  4218. * If IPA is enabled, disable hash-based flow steering and set
  4219. * reo_dest_ring_4 as the REO ring to receive packets on.
  4220. * IPA is configured to reap reo_dest_ring_4.
  4221. *
  4222. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  4223. * value enum value is from 1 - 4.
  4224. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  4225. */
  4226. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4227. if (vdev->opmode == wlan_op_mode_ap) {
  4228. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  4229. *hash_based = 0;
  4230. }
  4231. }
  4232. }
  4233. #else
  4234. /*
  4235. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4236. * @vdev: Datapath VDEV handle
  4237. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4238. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4239. *
  4240. * Use system config values for hash based steering.
  4241. * Return: None
  4242. */
  4243. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4244. enum cdp_host_reo_dest_ring *reo_dest,
  4245. bool *hash_based)
  4246. {
  4247. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4248. }
  4249. #endif /* IPA_OFFLOAD */
  4250. /*
  4251. * dp_peer_setup_wifi3() - initialize the peer
  4252. * @vdev_hdl: virtual device object
  4253. * @peer: Peer object
  4254. *
  4255. * Return: void
  4256. */
  4257. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  4258. {
  4259. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  4260. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4261. struct dp_pdev *pdev;
  4262. struct dp_soc *soc;
  4263. bool hash_based = 0;
  4264. enum cdp_host_reo_dest_ring reo_dest;
  4265. /* preconditions */
  4266. qdf_assert(vdev);
  4267. qdf_assert(peer);
  4268. pdev = vdev->pdev;
  4269. soc = pdev->soc;
  4270. peer->last_assoc_rcvd = 0;
  4271. peer->last_disassoc_rcvd = 0;
  4272. peer->last_deauth_rcvd = 0;
  4273. dp_peer_setup_get_reo_hash(vdev, &reo_dest, &hash_based);
  4274. dp_info("pdev: %d vdev :%d opmode:%u hash-based-steering:%d default-reo_dest:%u",
  4275. pdev->pdev_id, vdev->vdev_id,
  4276. vdev->opmode, hash_based, reo_dest);
  4277. /*
  4278. * There are corner cases where the AD1 = AD2 = "VAPs address"
  4279. * i.e both the devices have same MAC address. In these
  4280. * cases we want such pkts to be processed in NULL Q handler
  4281. * which is REO2TCL ring. for this reason we should
  4282. * not setup reo_queues and default route for bss_peer.
  4283. */
  4284. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap)
  4285. return;
  4286. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  4287. /* TODO: Check the destination ring number to be passed to FW */
  4288. soc->cdp_soc.ol_ops->peer_set_default_routing(
  4289. pdev->ctrl_pdev, peer->mac_addr.raw,
  4290. peer->vdev->vdev_id, hash_based, reo_dest);
  4291. }
  4292. qdf_atomic_set(&peer->is_default_route_set, 1);
  4293. dp_peer_rx_init(pdev, peer);
  4294. return;
  4295. }
  4296. /*
  4297. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  4298. * @vdev_handle: virtual device object
  4299. * @htt_pkt_type: type of pkt
  4300. *
  4301. * Return: void
  4302. */
  4303. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  4304. enum htt_cmn_pkt_type val)
  4305. {
  4306. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4307. vdev->tx_encap_type = val;
  4308. }
  4309. /*
  4310. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  4311. * @vdev_handle: virtual device object
  4312. * @htt_pkt_type: type of pkt
  4313. *
  4314. * Return: void
  4315. */
  4316. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  4317. enum htt_cmn_pkt_type val)
  4318. {
  4319. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4320. vdev->rx_decap_type = val;
  4321. }
  4322. /*
  4323. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  4324. * @txrx_soc: cdp soc handle
  4325. * @ac: Access category
  4326. * @value: timeout value in millisec
  4327. *
  4328. * Return: void
  4329. */
  4330. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4331. uint8_t ac, uint32_t value)
  4332. {
  4333. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4334. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  4335. }
  4336. /*
  4337. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  4338. * @txrx_soc: cdp soc handle
  4339. * @ac: access category
  4340. * @value: timeout value in millisec
  4341. *
  4342. * Return: void
  4343. */
  4344. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4345. uint8_t ac, uint32_t *value)
  4346. {
  4347. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4348. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  4349. }
  4350. /*
  4351. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  4352. * @pdev_handle: physical device object
  4353. * @val: reo destination ring index (1 - 4)
  4354. *
  4355. * Return: void
  4356. */
  4357. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  4358. enum cdp_host_reo_dest_ring val)
  4359. {
  4360. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4361. if (pdev)
  4362. pdev->reo_dest = val;
  4363. }
  4364. /*
  4365. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  4366. * @pdev_handle: physical device object
  4367. *
  4368. * Return: reo destination ring index
  4369. */
  4370. static enum cdp_host_reo_dest_ring
  4371. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  4372. {
  4373. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4374. if (pdev)
  4375. return pdev->reo_dest;
  4376. else
  4377. return cdp_host_reo_dest_ring_unknown;
  4378. }
  4379. /*
  4380. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  4381. * @pdev_handle: device object
  4382. * @val: value to be set
  4383. *
  4384. * Return: void
  4385. */
  4386. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  4387. uint32_t val)
  4388. {
  4389. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4390. /* Enable/Disable smart mesh filtering. This flag will be checked
  4391. * during rx processing to check if packets are from NAC clients.
  4392. */
  4393. pdev->filter_neighbour_peers = val;
  4394. return 0;
  4395. }
  4396. /*
  4397. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  4398. * address for smart mesh filtering
  4399. * @vdev_handle: virtual device object
  4400. * @cmd: Add/Del command
  4401. * @macaddr: nac client mac address
  4402. *
  4403. * Return: void
  4404. */
  4405. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  4406. uint32_t cmd, uint8_t *macaddr)
  4407. {
  4408. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4409. struct dp_pdev *pdev = vdev->pdev;
  4410. struct dp_neighbour_peer *peer = NULL;
  4411. if (!macaddr)
  4412. goto fail0;
  4413. /* Store address of NAC (neighbour peer) which will be checked
  4414. * against TA of received packets.
  4415. */
  4416. if (cmd == DP_NAC_PARAM_ADD) {
  4417. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  4418. sizeof(*peer));
  4419. if (!peer) {
  4420. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4421. FL("DP neighbour peer node memory allocation failed"));
  4422. goto fail0;
  4423. }
  4424. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  4425. macaddr, DP_MAC_ADDR_LEN);
  4426. peer->vdev = vdev;
  4427. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4428. /* add this neighbour peer into the list */
  4429. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  4430. neighbour_peer_list_elem);
  4431. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4432. /* first neighbour */
  4433. if (!pdev->neighbour_peers_added) {
  4434. pdev->neighbour_peers_added = true;
  4435. dp_ppdu_ring_cfg(pdev);
  4436. }
  4437. return 1;
  4438. } else if (cmd == DP_NAC_PARAM_DEL) {
  4439. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4440. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  4441. neighbour_peer_list_elem) {
  4442. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  4443. macaddr, DP_MAC_ADDR_LEN)) {
  4444. /* delete this peer from the list */
  4445. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  4446. peer, neighbour_peer_list_elem);
  4447. qdf_mem_free(peer);
  4448. break;
  4449. }
  4450. }
  4451. /* last neighbour deleted */
  4452. if (TAILQ_EMPTY(&pdev->neighbour_peers_list)) {
  4453. pdev->neighbour_peers_added = false;
  4454. dp_ppdu_ring_cfg(pdev);
  4455. }
  4456. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4457. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  4458. !pdev->enhanced_stats_en)
  4459. dp_ppdu_ring_reset(pdev);
  4460. return 1;
  4461. }
  4462. fail0:
  4463. return 0;
  4464. }
  4465. /*
  4466. * dp_get_sec_type() - Get the security type
  4467. * @peer: Datapath peer handle
  4468. * @sec_idx: Security id (mcast, ucast)
  4469. *
  4470. * return sec_type: Security type
  4471. */
  4472. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  4473. {
  4474. struct dp_peer *dpeer = (struct dp_peer *)peer;
  4475. return dpeer->security[sec_idx].sec_type;
  4476. }
  4477. /*
  4478. * dp_peer_authorize() - authorize txrx peer
  4479. * @peer_handle: Datapath peer handle
  4480. * @authorize
  4481. *
  4482. */
  4483. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  4484. {
  4485. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4486. struct dp_soc *soc;
  4487. if (peer != NULL) {
  4488. soc = peer->vdev->pdev->soc;
  4489. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4490. peer->authorize = authorize ? 1 : 0;
  4491. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4492. }
  4493. }
  4494. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  4495. struct dp_pdev *pdev,
  4496. struct dp_peer *peer,
  4497. uint32_t vdev_id)
  4498. {
  4499. struct dp_vdev *vdev = NULL;
  4500. struct dp_peer *bss_peer = NULL;
  4501. uint8_t *m_addr = NULL;
  4502. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4503. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4504. if (vdev->vdev_id == vdev_id)
  4505. break;
  4506. }
  4507. if (!vdev) {
  4508. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4509. "vdev is NULL");
  4510. } else {
  4511. if (vdev->vap_bss_peer == peer)
  4512. vdev->vap_bss_peer = NULL;
  4513. m_addr = peer->mac_addr.raw;
  4514. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  4515. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4516. m_addr, vdev->mac_addr.raw, vdev->opmode,
  4517. peer->ctrl_peer, NULL);
  4518. if (vdev && vdev->vap_bss_peer) {
  4519. bss_peer = vdev->vap_bss_peer;
  4520. DP_UPDATE_STATS(vdev, peer);
  4521. }
  4522. }
  4523. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4524. /*
  4525. * Peer AST list hast to be empty here
  4526. */
  4527. DP_AST_ASSERT(TAILQ_EMPTY(&peer->ast_entry_list));
  4528. qdf_mem_free(peer);
  4529. }
  4530. /**
  4531. * dp_delete_pending_vdev() - check and process vdev delete
  4532. * @pdev: DP specific pdev pointer
  4533. * @vdev: DP specific vdev pointer
  4534. * @vdev_id: vdev id corresponding to vdev
  4535. *
  4536. * This API does following:
  4537. * 1) It releases tx flow pools buffers as vdev is
  4538. * going down and no peers are associated.
  4539. * 2) It also detaches vdev before cleaning vdev (struct dp_vdev) memory
  4540. */
  4541. static void dp_delete_pending_vdev(struct dp_pdev *pdev, struct dp_vdev *vdev,
  4542. uint8_t vdev_id)
  4543. {
  4544. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  4545. void *vdev_delete_context = NULL;
  4546. vdev_delete_cb = vdev->delete.callback;
  4547. vdev_delete_context = vdev->delete.context;
  4548. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4549. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  4550. vdev, vdev->mac_addr.raw);
  4551. /* all peers are gone, go ahead and delete it */
  4552. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4553. FLOW_TYPE_VDEV, vdev_id);
  4554. dp_tx_vdev_detach(vdev);
  4555. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4556. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4557. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4558. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4559. FL("deleting vdev object %pK (%pM)"),
  4560. vdev, vdev->mac_addr.raw);
  4561. qdf_mem_free(vdev);
  4562. vdev = NULL;
  4563. if (vdev_delete_cb)
  4564. vdev_delete_cb(vdev_delete_context);
  4565. }
  4566. /*
  4567. * dp_peer_unref_delete() - unref and delete peer
  4568. * @peer_handle: Datapath peer handle
  4569. *
  4570. */
  4571. void dp_peer_unref_delete(void *peer_handle)
  4572. {
  4573. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4574. struct dp_vdev *vdev = peer->vdev;
  4575. struct dp_pdev *pdev = vdev->pdev;
  4576. struct dp_soc *soc = pdev->soc;
  4577. struct dp_peer *tmppeer;
  4578. int found = 0;
  4579. uint16_t peer_id;
  4580. uint16_t vdev_id;
  4581. bool delete_vdev;
  4582. /*
  4583. * Hold the lock all the way from checking if the peer ref count
  4584. * is zero until the peer references are removed from the hash
  4585. * table and vdev list (if the peer ref count is zero).
  4586. * This protects against a new HL tx operation starting to use the
  4587. * peer object just after this function concludes it's done being used.
  4588. * Furthermore, the lock needs to be held while checking whether the
  4589. * vdev's list of peers is empty, to make sure that list is not modified
  4590. * concurrently with the empty check.
  4591. */
  4592. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4593. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  4594. peer_id = peer->peer_ids[0];
  4595. vdev_id = vdev->vdev_id;
  4596. /*
  4597. * Make sure that the reference to the peer in
  4598. * peer object map is removed
  4599. */
  4600. if (peer_id != HTT_INVALID_PEER)
  4601. soc->peer_id_to_obj_map[peer_id] = NULL;
  4602. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4603. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  4604. /* remove the reference to the peer from the hash table */
  4605. dp_peer_find_hash_remove(soc, peer);
  4606. qdf_spin_lock_bh(&soc->ast_lock);
  4607. if (peer->self_ast_entry) {
  4608. dp_peer_del_ast(soc, peer->self_ast_entry);
  4609. peer->self_ast_entry = NULL;
  4610. }
  4611. qdf_spin_unlock_bh(&soc->ast_lock);
  4612. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  4613. if (tmppeer == peer) {
  4614. found = 1;
  4615. break;
  4616. }
  4617. }
  4618. if (found) {
  4619. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  4620. peer_list_elem);
  4621. } else {
  4622. /*Ignoring the remove operation as peer not found*/
  4623. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4624. "peer:%pK not found in vdev:%pK peerlist:%pK",
  4625. peer, vdev, &peer->vdev->peer_list);
  4626. }
  4627. /* cleanup the peer data */
  4628. dp_peer_cleanup(vdev, peer);
  4629. /* check whether the parent vdev has no peers left */
  4630. if (TAILQ_EMPTY(&vdev->peer_list)) {
  4631. /*
  4632. * capture vdev delete pending flag's status
  4633. * while holding peer_ref_mutex lock
  4634. */
  4635. delete_vdev = vdev->delete.pending;
  4636. /*
  4637. * Now that there are no references to the peer, we can
  4638. * release the peer reference lock.
  4639. */
  4640. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4641. /*
  4642. * Check if the parent vdev was waiting for its peers
  4643. * to be deleted, in order for it to be deleted too.
  4644. */
  4645. if (delete_vdev)
  4646. dp_delete_pending_vdev(pdev, vdev, vdev_id);
  4647. } else {
  4648. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4649. }
  4650. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev_id);
  4651. } else {
  4652. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4653. }
  4654. }
  4655. /*
  4656. * dp_peer_detach_wifi3() – Detach txrx peer
  4657. * @peer_handle: Datapath peer handle
  4658. * @bitmap: bitmap indicating special handling of request.
  4659. *
  4660. */
  4661. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4662. {
  4663. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4664. /* redirect the peer's rx delivery function to point to a
  4665. * discard func
  4666. */
  4667. peer->rx_opt_proc = dp_rx_discard;
  4668. /* Do not make ctrl_peer to NULL for connected sta peers.
  4669. * We need ctrl_peer to release the reference during dp
  4670. * peer free. This reference was held for
  4671. * obj_mgr peer during the creation of dp peer.
  4672. */
  4673. if (!(peer->vdev && (peer->vdev->opmode != wlan_op_mode_sta) &&
  4674. !peer->bss_peer))
  4675. peer->ctrl_peer = NULL;
  4676. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4677. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4678. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4679. qdf_spinlock_destroy(&peer->peer_info_lock);
  4680. /*
  4681. * Remove the reference added during peer_attach.
  4682. * The peer will still be left allocated until the
  4683. * PEER_UNMAP message arrives to remove the other
  4684. * reference, added by the PEER_MAP message.
  4685. */
  4686. dp_peer_unref_delete(peer_handle);
  4687. }
  4688. /*
  4689. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4690. * @peer_handle: Datapath peer handle
  4691. *
  4692. */
  4693. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4694. {
  4695. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4696. return vdev->mac_addr.raw;
  4697. }
  4698. /*
  4699. * dp_vdev_set_wds() - Enable per packet stats
  4700. * @vdev_handle: DP VDEV handle
  4701. * @val: value
  4702. *
  4703. * Return: none
  4704. */
  4705. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4706. {
  4707. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4708. vdev->wds_enabled = val;
  4709. return 0;
  4710. }
  4711. /*
  4712. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4713. * @peer_handle: Datapath peer handle
  4714. *
  4715. */
  4716. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4717. uint8_t vdev_id)
  4718. {
  4719. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4720. struct dp_vdev *vdev = NULL;
  4721. if (qdf_unlikely(!pdev))
  4722. return NULL;
  4723. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4724. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4725. if (vdev->vdev_id == vdev_id)
  4726. break;
  4727. }
  4728. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4729. return (struct cdp_vdev *)vdev;
  4730. }
  4731. /*
  4732. * dp_get_mon_vdev_from_pdev_wifi3() - Get vdev handle of monitor mode
  4733. * @dev: PDEV handle
  4734. *
  4735. * Return: VDEV handle of monitor mode
  4736. */
  4737. static struct cdp_vdev *dp_get_mon_vdev_from_pdev_wifi3(struct cdp_pdev *dev)
  4738. {
  4739. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4740. if (qdf_unlikely(!pdev))
  4741. return NULL;
  4742. return (struct cdp_vdev *)pdev->monitor_vdev;
  4743. }
  4744. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4745. {
  4746. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4747. return vdev->opmode;
  4748. }
  4749. static
  4750. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  4751. ol_txrx_rx_fp *stack_fn_p,
  4752. ol_osif_vdev_handle *osif_vdev_p)
  4753. {
  4754. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  4755. qdf_assert(vdev);
  4756. *stack_fn_p = vdev->osif_rx_stack;
  4757. *osif_vdev_p = vdev->osif_vdev;
  4758. }
  4759. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4760. {
  4761. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4762. struct dp_pdev *pdev = vdev->pdev;
  4763. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4764. }
  4765. /**
  4766. * dp_monitor_mode_ring_config() - Send the tlv config to fw for monitor buffer
  4767. * ring based on target
  4768. * @soc: soc handle
  4769. * @mac_for_pdev: pdev_id
  4770. * @pdev: physical device handle
  4771. * @ring_num: mac id
  4772. * @htt_tlv_filter: tlv filter
  4773. *
  4774. * Return: zero on success, non-zero on failure
  4775. */
  4776. static inline
  4777. QDF_STATUS dp_monitor_mode_ring_config(struct dp_soc *soc, uint8_t mac_for_pdev,
  4778. struct dp_pdev *pdev, uint8_t ring_num,
  4779. struct htt_rx_ring_tlv_filter htt_tlv_filter)
  4780. {
  4781. QDF_STATUS status;
  4782. if (soc->wlan_cfg_ctx->rxdma1_enable)
  4783. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4784. pdev->rxdma_mon_buf_ring[ring_num]
  4785. .hal_srng,
  4786. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE,
  4787. &htt_tlv_filter);
  4788. else
  4789. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4790. pdev->rx_mac_buf_ring[ring_num]
  4791. .hal_srng,
  4792. RXDMA_BUF, RX_BUFFER_SIZE,
  4793. &htt_tlv_filter);
  4794. return status;
  4795. }
  4796. /**
  4797. * dp_reset_monitor_mode() - Disable monitor mode
  4798. * @pdev_handle: Datapath PDEV handle
  4799. *
  4800. * Return: 0 on success, not 0 on failure
  4801. */
  4802. static QDF_STATUS dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  4803. {
  4804. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4805. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4806. struct dp_soc *soc = pdev->soc;
  4807. uint8_t pdev_id;
  4808. int mac_id;
  4809. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4810. pdev_id = pdev->pdev_id;
  4811. soc = pdev->soc;
  4812. qdf_spin_lock_bh(&pdev->mon_lock);
  4813. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  4814. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4815. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4816. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4817. pdev, mac_id,
  4818. htt_tlv_filter);
  4819. if (status != QDF_STATUS_SUCCESS) {
  4820. dp_err("Failed to send tlv filter for monitor mode rings");
  4821. return status;
  4822. }
  4823. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4824. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4825. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  4826. &htt_tlv_filter);
  4827. }
  4828. pdev->monitor_vdev = NULL;
  4829. pdev->mcopy_mode = 0;
  4830. pdev->monitor_configured = false;
  4831. qdf_spin_unlock_bh(&pdev->mon_lock);
  4832. return QDF_STATUS_SUCCESS;
  4833. }
  4834. /**
  4835. * dp_set_nac() - set peer_nac
  4836. * @peer_handle: Datapath PEER handle
  4837. *
  4838. * Return: void
  4839. */
  4840. static void dp_set_nac(struct cdp_peer *peer_handle)
  4841. {
  4842. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4843. peer->nac = 1;
  4844. }
  4845. /**
  4846. * dp_get_tx_pending() - read pending tx
  4847. * @pdev_handle: Datapath PDEV handle
  4848. *
  4849. * Return: outstanding tx
  4850. */
  4851. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  4852. {
  4853. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4854. return qdf_atomic_read(&pdev->num_tx_outstanding);
  4855. }
  4856. /**
  4857. * dp_get_peer_mac_from_peer_id() - get peer mac
  4858. * @pdev_handle: Datapath PDEV handle
  4859. * @peer_id: Peer ID
  4860. * @peer_mac: MAC addr of PEER
  4861. *
  4862. * Return: void
  4863. */
  4864. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  4865. uint32_t peer_id, uint8_t *peer_mac)
  4866. {
  4867. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4868. struct dp_peer *peer;
  4869. if (pdev && peer_mac) {
  4870. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  4871. if (peer) {
  4872. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  4873. DP_MAC_ADDR_LEN);
  4874. dp_peer_unref_del_find_by_id(peer);
  4875. }
  4876. }
  4877. }
  4878. /**
  4879. * dp_pdev_configure_monitor_rings() - configure monitor rings
  4880. * @vdev_handle: Datapath VDEV handle
  4881. *
  4882. * Return: void
  4883. */
  4884. static QDF_STATUS dp_pdev_configure_monitor_rings(struct dp_pdev *pdev)
  4885. {
  4886. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4887. struct dp_soc *soc;
  4888. uint8_t pdev_id;
  4889. int mac_id;
  4890. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4891. pdev_id = pdev->pdev_id;
  4892. soc = pdev->soc;
  4893. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4894. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4895. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4896. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4897. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4898. pdev->mo_data_filter);
  4899. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  4900. htt_tlv_filter.mpdu_start = 1;
  4901. htt_tlv_filter.msdu_start = 1;
  4902. htt_tlv_filter.packet = 1;
  4903. htt_tlv_filter.msdu_end = 1;
  4904. htt_tlv_filter.mpdu_end = 1;
  4905. htt_tlv_filter.packet_header = 1;
  4906. htt_tlv_filter.attention = 1;
  4907. htt_tlv_filter.ppdu_start = 0;
  4908. htt_tlv_filter.ppdu_end = 0;
  4909. htt_tlv_filter.ppdu_end_user_stats = 0;
  4910. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4911. htt_tlv_filter.ppdu_end_status_done = 0;
  4912. htt_tlv_filter.header_per_msdu = 1;
  4913. htt_tlv_filter.enable_fp =
  4914. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4915. htt_tlv_filter.enable_md = 0;
  4916. htt_tlv_filter.enable_mo =
  4917. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4918. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4919. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4920. if (pdev->mcopy_mode)
  4921. htt_tlv_filter.fp_data_filter = 0;
  4922. else
  4923. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4924. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4925. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4926. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4927. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4928. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4929. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4930. pdev, mac_id,
  4931. htt_tlv_filter);
  4932. if (status != QDF_STATUS_SUCCESS) {
  4933. dp_err("Failed to send tlv filter for monitor mode rings");
  4934. return status;
  4935. }
  4936. }
  4937. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  4938. htt_tlv_filter.mpdu_start = 1;
  4939. htt_tlv_filter.msdu_start = 0;
  4940. htt_tlv_filter.packet = 0;
  4941. htt_tlv_filter.msdu_end = 0;
  4942. htt_tlv_filter.mpdu_end = 0;
  4943. htt_tlv_filter.attention = 0;
  4944. htt_tlv_filter.ppdu_start = 1;
  4945. htt_tlv_filter.ppdu_end = 1;
  4946. htt_tlv_filter.ppdu_end_user_stats = 1;
  4947. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4948. htt_tlv_filter.ppdu_end_status_done = 1;
  4949. htt_tlv_filter.enable_fp = 1;
  4950. htt_tlv_filter.enable_md = 0;
  4951. htt_tlv_filter.enable_mo = 1;
  4952. if (pdev->mcopy_mode) {
  4953. htt_tlv_filter.packet_header = 1;
  4954. }
  4955. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4956. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4957. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4958. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4959. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4960. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4961. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4962. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4963. pdev->pdev_id);
  4964. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4965. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4966. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4967. }
  4968. return status;
  4969. }
  4970. /**
  4971. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  4972. * @vdev_handle: Datapath VDEV handle
  4973. * @smart_monitor: Flag to denote if its smart monitor mode
  4974. *
  4975. * Return: 0 on success, not 0 on failure
  4976. */
  4977. static QDF_STATUS dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  4978. uint8_t smart_monitor)
  4979. {
  4980. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4981. struct dp_pdev *pdev;
  4982. qdf_assert(vdev);
  4983. pdev = vdev->pdev;
  4984. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4985. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  4986. pdev, pdev->pdev_id, pdev->soc, vdev);
  4987. /*Check if current pdev's monitor_vdev exists */
  4988. if (pdev->monitor_configured) {
  4989. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4990. "monitor vap already created vdev=%pK\n", vdev);
  4991. qdf_assert(vdev);
  4992. return QDF_STATUS_E_RESOURCES;
  4993. }
  4994. pdev->monitor_vdev = vdev;
  4995. pdev->monitor_configured = true;
  4996. /* If smart monitor mode, do not configure monitor ring */
  4997. if (smart_monitor)
  4998. return QDF_STATUS_SUCCESS;
  4999. return dp_pdev_configure_monitor_rings(pdev);
  5000. }
  5001. /**
  5002. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  5003. * @pdev_handle: Datapath PDEV handle
  5004. * @filter_val: Flag to select Filter for monitor mode
  5005. * Return: 0 on success, not 0 on failure
  5006. */
  5007. static QDF_STATUS
  5008. dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  5009. struct cdp_monitor_filter *filter_val)
  5010. {
  5011. /* Many monitor VAPs can exists in a system but only one can be up at
  5012. * anytime
  5013. */
  5014. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5015. struct dp_vdev *vdev = pdev->monitor_vdev;
  5016. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5017. struct dp_soc *soc;
  5018. uint8_t pdev_id;
  5019. int mac_id;
  5020. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5021. pdev_id = pdev->pdev_id;
  5022. soc = pdev->soc;
  5023. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  5024. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  5025. pdev, pdev_id, soc, vdev);
  5026. /*Check if current pdev's monitor_vdev exists */
  5027. if (!pdev->monitor_vdev) {
  5028. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5029. "vdev=%pK", vdev);
  5030. qdf_assert(vdev);
  5031. }
  5032. /* update filter mode, type in pdev structure */
  5033. pdev->mon_filter_mode = filter_val->mode;
  5034. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  5035. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  5036. pdev->fp_data_filter = filter_val->fp_data;
  5037. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  5038. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  5039. pdev->mo_data_filter = filter_val->mo_data;
  5040. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  5041. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  5042. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  5043. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  5044. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  5045. pdev->mo_data_filter);
  5046. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5047. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5048. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5049. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5050. pdev, mac_id,
  5051. htt_tlv_filter);
  5052. if (status != QDF_STATUS_SUCCESS) {
  5053. dp_err("Failed to send tlv filter for monitor mode rings");
  5054. return status;
  5055. }
  5056. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5057. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5058. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5059. }
  5060. htt_tlv_filter.mpdu_start = 1;
  5061. htt_tlv_filter.msdu_start = 1;
  5062. htt_tlv_filter.packet = 1;
  5063. htt_tlv_filter.msdu_end = 1;
  5064. htt_tlv_filter.mpdu_end = 1;
  5065. htt_tlv_filter.packet_header = 1;
  5066. htt_tlv_filter.attention = 1;
  5067. htt_tlv_filter.ppdu_start = 0;
  5068. htt_tlv_filter.ppdu_end = 0;
  5069. htt_tlv_filter.ppdu_end_user_stats = 0;
  5070. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  5071. htt_tlv_filter.ppdu_end_status_done = 0;
  5072. htt_tlv_filter.header_per_msdu = 1;
  5073. htt_tlv_filter.enable_fp =
  5074. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  5075. htt_tlv_filter.enable_md = 0;
  5076. htt_tlv_filter.enable_mo =
  5077. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  5078. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  5079. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  5080. if (pdev->mcopy_mode)
  5081. htt_tlv_filter.fp_data_filter = 0;
  5082. else
  5083. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  5084. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  5085. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  5086. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  5087. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5088. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5089. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5090. pdev, mac_id,
  5091. htt_tlv_filter);
  5092. if (status != QDF_STATUS_SUCCESS) {
  5093. dp_err("Failed to send tlv filter for monitor mode rings");
  5094. return status;
  5095. }
  5096. }
  5097. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5098. htt_tlv_filter.mpdu_start = 1;
  5099. htt_tlv_filter.msdu_start = 0;
  5100. htt_tlv_filter.packet = 0;
  5101. htt_tlv_filter.msdu_end = 0;
  5102. htt_tlv_filter.mpdu_end = 0;
  5103. htt_tlv_filter.attention = 0;
  5104. htt_tlv_filter.ppdu_start = 1;
  5105. htt_tlv_filter.ppdu_end = 1;
  5106. htt_tlv_filter.ppdu_end_user_stats = 1;
  5107. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5108. htt_tlv_filter.ppdu_end_status_done = 1;
  5109. htt_tlv_filter.enable_fp = 1;
  5110. htt_tlv_filter.enable_md = 0;
  5111. htt_tlv_filter.enable_mo = 1;
  5112. if (pdev->mcopy_mode) {
  5113. htt_tlv_filter.packet_header = 1;
  5114. }
  5115. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5116. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5117. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5118. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5119. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5120. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5121. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5122. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5123. pdev->pdev_id);
  5124. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5125. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5126. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5127. }
  5128. return QDF_STATUS_SUCCESS;
  5129. }
  5130. /**
  5131. * dp_get_pdev_id_frm_pdev() - get pdev_id
  5132. * @pdev_handle: Datapath PDEV handle
  5133. *
  5134. * Return: pdev_id
  5135. */
  5136. static
  5137. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  5138. {
  5139. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5140. return pdev->pdev_id;
  5141. }
  5142. /**
  5143. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  5144. * @pdev_handle: Datapath PDEV handle
  5145. * @chan_noise_floor: Channel Noise Floor
  5146. *
  5147. * Return: void
  5148. */
  5149. static
  5150. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  5151. int16_t chan_noise_floor)
  5152. {
  5153. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5154. pdev->chan_noise_floor = chan_noise_floor;
  5155. }
  5156. /**
  5157. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  5158. * @vdev_handle: Datapath VDEV handle
  5159. * Return: true on ucast filter flag set
  5160. */
  5161. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  5162. {
  5163. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5164. struct dp_pdev *pdev;
  5165. pdev = vdev->pdev;
  5166. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  5167. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  5168. return true;
  5169. return false;
  5170. }
  5171. /**
  5172. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  5173. * @vdev_handle: Datapath VDEV handle
  5174. * Return: true on mcast filter flag set
  5175. */
  5176. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  5177. {
  5178. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5179. struct dp_pdev *pdev;
  5180. pdev = vdev->pdev;
  5181. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  5182. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  5183. return true;
  5184. return false;
  5185. }
  5186. /**
  5187. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  5188. * @vdev_handle: Datapath VDEV handle
  5189. * Return: true on non data filter flag set
  5190. */
  5191. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  5192. {
  5193. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5194. struct dp_pdev *pdev;
  5195. pdev = vdev->pdev;
  5196. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  5197. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  5198. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  5199. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  5200. return true;
  5201. }
  5202. }
  5203. return false;
  5204. }
  5205. #ifdef MESH_MODE_SUPPORT
  5206. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  5207. {
  5208. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5209. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5210. FL("val %d"), val);
  5211. vdev->mesh_vdev = val;
  5212. }
  5213. /*
  5214. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  5215. * @vdev_hdl: virtual device object
  5216. * @val: value to be set
  5217. *
  5218. * Return: void
  5219. */
  5220. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  5221. {
  5222. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5223. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5224. FL("val %d"), val);
  5225. vdev->mesh_rx_filter = val;
  5226. }
  5227. #endif
  5228. /*
  5229. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  5230. * Current scope is bar received count
  5231. *
  5232. * @pdev_handle: DP_PDEV handle
  5233. *
  5234. * Return: void
  5235. */
  5236. #define STATS_PROC_TIMEOUT (HZ/1000)
  5237. static void
  5238. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  5239. {
  5240. struct dp_vdev *vdev;
  5241. struct dp_peer *peer;
  5242. uint32_t waitcnt;
  5243. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5244. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5245. if (!peer) {
  5246. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5247. FL("DP Invalid Peer refernce"));
  5248. return;
  5249. }
  5250. if (peer->delete_in_progress) {
  5251. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5252. FL("DP Peer deletion in progress"));
  5253. continue;
  5254. }
  5255. qdf_atomic_inc(&peer->ref_cnt);
  5256. waitcnt = 0;
  5257. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  5258. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  5259. && waitcnt < 10) {
  5260. schedule_timeout_interruptible(
  5261. STATS_PROC_TIMEOUT);
  5262. waitcnt++;
  5263. }
  5264. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  5265. dp_peer_unref_delete(peer);
  5266. }
  5267. }
  5268. }
  5269. /**
  5270. * dp_rx_bar_stats_cb(): BAR received stats callback
  5271. * @soc: SOC handle
  5272. * @cb_ctxt: Call back context
  5273. * @reo_status: Reo status
  5274. *
  5275. * return: void
  5276. */
  5277. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  5278. union hal_reo_status *reo_status)
  5279. {
  5280. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  5281. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  5282. if (!qdf_atomic_read(&soc->cmn_init_done))
  5283. return;
  5284. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  5285. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  5286. queue_status->header.status);
  5287. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5288. return;
  5289. }
  5290. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  5291. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5292. }
  5293. /**
  5294. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  5295. * @vdev: DP VDEV handle
  5296. *
  5297. * return: void
  5298. */
  5299. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  5300. struct cdp_vdev_stats *vdev_stats)
  5301. {
  5302. struct dp_peer *peer = NULL;
  5303. struct dp_soc *soc = NULL;
  5304. if (!vdev || !vdev->pdev)
  5305. return;
  5306. soc = vdev->pdev->soc;
  5307. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  5308. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  5309. dp_update_vdev_stats(vdev_stats, peer);
  5310. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5311. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5312. vdev_stats, vdev->vdev_id,
  5313. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5314. #endif
  5315. }
  5316. /**
  5317. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  5318. * @pdev: DP PDEV handle
  5319. *
  5320. * return: void
  5321. */
  5322. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  5323. {
  5324. struct dp_vdev *vdev = NULL;
  5325. struct dp_soc *soc;
  5326. struct cdp_vdev_stats *vdev_stats =
  5327. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5328. if (!vdev_stats) {
  5329. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5330. "DP alloc failure - unable to get alloc vdev stats");
  5331. return;
  5332. }
  5333. qdf_mem_zero(&pdev->stats.tx, sizeof(pdev->stats.tx));
  5334. qdf_mem_zero(&pdev->stats.rx, sizeof(pdev->stats.rx));
  5335. qdf_mem_zero(&pdev->stats.tx_i, sizeof(pdev->stats.tx_i));
  5336. if (pdev->mcopy_mode)
  5337. DP_UPDATE_STATS(pdev, pdev->invalid_peer);
  5338. soc = pdev->soc;
  5339. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5340. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  5341. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5342. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5343. dp_update_pdev_stats(pdev, vdev_stats);
  5344. dp_update_pdev_ingress_stats(pdev, vdev);
  5345. }
  5346. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  5347. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5348. qdf_mem_free(vdev_stats);
  5349. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5350. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  5351. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  5352. #endif
  5353. }
  5354. /**
  5355. * dp_vdev_getstats() - get vdev packet level stats
  5356. * @vdev_handle: Datapath VDEV handle
  5357. * @stats: cdp network device stats structure
  5358. *
  5359. * Return: void
  5360. */
  5361. static void dp_vdev_getstats(void *vdev_handle,
  5362. struct cdp_dev_stats *stats)
  5363. {
  5364. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5365. struct dp_pdev *pdev;
  5366. struct dp_soc *soc;
  5367. struct cdp_vdev_stats *vdev_stats;
  5368. if (!vdev)
  5369. return;
  5370. pdev = vdev->pdev;
  5371. if (!pdev)
  5372. return;
  5373. soc = pdev->soc;
  5374. vdev_stats = qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5375. if (!vdev_stats) {
  5376. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5377. "DP alloc failure - unable to get alloc vdev stats");
  5378. return;
  5379. }
  5380. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5381. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5382. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5383. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  5384. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  5385. stats->tx_errors = vdev_stats->tx.tx_failed +
  5386. vdev_stats->tx_i.dropped.dropped_pkt.num;
  5387. stats->tx_dropped = stats->tx_errors;
  5388. stats->rx_packets = vdev_stats->rx.unicast.num +
  5389. vdev_stats->rx.multicast.num +
  5390. vdev_stats->rx.bcast.num;
  5391. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  5392. vdev_stats->rx.multicast.bytes +
  5393. vdev_stats->rx.bcast.bytes;
  5394. }
  5395. /**
  5396. * dp_pdev_getstats() - get pdev packet level stats
  5397. * @pdev_handle: Datapath PDEV handle
  5398. * @stats: cdp network device stats structure
  5399. *
  5400. * Return: void
  5401. */
  5402. static void dp_pdev_getstats(void *pdev_handle,
  5403. struct cdp_dev_stats *stats)
  5404. {
  5405. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5406. dp_aggregate_pdev_stats(pdev);
  5407. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  5408. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  5409. stats->tx_errors = pdev->stats.tx.tx_failed +
  5410. pdev->stats.tx_i.dropped.dropped_pkt.num;
  5411. stats->tx_dropped = stats->tx_errors;
  5412. stats->rx_packets = pdev->stats.rx.unicast.num +
  5413. pdev->stats.rx.multicast.num +
  5414. pdev->stats.rx.bcast.num;
  5415. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  5416. pdev->stats.rx.multicast.bytes +
  5417. pdev->stats.rx.bcast.bytes;
  5418. }
  5419. /**
  5420. * dp_get_device_stats() - get interface level packet stats
  5421. * @handle: device handle
  5422. * @stats: cdp network device stats structure
  5423. * @type: device type pdev/vdev
  5424. *
  5425. * Return: void
  5426. */
  5427. static void dp_get_device_stats(void *handle,
  5428. struct cdp_dev_stats *stats, uint8_t type)
  5429. {
  5430. switch (type) {
  5431. case UPDATE_VDEV_STATS:
  5432. dp_vdev_getstats(handle, stats);
  5433. break;
  5434. case UPDATE_PDEV_STATS:
  5435. dp_pdev_getstats(handle, stats);
  5436. break;
  5437. default:
  5438. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5439. "apstats cannot be updated for this input "
  5440. "type %d", type);
  5441. break;
  5442. }
  5443. }
  5444. /**
  5445. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  5446. * @pdev: DP_PDEV Handle
  5447. *
  5448. * Return:void
  5449. */
  5450. static inline void
  5451. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  5452. {
  5453. uint8_t i = 0, index = 0;
  5454. DP_PRINT_STATS("PDEV Tx Stats:\n");
  5455. DP_PRINT_STATS("Received From Stack:");
  5456. DP_PRINT_STATS(" Packets = %d",
  5457. pdev->stats.tx_i.rcvd.num);
  5458. DP_PRINT_STATS(" Bytes = %llu",
  5459. pdev->stats.tx_i.rcvd.bytes);
  5460. DP_PRINT_STATS("Processed:");
  5461. DP_PRINT_STATS(" Packets = %d",
  5462. pdev->stats.tx_i.processed.num);
  5463. DP_PRINT_STATS(" Bytes = %llu",
  5464. pdev->stats.tx_i.processed.bytes);
  5465. DP_PRINT_STATS("Total Completions:");
  5466. DP_PRINT_STATS(" Packets = %u",
  5467. pdev->stats.tx.comp_pkt.num);
  5468. DP_PRINT_STATS(" Bytes = %llu",
  5469. pdev->stats.tx.comp_pkt.bytes);
  5470. DP_PRINT_STATS("Successful Completions:");
  5471. DP_PRINT_STATS(" Packets = %u",
  5472. pdev->stats.tx.tx_success.num);
  5473. DP_PRINT_STATS(" Bytes = %llu",
  5474. pdev->stats.tx.tx_success.bytes);
  5475. DP_PRINT_STATS("Dropped:");
  5476. DP_PRINT_STATS(" Total = %d",
  5477. pdev->stats.tx_i.dropped.dropped_pkt.num);
  5478. DP_PRINT_STATS(" Dma_map_error = %d",
  5479. pdev->stats.tx_i.dropped.dma_error);
  5480. DP_PRINT_STATS(" Ring Full = %d",
  5481. pdev->stats.tx_i.dropped.ring_full);
  5482. DP_PRINT_STATS(" Descriptor Not available = %d",
  5483. pdev->stats.tx_i.dropped.desc_na.num);
  5484. DP_PRINT_STATS(" HW enqueue failed= %d",
  5485. pdev->stats.tx_i.dropped.enqueue_fail);
  5486. DP_PRINT_STATS(" Resources Full = %d",
  5487. pdev->stats.tx_i.dropped.res_full);
  5488. DP_PRINT_STATS(" FW removed Pkts = %u",
  5489. pdev->stats.tx.dropped.fw_rem.num);
  5490. DP_PRINT_STATS(" FW removed bytes= %llu",
  5491. pdev->stats.tx.dropped.fw_rem.bytes);
  5492. DP_PRINT_STATS(" FW removed transmitted = %d",
  5493. pdev->stats.tx.dropped.fw_rem_tx);
  5494. DP_PRINT_STATS(" FW removed untransmitted = %d",
  5495. pdev->stats.tx.dropped.fw_rem_notx);
  5496. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  5497. pdev->stats.tx.dropped.fw_reason1);
  5498. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  5499. pdev->stats.tx.dropped.fw_reason2);
  5500. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  5501. pdev->stats.tx.dropped.fw_reason3);
  5502. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  5503. pdev->stats.tx.dropped.age_out);
  5504. DP_PRINT_STATS(" headroom insufficient = %d",
  5505. pdev->stats.tx_i.dropped.headroom_insufficient);
  5506. DP_PRINT_STATS(" Multicast:");
  5507. DP_PRINT_STATS(" Packets: %u",
  5508. pdev->stats.tx.mcast.num);
  5509. DP_PRINT_STATS(" Bytes: %llu",
  5510. pdev->stats.tx.mcast.bytes);
  5511. DP_PRINT_STATS("Scatter Gather:");
  5512. DP_PRINT_STATS(" Packets = %d",
  5513. pdev->stats.tx_i.sg.sg_pkt.num);
  5514. DP_PRINT_STATS(" Bytes = %llu",
  5515. pdev->stats.tx_i.sg.sg_pkt.bytes);
  5516. DP_PRINT_STATS(" Dropped By Host = %d",
  5517. pdev->stats.tx_i.sg.dropped_host.num);
  5518. DP_PRINT_STATS(" Dropped By Target = %d",
  5519. pdev->stats.tx_i.sg.dropped_target);
  5520. DP_PRINT_STATS("TSO:");
  5521. DP_PRINT_STATS(" Number of Segments = %d",
  5522. pdev->stats.tx_i.tso.num_seg);
  5523. DP_PRINT_STATS(" Packets = %d",
  5524. pdev->stats.tx_i.tso.tso_pkt.num);
  5525. DP_PRINT_STATS(" Bytes = %llu",
  5526. pdev->stats.tx_i.tso.tso_pkt.bytes);
  5527. DP_PRINT_STATS(" Dropped By Host = %d",
  5528. pdev->stats.tx_i.tso.dropped_host.num);
  5529. DP_PRINT_STATS("Mcast Enhancement:");
  5530. DP_PRINT_STATS(" Packets = %d",
  5531. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  5532. DP_PRINT_STATS(" Bytes = %llu",
  5533. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  5534. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  5535. pdev->stats.tx_i.mcast_en.dropped_map_error);
  5536. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  5537. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  5538. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  5539. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  5540. DP_PRINT_STATS(" Unicast sent = %d",
  5541. pdev->stats.tx_i.mcast_en.ucast);
  5542. DP_PRINT_STATS("Raw:");
  5543. DP_PRINT_STATS(" Packets = %d",
  5544. pdev->stats.tx_i.raw.raw_pkt.num);
  5545. DP_PRINT_STATS(" Bytes = %llu",
  5546. pdev->stats.tx_i.raw.raw_pkt.bytes);
  5547. DP_PRINT_STATS(" DMA map error = %d",
  5548. pdev->stats.tx_i.raw.dma_map_error);
  5549. DP_PRINT_STATS("Reinjected:");
  5550. DP_PRINT_STATS(" Packets = %d",
  5551. pdev->stats.tx_i.reinject_pkts.num);
  5552. DP_PRINT_STATS(" Bytes = %llu\n",
  5553. pdev->stats.tx_i.reinject_pkts.bytes);
  5554. DP_PRINT_STATS("Inspected:");
  5555. DP_PRINT_STATS(" Packets = %d",
  5556. pdev->stats.tx_i.inspect_pkts.num);
  5557. DP_PRINT_STATS(" Bytes = %llu",
  5558. pdev->stats.tx_i.inspect_pkts.bytes);
  5559. DP_PRINT_STATS("Nawds Multicast:");
  5560. DP_PRINT_STATS(" Packets = %d",
  5561. pdev->stats.tx_i.nawds_mcast.num);
  5562. DP_PRINT_STATS(" Bytes = %llu",
  5563. pdev->stats.tx_i.nawds_mcast.bytes);
  5564. DP_PRINT_STATS("CCE Classified:");
  5565. DP_PRINT_STATS(" CCE Classified Packets: %u",
  5566. pdev->stats.tx_i.cce_classified);
  5567. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  5568. pdev->stats.tx_i.cce_classified_raw);
  5569. DP_PRINT_STATS("Mesh stats:");
  5570. DP_PRINT_STATS(" frames to firmware: %u",
  5571. pdev->stats.tx_i.mesh.exception_fw);
  5572. DP_PRINT_STATS(" completions from fw: %u",
  5573. pdev->stats.tx_i.mesh.completion_fw);
  5574. DP_PRINT_STATS("PPDU stats counter");
  5575. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  5576. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  5577. pdev->stats.ppdu_stats_counter[index]);
  5578. }
  5579. for (i = 0; i < CDP_WDI_NUM_EVENTS; i++) {
  5580. if (!pdev->stats.wdi_event[i])
  5581. DP_PRINT_STATS("Wdi msgs received from fw[%d]:%d",
  5582. i, pdev->stats.wdi_event[i]);
  5583. }
  5584. }
  5585. /**
  5586. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  5587. * @pdev: DP_PDEV Handle
  5588. *
  5589. * Return: void
  5590. */
  5591. static inline void
  5592. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  5593. {
  5594. DP_PRINT_STATS("PDEV Rx Stats:\n");
  5595. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  5596. DP_PRINT_STATS(" Packets = %d %d %d %d",
  5597. pdev->stats.rx.rcvd_reo[0].num,
  5598. pdev->stats.rx.rcvd_reo[1].num,
  5599. pdev->stats.rx.rcvd_reo[2].num,
  5600. pdev->stats.rx.rcvd_reo[3].num);
  5601. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  5602. pdev->stats.rx.rcvd_reo[0].bytes,
  5603. pdev->stats.rx.rcvd_reo[1].bytes,
  5604. pdev->stats.rx.rcvd_reo[2].bytes,
  5605. pdev->stats.rx.rcvd_reo[3].bytes);
  5606. DP_PRINT_STATS("Replenished:");
  5607. DP_PRINT_STATS(" Packets = %d",
  5608. pdev->stats.replenish.pkts.num);
  5609. DP_PRINT_STATS(" Bytes = %llu",
  5610. pdev->stats.replenish.pkts.bytes);
  5611. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  5612. pdev->stats.buf_freelist);
  5613. DP_PRINT_STATS(" Low threshold intr = %d",
  5614. pdev->stats.replenish.low_thresh_intrs);
  5615. DP_PRINT_STATS("Dropped:");
  5616. DP_PRINT_STATS(" msdu_not_done = %d",
  5617. pdev->stats.dropped.msdu_not_done);
  5618. DP_PRINT_STATS(" mon_rx_drop = %d",
  5619. pdev->stats.dropped.mon_rx_drop);
  5620. DP_PRINT_STATS(" mec_drop = %d",
  5621. pdev->stats.rx.mec_drop.num);
  5622. DP_PRINT_STATS(" Bytes = %llu",
  5623. pdev->stats.rx.mec_drop.bytes);
  5624. DP_PRINT_STATS("Sent To Stack:");
  5625. DP_PRINT_STATS(" Packets = %d",
  5626. pdev->stats.rx.to_stack.num);
  5627. DP_PRINT_STATS(" Bytes = %llu",
  5628. pdev->stats.rx.to_stack.bytes);
  5629. DP_PRINT_STATS("Multicast/Broadcast:");
  5630. DP_PRINT_STATS(" Packets = %d",
  5631. pdev->stats.rx.multicast.num);
  5632. DP_PRINT_STATS(" Bytes = %llu",
  5633. pdev->stats.rx.multicast.bytes);
  5634. DP_PRINT_STATS("Errors:");
  5635. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  5636. pdev->stats.replenish.rxdma_err);
  5637. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  5638. pdev->stats.err.desc_alloc_fail);
  5639. DP_PRINT_STATS(" IP checksum error = %d",
  5640. pdev->stats.err.ip_csum_err);
  5641. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  5642. pdev->stats.err.tcp_udp_csum_err);
  5643. /* Get bar_recv_cnt */
  5644. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  5645. DP_PRINT_STATS("BAR Received Count: = %d",
  5646. pdev->stats.rx.bar_recv_cnt);
  5647. }
  5648. /**
  5649. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  5650. * @pdev: DP_PDEV Handle
  5651. *
  5652. * Return: void
  5653. */
  5654. static inline void
  5655. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  5656. {
  5657. struct cdp_pdev_mon_stats *rx_mon_stats;
  5658. rx_mon_stats = &pdev->rx_mon_stats;
  5659. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  5660. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  5661. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  5662. rx_mon_stats->status_ppdu_done);
  5663. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  5664. rx_mon_stats->dest_ppdu_done);
  5665. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  5666. rx_mon_stats->dest_mpdu_done);
  5667. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  5668. rx_mon_stats->dest_mpdu_drop);
  5669. DP_PRINT_STATS("dup_mon_linkdesc_cnt = %d",
  5670. rx_mon_stats->dup_mon_linkdesc_cnt);
  5671. DP_PRINT_STATS("dup_mon_buf_cnt = %d",
  5672. rx_mon_stats->dup_mon_buf_cnt);
  5673. }
  5674. /**
  5675. * dp_print_soc_tx_stats(): Print SOC level stats
  5676. * @soc DP_SOC Handle
  5677. *
  5678. * Return: void
  5679. */
  5680. static inline void
  5681. dp_print_soc_tx_stats(struct dp_soc *soc)
  5682. {
  5683. uint8_t desc_pool_id;
  5684. soc->stats.tx.desc_in_use = 0;
  5685. DP_PRINT_STATS("SOC Tx Stats:\n");
  5686. for (desc_pool_id = 0;
  5687. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5688. desc_pool_id++)
  5689. soc->stats.tx.desc_in_use +=
  5690. soc->tx_desc[desc_pool_id].num_allocated;
  5691. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  5692. soc->stats.tx.desc_in_use);
  5693. DP_PRINT_STATS("Tx Invalid peer:");
  5694. DP_PRINT_STATS(" Packets = %d",
  5695. soc->stats.tx.tx_invalid_peer.num);
  5696. DP_PRINT_STATS(" Bytes = %llu",
  5697. soc->stats.tx.tx_invalid_peer.bytes);
  5698. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  5699. soc->stats.tx.tcl_ring_full[0],
  5700. soc->stats.tx.tcl_ring_full[1],
  5701. soc->stats.tx.tcl_ring_full[2]);
  5702. }
  5703. /**
  5704. * dp_print_soc_rx_stats: Print SOC level Rx stats
  5705. * @soc: DP_SOC Handle
  5706. *
  5707. * Return:void
  5708. */
  5709. static inline void
  5710. dp_print_soc_rx_stats(struct dp_soc *soc)
  5711. {
  5712. uint32_t i;
  5713. char reo_error[DP_REO_ERR_LENGTH];
  5714. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  5715. uint8_t index = 0;
  5716. DP_PRINT_STATS("No of AST Entries = %d", soc->num_ast_entries);
  5717. DP_PRINT_STATS("SOC Rx Stats:\n");
  5718. DP_PRINT_STATS("Fragmented packets: %u",
  5719. soc->stats.rx.rx_frags);
  5720. DP_PRINT_STATS("Reo reinjected packets: %u",
  5721. soc->stats.rx.reo_reinject);
  5722. DP_PRINT_STATS("Errors:\n");
  5723. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  5724. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  5725. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  5726. DP_PRINT_STATS("Invalid RBM = %d",
  5727. soc->stats.rx.err.invalid_rbm);
  5728. DP_PRINT_STATS("Invalid Vdev = %d",
  5729. soc->stats.rx.err.invalid_vdev);
  5730. DP_PRINT_STATS("Invalid sa_idx or da_idx = %d",
  5731. soc->stats.rx.err.invalid_sa_da_idx);
  5732. DP_PRINT_STATS("Invalid Pdev = %d",
  5733. soc->stats.rx.err.invalid_pdev);
  5734. DP_PRINT_STATS("Invalid Peer = %d",
  5735. soc->stats.rx.err.rx_invalid_peer.num);
  5736. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  5737. soc->stats.rx.err.hal_ring_access_fail);
  5738. DP_PRINT_STATS("RX frags: %d", soc->stats.rx.rx_frags);
  5739. DP_PRINT_STATS("RX frag wait: %d", soc->stats.rx.rx_frag_wait);
  5740. DP_PRINT_STATS("RX frag err: %d", soc->stats.rx.rx_frag_err);
  5741. DP_PRINT_STATS("RX HP out_of_sync: %d", soc->stats.rx.hp_oos);
  5742. DP_PRINT_STATS("RX DUP DESC: %d",
  5743. soc->stats.rx.err.hal_reo_dest_dup);
  5744. DP_PRINT_STATS("RX REL DUP DESC: %d",
  5745. soc->stats.rx.err.hal_wbm_rel_dup);
  5746. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  5747. index += qdf_snprint(&rxdma_error[index],
  5748. DP_RXDMA_ERR_LENGTH - index,
  5749. " %d", soc->stats.rx.err.rxdma_error[i]);
  5750. }
  5751. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  5752. rxdma_error);
  5753. index = 0;
  5754. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  5755. index += qdf_snprint(&reo_error[index],
  5756. DP_REO_ERR_LENGTH - index,
  5757. " %d", soc->stats.rx.err.reo_error[i]);
  5758. }
  5759. DP_PRINT_STATS("REO Error(0-14):%s",
  5760. reo_error);
  5761. }
  5762. /**
  5763. * dp_srng_get_str_from_ring_type() - Return string name for a ring
  5764. * @ring_type: Ring
  5765. *
  5766. * Return: char const pointer
  5767. */
  5768. static inline const
  5769. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  5770. {
  5771. switch (ring_type) {
  5772. case REO_DST:
  5773. return "Reo_dst";
  5774. case REO_EXCEPTION:
  5775. return "Reo_exception";
  5776. case REO_CMD:
  5777. return "Reo_cmd";
  5778. case REO_REINJECT:
  5779. return "Reo_reinject";
  5780. case REO_STATUS:
  5781. return "Reo_status";
  5782. case WBM2SW_RELEASE:
  5783. return "wbm2sw_release";
  5784. case TCL_DATA:
  5785. return "tcl_data";
  5786. case TCL_CMD:
  5787. return "tcl_cmd";
  5788. case TCL_STATUS:
  5789. return "tcl_status";
  5790. case SW2WBM_RELEASE:
  5791. return "sw2wbm_release";
  5792. case RXDMA_BUF:
  5793. return "Rxdma_buf";
  5794. case RXDMA_DST:
  5795. return "Rxdma_dst";
  5796. case RXDMA_MONITOR_BUF:
  5797. return "Rxdma_monitor_buf";
  5798. case RXDMA_MONITOR_DESC:
  5799. return "Rxdma_monitor_desc";
  5800. case RXDMA_MONITOR_STATUS:
  5801. return "Rxdma_monitor_status";
  5802. default:
  5803. dp_err("Invalid ring type");
  5804. break;
  5805. }
  5806. return "Invalid";
  5807. }
  5808. /**
  5809. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  5810. * @soc: DP_SOC handle
  5811. * @srng: DP_SRNG handle
  5812. * @ring_name: SRNG name
  5813. * @ring_type: srng src/dst ring
  5814. *
  5815. * Return: void
  5816. */
  5817. static void
  5818. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  5819. enum hal_ring_type ring_type)
  5820. {
  5821. uint32_t tailp;
  5822. uint32_t headp;
  5823. int32_t hw_headp = -1;
  5824. int32_t hw_tailp = -1;
  5825. const char *ring_name;
  5826. struct hal_soc *hal_soc;
  5827. if (soc && srng && srng->hal_srng) {
  5828. hal_soc = (struct hal_soc *)soc->hal_soc;
  5829. ring_name = dp_srng_get_str_from_hal_ring_type(ring_type);
  5830. hal_get_sw_hptp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  5831. DP_PRINT_STATS("%s:SW:Head pointer = %d Tail Pointer = %d\n",
  5832. ring_name, headp, tailp);
  5833. hal_get_hw_hptp(soc->hal_soc, srng->hal_srng, &hw_headp,
  5834. &hw_tailp, ring_type);
  5835. DP_PRINT_STATS("%s:HW:Head pointer = %d Tail Pointer = %d\n",
  5836. ring_name, hw_headp, hw_tailp);
  5837. }
  5838. }
  5839. /**
  5840. * dp_print_mon_ring_stats_from_hal() - Print stat for monitor rings based
  5841. * on target
  5842. * @pdev: physical device handle
  5843. * @mac_id: mac id
  5844. *
  5845. * Return: void
  5846. */
  5847. static inline
  5848. void dp_print_mon_ring_stat_from_hal(struct dp_pdev *pdev, uint8_t mac_id)
  5849. {
  5850. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable) {
  5851. dp_print_ring_stat_from_hal(pdev->soc,
  5852. &pdev->rxdma_mon_buf_ring[mac_id],
  5853. RXDMA_MONITOR_BUF);
  5854. dp_print_ring_stat_from_hal(pdev->soc,
  5855. &pdev->rxdma_mon_dst_ring[mac_id],
  5856. RXDMA_MONITOR_DST);
  5857. dp_print_ring_stat_from_hal(pdev->soc,
  5858. &pdev->rxdma_mon_desc_ring[mac_id],
  5859. RXDMA_MONITOR_DESC);
  5860. }
  5861. dp_print_ring_stat_from_hal(pdev->soc,
  5862. &pdev->rxdma_mon_status_ring[mac_id],
  5863. RXDMA_MONITOR_STATUS);
  5864. }
  5865. /**
  5866. * dp_print_ring_stats(): Print tail and head pointer
  5867. * @pdev: DP_PDEV handle
  5868. *
  5869. * Return:void
  5870. */
  5871. static inline void
  5872. dp_print_ring_stats(struct dp_pdev *pdev)
  5873. {
  5874. uint32_t i;
  5875. int mac_id;
  5876. dp_print_ring_stat_from_hal(pdev->soc,
  5877. &pdev->soc->reo_exception_ring,
  5878. REO_EXCEPTION);
  5879. dp_print_ring_stat_from_hal(pdev->soc,
  5880. &pdev->soc->reo_reinject_ring,
  5881. REO_REINJECT);
  5882. dp_print_ring_stat_from_hal(pdev->soc,
  5883. &pdev->soc->reo_cmd_ring,
  5884. REO_CMD);
  5885. dp_print_ring_stat_from_hal(pdev->soc,
  5886. &pdev->soc->reo_status_ring,
  5887. REO_STATUS);
  5888. dp_print_ring_stat_from_hal(pdev->soc,
  5889. &pdev->soc->rx_rel_ring,
  5890. WBM2SW_RELEASE);
  5891. dp_print_ring_stat_from_hal(pdev->soc,
  5892. &pdev->soc->tcl_cmd_ring,
  5893. TCL_CMD);
  5894. dp_print_ring_stat_from_hal(pdev->soc,
  5895. &pdev->soc->tcl_status_ring,
  5896. TCL_STATUS);
  5897. dp_print_ring_stat_from_hal(pdev->soc,
  5898. &pdev->soc->wbm_desc_rel_ring,
  5899. SW2WBM_RELEASE);
  5900. for (i = 0; i < MAX_REO_DEST_RINGS; i++)
  5901. dp_print_ring_stat_from_hal(pdev->soc,
  5902. &pdev->soc->reo_dest_ring[i],
  5903. REO_DST);
  5904. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++)
  5905. dp_print_ring_stat_from_hal(pdev->soc,
  5906. &pdev->soc->tcl_data_ring[i],
  5907. TCL_DATA);
  5908. for (i = 0; i < MAX_TCL_DATA_RINGS; i++)
  5909. dp_print_ring_stat_from_hal(pdev->soc,
  5910. &pdev->soc->tx_comp_ring[i],
  5911. WBM2SW_RELEASE);
  5912. dp_print_ring_stat_from_hal(pdev->soc,
  5913. &pdev->rx_refill_buf_ring,
  5914. RXDMA_BUF);
  5915. dp_print_ring_stat_from_hal(pdev->soc,
  5916. &pdev->rx_refill_buf_ring2,
  5917. RXDMA_BUF);
  5918. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  5919. dp_print_ring_stat_from_hal(pdev->soc,
  5920. &pdev->rx_mac_buf_ring[i],
  5921. RXDMA_BUF);
  5922. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++)
  5923. dp_print_mon_ring_stat_from_hal(pdev, mac_id);
  5924. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++)
  5925. dp_print_ring_stat_from_hal(pdev->soc,
  5926. &pdev->rxdma_err_dst_ring[i],
  5927. RXDMA_DST);
  5928. }
  5929. /**
  5930. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  5931. * @vdev: DP_VDEV handle
  5932. *
  5933. * Return:void
  5934. */
  5935. static inline void
  5936. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  5937. {
  5938. struct dp_peer *peer = NULL;
  5939. if (!vdev || !vdev->pdev)
  5940. return;
  5941. DP_STATS_CLR(vdev->pdev);
  5942. DP_STATS_CLR(vdev->pdev->soc);
  5943. DP_STATS_CLR(vdev);
  5944. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5945. if (!peer)
  5946. return;
  5947. DP_STATS_CLR(peer);
  5948. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5949. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5950. &peer->stats, peer->peer_ids[0],
  5951. UPDATE_PEER_STATS, vdev->pdev->pdev_id);
  5952. #endif
  5953. }
  5954. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5955. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5956. &vdev->stats, vdev->vdev_id,
  5957. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5958. #endif
  5959. }
  5960. /**
  5961. * dp_print_common_rates_info(): Print common rate for tx or rx
  5962. * @pkt_type_array: rate type array contains rate info
  5963. *
  5964. * Return:void
  5965. */
  5966. static inline void
  5967. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  5968. {
  5969. uint8_t mcs, pkt_type;
  5970. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5971. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5972. if (!dp_rate_string[pkt_type][mcs].valid)
  5973. continue;
  5974. DP_PRINT_STATS(" %s = %d",
  5975. dp_rate_string[pkt_type][mcs].mcs_type,
  5976. pkt_type_array[pkt_type].mcs_count[mcs]);
  5977. }
  5978. DP_PRINT_STATS("\n");
  5979. }
  5980. }
  5981. /**
  5982. * dp_print_rx_rates(): Print Rx rate stats
  5983. * @vdev: DP_VDEV handle
  5984. *
  5985. * Return:void
  5986. */
  5987. static inline void
  5988. dp_print_rx_rates(struct dp_vdev *vdev)
  5989. {
  5990. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5991. uint8_t i;
  5992. uint8_t index = 0;
  5993. char nss[DP_NSS_LENGTH];
  5994. DP_PRINT_STATS("Rx Rate Info:\n");
  5995. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  5996. index = 0;
  5997. for (i = 0; i < SS_COUNT; i++) {
  5998. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5999. " %d", pdev->stats.rx.nss[i]);
  6000. }
  6001. DP_PRINT_STATS("NSS(1-8) = %s",
  6002. nss);
  6003. DP_PRINT_STATS("SGI ="
  6004. " 0.8us %d,"
  6005. " 0.4us %d,"
  6006. " 1.6us %d,"
  6007. " 3.2us %d,",
  6008. pdev->stats.rx.sgi_count[0],
  6009. pdev->stats.rx.sgi_count[1],
  6010. pdev->stats.rx.sgi_count[2],
  6011. pdev->stats.rx.sgi_count[3]);
  6012. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  6013. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  6014. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  6015. DP_PRINT_STATS("Reception Type ="
  6016. " SU: %d,"
  6017. " MU_MIMO:%d,"
  6018. " MU_OFDMA:%d,"
  6019. " MU_OFDMA_MIMO:%d\n",
  6020. pdev->stats.rx.reception_type[0],
  6021. pdev->stats.rx.reception_type[1],
  6022. pdev->stats.rx.reception_type[2],
  6023. pdev->stats.rx.reception_type[3]);
  6024. DP_PRINT_STATS("Aggregation:\n");
  6025. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  6026. pdev->stats.rx.ampdu_cnt);
  6027. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  6028. pdev->stats.rx.non_ampdu_cnt);
  6029. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  6030. pdev->stats.rx.amsdu_cnt);
  6031. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  6032. pdev->stats.rx.non_amsdu_cnt);
  6033. }
  6034. /**
  6035. * dp_print_tx_rates(): Print tx rates
  6036. * @vdev: DP_VDEV handle
  6037. *
  6038. * Return:void
  6039. */
  6040. static inline void
  6041. dp_print_tx_rates(struct dp_vdev *vdev)
  6042. {
  6043. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6044. uint8_t index;
  6045. char nss[DP_NSS_LENGTH];
  6046. int nss_index;
  6047. DP_PRINT_STATS("Tx Rate Info:\n");
  6048. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  6049. DP_PRINT_STATS("SGI ="
  6050. " 0.8us %d"
  6051. " 0.4us %d"
  6052. " 1.6us %d"
  6053. " 3.2us %d",
  6054. pdev->stats.tx.sgi_count[0],
  6055. pdev->stats.tx.sgi_count[1],
  6056. pdev->stats.tx.sgi_count[2],
  6057. pdev->stats.tx.sgi_count[3]);
  6058. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  6059. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  6060. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  6061. index = 0;
  6062. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  6063. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6064. " %d", pdev->stats.tx.nss[nss_index]);
  6065. }
  6066. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  6067. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  6068. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  6069. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  6070. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  6071. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  6072. DP_PRINT_STATS("Aggregation:\n");
  6073. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  6074. pdev->stats.tx.amsdu_cnt);
  6075. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  6076. pdev->stats.tx.non_amsdu_cnt);
  6077. }
  6078. /**
  6079. * dp_print_peer_stats():print peer stats
  6080. * @peer: DP_PEER handle
  6081. *
  6082. * return void
  6083. */
  6084. static inline void dp_print_peer_stats(struct dp_peer *peer)
  6085. {
  6086. uint8_t i;
  6087. uint32_t index;
  6088. uint32_t j;
  6089. char nss[DP_NSS_LENGTH];
  6090. char mu_group_id[DP_MU_GROUP_LENGTH];
  6091. DP_PRINT_STATS("Node Tx Stats:\n");
  6092. DP_PRINT_STATS("Total Packet Completions = %d",
  6093. peer->stats.tx.comp_pkt.num);
  6094. DP_PRINT_STATS("Total Bytes Completions = %llu",
  6095. peer->stats.tx.comp_pkt.bytes);
  6096. DP_PRINT_STATS("Success Packets = %d",
  6097. peer->stats.tx.tx_success.num);
  6098. DP_PRINT_STATS("Success Bytes = %llu",
  6099. peer->stats.tx.tx_success.bytes);
  6100. DP_PRINT_STATS("Unicast Success Packets = %d",
  6101. peer->stats.tx.ucast.num);
  6102. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  6103. peer->stats.tx.ucast.bytes);
  6104. DP_PRINT_STATS("Multicast Success Packets = %d",
  6105. peer->stats.tx.mcast.num);
  6106. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  6107. peer->stats.tx.mcast.bytes);
  6108. DP_PRINT_STATS("Broadcast Success Packets = %d",
  6109. peer->stats.tx.bcast.num);
  6110. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  6111. peer->stats.tx.bcast.bytes);
  6112. DP_PRINT_STATS("Packets Failed = %d",
  6113. peer->stats.tx.tx_failed);
  6114. DP_PRINT_STATS("Packets In OFDMA = %d",
  6115. peer->stats.tx.ofdma);
  6116. DP_PRINT_STATS("Packets In STBC = %d",
  6117. peer->stats.tx.stbc);
  6118. DP_PRINT_STATS("Packets In LDPC = %d",
  6119. peer->stats.tx.ldpc);
  6120. DP_PRINT_STATS("Packet Retries = %d",
  6121. peer->stats.tx.retries);
  6122. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  6123. peer->stats.tx.amsdu_cnt);
  6124. DP_PRINT_STATS("Last Packet RSSI = %d",
  6125. peer->stats.tx.last_ack_rssi);
  6126. DP_PRINT_STATS("Dropped At FW: Removed Pkts = %u",
  6127. peer->stats.tx.dropped.fw_rem.num);
  6128. DP_PRINT_STATS("Dropped At FW: Removed bytes = %llu",
  6129. peer->stats.tx.dropped.fw_rem.bytes);
  6130. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  6131. peer->stats.tx.dropped.fw_rem_tx);
  6132. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  6133. peer->stats.tx.dropped.fw_rem_notx);
  6134. DP_PRINT_STATS("Dropped : Age Out = %d",
  6135. peer->stats.tx.dropped.age_out);
  6136. DP_PRINT_STATS("NAWDS : ");
  6137. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  6138. peer->stats.tx.nawds_mcast_drop);
  6139. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  6140. peer->stats.tx.nawds_mcast.num);
  6141. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  6142. peer->stats.tx.nawds_mcast.bytes);
  6143. DP_PRINT_STATS("Rate Info:");
  6144. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  6145. DP_PRINT_STATS("SGI = "
  6146. " 0.8us %d"
  6147. " 0.4us %d"
  6148. " 1.6us %d"
  6149. " 3.2us %d",
  6150. peer->stats.tx.sgi_count[0],
  6151. peer->stats.tx.sgi_count[1],
  6152. peer->stats.tx.sgi_count[2],
  6153. peer->stats.tx.sgi_count[3]);
  6154. DP_PRINT_STATS("Excess Retries per AC ");
  6155. DP_PRINT_STATS(" Best effort = %d",
  6156. peer->stats.tx.excess_retries_per_ac[0]);
  6157. DP_PRINT_STATS(" Background= %d",
  6158. peer->stats.tx.excess_retries_per_ac[1]);
  6159. DP_PRINT_STATS(" Video = %d",
  6160. peer->stats.tx.excess_retries_per_ac[2]);
  6161. DP_PRINT_STATS(" Voice = %d",
  6162. peer->stats.tx.excess_retries_per_ac[3]);
  6163. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  6164. peer->stats.tx.bw[0], peer->stats.tx.bw[1],
  6165. peer->stats.tx.bw[2], peer->stats.tx.bw[3]);
  6166. index = 0;
  6167. for (i = 0; i < SS_COUNT; i++) {
  6168. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6169. " %d", peer->stats.tx.nss[i]);
  6170. }
  6171. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  6172. DP_PRINT_STATS("Transmit Type :");
  6173. DP_PRINT_STATS("SU %d, MU_MIMO %d, MU_OFDMA %d, MU_MIMO_OFDMA %d",
  6174. peer->stats.tx.transmit_type[0],
  6175. peer->stats.tx.transmit_type[1],
  6176. peer->stats.tx.transmit_type[2],
  6177. peer->stats.tx.transmit_type[3]);
  6178. for (i = 0; i < MAX_MU_GROUP_ID;) {
  6179. index = 0;
  6180. for (j = 0; j < DP_MU_GROUP_SHOW && i < MAX_MU_GROUP_ID;
  6181. j++) {
  6182. index += qdf_snprint(&mu_group_id[index],
  6183. DP_MU_GROUP_LENGTH - index,
  6184. " %d",
  6185. peer->stats.tx.mu_group_id[i]);
  6186. i++;
  6187. }
  6188. DP_PRINT_STATS("User position list for GID %02d->%d: [%s]",
  6189. i - DP_MU_GROUP_SHOW, i - 1, mu_group_id);
  6190. }
  6191. DP_PRINT_STATS("Last Packet RU index [%d], Size [%d]",
  6192. peer->stats.tx.ru_start, peer->stats.tx.ru_tones);
  6193. DP_PRINT_STATS("RU Locations RU[26 52 106 242 484 996]:");
  6194. DP_PRINT_STATS("RU_26: %d", peer->stats.tx.ru_loc[0]);
  6195. DP_PRINT_STATS("RU 52: %d", peer->stats.tx.ru_loc[1]);
  6196. DP_PRINT_STATS("RU 106: %d", peer->stats.tx.ru_loc[2]);
  6197. DP_PRINT_STATS("RU 242: %d", peer->stats.tx.ru_loc[3]);
  6198. DP_PRINT_STATS("RU 484: %d", peer->stats.tx.ru_loc[4]);
  6199. DP_PRINT_STATS("RU 996: %d", peer->stats.tx.ru_loc[5]);
  6200. DP_PRINT_STATS("Aggregation:");
  6201. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  6202. peer->stats.tx.amsdu_cnt);
  6203. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  6204. peer->stats.tx.non_amsdu_cnt);
  6205. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  6206. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  6207. peer->stats.tx.tx_byte_rate);
  6208. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  6209. peer->stats.tx.tx_data_rate);
  6210. DP_PRINT_STATS("Node Rx Stats:");
  6211. DP_PRINT_STATS("Packets Sent To Stack = %d",
  6212. peer->stats.rx.to_stack.num);
  6213. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  6214. peer->stats.rx.to_stack.bytes);
  6215. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  6216. DP_PRINT_STATS("Ring Id = %d", i);
  6217. DP_PRINT_STATS(" Packets Received = %d",
  6218. peer->stats.rx.rcvd_reo[i].num);
  6219. DP_PRINT_STATS(" Bytes Received = %llu",
  6220. peer->stats.rx.rcvd_reo[i].bytes);
  6221. }
  6222. DP_PRINT_STATS("Multicast Packets Received = %d",
  6223. peer->stats.rx.multicast.num);
  6224. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  6225. peer->stats.rx.multicast.bytes);
  6226. DP_PRINT_STATS("Broadcast Packets Received = %d",
  6227. peer->stats.rx.bcast.num);
  6228. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  6229. peer->stats.rx.bcast.bytes);
  6230. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  6231. peer->stats.rx.intra_bss.pkts.num);
  6232. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  6233. peer->stats.rx.intra_bss.pkts.bytes);
  6234. DP_PRINT_STATS("Raw Packets Received = %d",
  6235. peer->stats.rx.raw.num);
  6236. DP_PRINT_STATS("Raw Bytes Received = %llu",
  6237. peer->stats.rx.raw.bytes);
  6238. DP_PRINT_STATS("Errors: MIC Errors = %d",
  6239. peer->stats.rx.err.mic_err);
  6240. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  6241. peer->stats.rx.err.decrypt_err);
  6242. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  6243. peer->stats.rx.non_ampdu_cnt);
  6244. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  6245. peer->stats.rx.ampdu_cnt);
  6246. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  6247. peer->stats.rx.non_amsdu_cnt);
  6248. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  6249. peer->stats.rx.amsdu_cnt);
  6250. DP_PRINT_STATS("NAWDS : ");
  6251. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  6252. peer->stats.rx.nawds_mcast_drop);
  6253. DP_PRINT_STATS("SGI ="
  6254. " 0.8us %d"
  6255. " 0.4us %d"
  6256. " 1.6us %d"
  6257. " 3.2us %d",
  6258. peer->stats.rx.sgi_count[0],
  6259. peer->stats.rx.sgi_count[1],
  6260. peer->stats.rx.sgi_count[2],
  6261. peer->stats.rx.sgi_count[3]);
  6262. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  6263. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  6264. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  6265. DP_PRINT_STATS("Reception Type ="
  6266. " SU %d,"
  6267. " MU_MIMO %d,"
  6268. " MU_OFDMA %d,"
  6269. " MU_OFDMA_MIMO %d",
  6270. peer->stats.rx.reception_type[0],
  6271. peer->stats.rx.reception_type[1],
  6272. peer->stats.rx.reception_type[2],
  6273. peer->stats.rx.reception_type[3]);
  6274. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  6275. index = 0;
  6276. for (i = 0; i < SS_COUNT; i++) {
  6277. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6278. " %d", peer->stats.rx.nss[i]);
  6279. }
  6280. DP_PRINT_STATS("NSS(1-8) = %s",
  6281. nss);
  6282. DP_PRINT_STATS("Aggregation:");
  6283. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  6284. peer->stats.rx.ampdu_cnt);
  6285. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  6286. peer->stats.rx.non_ampdu_cnt);
  6287. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  6288. peer->stats.rx.amsdu_cnt);
  6289. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  6290. peer->stats.rx.non_amsdu_cnt);
  6291. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  6292. DP_PRINT_STATS(" Bytes received in last sec: %d",
  6293. peer->stats.rx.rx_byte_rate);
  6294. DP_PRINT_STATS(" Data received in last sec: %d",
  6295. peer->stats.rx.rx_data_rate);
  6296. }
  6297. /*
  6298. * dp_get_host_peer_stats()- function to print peer stats
  6299. * @pdev_handle: DP_PDEV handle
  6300. * @mac_addr: mac address of the peer
  6301. *
  6302. * Return: void
  6303. */
  6304. static void
  6305. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  6306. {
  6307. struct dp_peer *peer;
  6308. uint8_t local_id;
  6309. if (!mac_addr) {
  6310. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6311. "Invalid MAC address\n");
  6312. return;
  6313. }
  6314. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  6315. &local_id);
  6316. if (!peer) {
  6317. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6318. "%s: Invalid peer\n", __func__);
  6319. return;
  6320. }
  6321. /* Making sure the peer is for the specific pdev */
  6322. if ((struct dp_pdev *)pdev_handle != peer->vdev->pdev) {
  6323. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6324. "%s: Peer is not for this pdev\n", __func__);
  6325. return;
  6326. }
  6327. dp_print_peer_stats(peer);
  6328. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  6329. }
  6330. /**
  6331. * dp_print_soc_cfg_params()- Dump soc wlan config parameters
  6332. * @soc_handle: Soc handle
  6333. *
  6334. * Return: void
  6335. */
  6336. static void
  6337. dp_print_soc_cfg_params(struct dp_soc *soc)
  6338. {
  6339. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  6340. uint8_t index = 0, i = 0;
  6341. char ring_mask[DP_MAX_INT_CONTEXTS_STRING_LENGTH];
  6342. int num_of_int_contexts;
  6343. if (!soc) {
  6344. dp_err("Context is null");
  6345. return;
  6346. }
  6347. soc_cfg_ctx = soc->wlan_cfg_ctx;
  6348. if (!soc_cfg_ctx) {
  6349. dp_err("Context is null");
  6350. return;
  6351. }
  6352. num_of_int_contexts =
  6353. wlan_cfg_get_num_contexts(soc_cfg_ctx);
  6354. DP_TRACE_STATS(DEBUG, "No. of interrupt contexts: %u",
  6355. soc_cfg_ctx->num_int_ctxts);
  6356. DP_TRACE_STATS(DEBUG, "Max clients: %u",
  6357. soc_cfg_ctx->max_clients);
  6358. DP_TRACE_STATS(DEBUG, "Max alloc size: %u ",
  6359. soc_cfg_ctx->max_alloc_size);
  6360. DP_TRACE_STATS(DEBUG, "Per pdev tx ring: %u ",
  6361. soc_cfg_ctx->per_pdev_tx_ring);
  6362. DP_TRACE_STATS(DEBUG, "Num tcl data rings: %u ",
  6363. soc_cfg_ctx->num_tcl_data_rings);
  6364. DP_TRACE_STATS(DEBUG, "Per pdev rx ring: %u ",
  6365. soc_cfg_ctx->per_pdev_rx_ring);
  6366. DP_TRACE_STATS(DEBUG, "Per pdev lmac ring: %u ",
  6367. soc_cfg_ctx->per_pdev_lmac_ring);
  6368. DP_TRACE_STATS(DEBUG, "Num of reo dest rings: %u ",
  6369. soc_cfg_ctx->num_reo_dest_rings);
  6370. DP_TRACE_STATS(DEBUG, "Num tx desc pool: %u ",
  6371. soc_cfg_ctx->num_tx_desc_pool);
  6372. DP_TRACE_STATS(DEBUG, "Num tx ext desc pool: %u ",
  6373. soc_cfg_ctx->num_tx_ext_desc_pool);
  6374. DP_TRACE_STATS(DEBUG, "Num tx desc: %u ",
  6375. soc_cfg_ctx->num_tx_desc);
  6376. DP_TRACE_STATS(DEBUG, "Num tx ext desc: %u ",
  6377. soc_cfg_ctx->num_tx_ext_desc);
  6378. DP_TRACE_STATS(DEBUG, "Htt packet type: %u ",
  6379. soc_cfg_ctx->htt_packet_type);
  6380. DP_TRACE_STATS(DEBUG, "Max peer_ids: %u ",
  6381. soc_cfg_ctx->max_peer_id);
  6382. DP_TRACE_STATS(DEBUG, "Tx ring size: %u ",
  6383. soc_cfg_ctx->tx_ring_size);
  6384. DP_TRACE_STATS(DEBUG, "Tx comp ring size: %u ",
  6385. soc_cfg_ctx->tx_comp_ring_size);
  6386. DP_TRACE_STATS(DEBUG, "Tx comp ring size nss: %u ",
  6387. soc_cfg_ctx->tx_comp_ring_size_nss);
  6388. DP_TRACE_STATS(DEBUG, "Int batch threshold tx: %u ",
  6389. soc_cfg_ctx->int_batch_threshold_tx);
  6390. DP_TRACE_STATS(DEBUG, "Int timer threshold tx: %u ",
  6391. soc_cfg_ctx->int_timer_threshold_tx);
  6392. DP_TRACE_STATS(DEBUG, "Int batch threshold rx: %u ",
  6393. soc_cfg_ctx->int_batch_threshold_rx);
  6394. DP_TRACE_STATS(DEBUG, "Int timer threshold rx: %u ",
  6395. soc_cfg_ctx->int_timer_threshold_rx);
  6396. DP_TRACE_STATS(DEBUG, "Int batch threshold other: %u ",
  6397. soc_cfg_ctx->int_batch_threshold_other);
  6398. DP_TRACE_STATS(DEBUG, "Int timer threshold other: %u ",
  6399. soc_cfg_ctx->int_timer_threshold_other);
  6400. for (i = 0; i < num_of_int_contexts; i++) {
  6401. index += qdf_snprint(&ring_mask[index],
  6402. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6403. " %d",
  6404. soc_cfg_ctx->int_tx_ring_mask[i]);
  6405. }
  6406. DP_TRACE_STATS(DEBUG, "Tx ring mask (0-%d):%s",
  6407. num_of_int_contexts, ring_mask);
  6408. index = 0;
  6409. for (i = 0; i < num_of_int_contexts; i++) {
  6410. index += qdf_snprint(&ring_mask[index],
  6411. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6412. " %d",
  6413. soc_cfg_ctx->int_rx_ring_mask[i]);
  6414. }
  6415. DP_TRACE_STATS(DEBUG, "Rx ring mask (0-%d):%s",
  6416. num_of_int_contexts, ring_mask);
  6417. index = 0;
  6418. for (i = 0; i < num_of_int_contexts; i++) {
  6419. index += qdf_snprint(&ring_mask[index],
  6420. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6421. " %d",
  6422. soc_cfg_ctx->int_rx_mon_ring_mask[i]);
  6423. }
  6424. DP_TRACE_STATS(DEBUG, "Rx mon ring mask (0-%d):%s",
  6425. num_of_int_contexts, ring_mask);
  6426. index = 0;
  6427. for (i = 0; i < num_of_int_contexts; i++) {
  6428. index += qdf_snprint(&ring_mask[index],
  6429. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6430. " %d",
  6431. soc_cfg_ctx->int_rx_err_ring_mask[i]);
  6432. }
  6433. DP_TRACE_STATS(DEBUG, "Rx err ring mask (0-%d):%s",
  6434. num_of_int_contexts, ring_mask);
  6435. index = 0;
  6436. for (i = 0; i < num_of_int_contexts; i++) {
  6437. index += qdf_snprint(&ring_mask[index],
  6438. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6439. " %d",
  6440. soc_cfg_ctx->int_rx_wbm_rel_ring_mask[i]);
  6441. }
  6442. DP_TRACE_STATS(DEBUG, "Rx wbm rel ring mask (0-%d):%s",
  6443. num_of_int_contexts, ring_mask);
  6444. index = 0;
  6445. for (i = 0; i < num_of_int_contexts; i++) {
  6446. index += qdf_snprint(&ring_mask[index],
  6447. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6448. " %d",
  6449. soc_cfg_ctx->int_reo_status_ring_mask[i]);
  6450. }
  6451. DP_TRACE_STATS(DEBUG, "Reo ring mask (0-%d):%s",
  6452. num_of_int_contexts, ring_mask);
  6453. index = 0;
  6454. for (i = 0; i < num_of_int_contexts; i++) {
  6455. index += qdf_snprint(&ring_mask[index],
  6456. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6457. " %d",
  6458. soc_cfg_ctx->int_rxdma2host_ring_mask[i]);
  6459. }
  6460. DP_TRACE_STATS(DEBUG, "Rxdma2host ring mask (0-%d):%s",
  6461. num_of_int_contexts, ring_mask);
  6462. index = 0;
  6463. for (i = 0; i < num_of_int_contexts; i++) {
  6464. index += qdf_snprint(&ring_mask[index],
  6465. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6466. " %d",
  6467. soc_cfg_ctx->int_host2rxdma_ring_mask[i]);
  6468. }
  6469. DP_TRACE_STATS(DEBUG, "Host2rxdma ring mask (0-%d):%s",
  6470. num_of_int_contexts, ring_mask);
  6471. DP_TRACE_STATS(DEBUG, "Rx hash: %u ",
  6472. soc_cfg_ctx->rx_hash);
  6473. DP_TRACE_STATS(DEBUG, "Tso enabled: %u ",
  6474. soc_cfg_ctx->tso_enabled);
  6475. DP_TRACE_STATS(DEBUG, "Lro enabled: %u ",
  6476. soc_cfg_ctx->lro_enabled);
  6477. DP_TRACE_STATS(DEBUG, "Sg enabled: %u ",
  6478. soc_cfg_ctx->sg_enabled);
  6479. DP_TRACE_STATS(DEBUG, "Gro enabled: %u ",
  6480. soc_cfg_ctx->gro_enabled);
  6481. DP_TRACE_STATS(DEBUG, "rawmode enabled: %u ",
  6482. soc_cfg_ctx->rawmode_enabled);
  6483. DP_TRACE_STATS(DEBUG, "peer flow ctrl enabled: %u ",
  6484. soc_cfg_ctx->peer_flow_ctrl_enabled);
  6485. DP_TRACE_STATS(DEBUG, "napi enabled: %u ",
  6486. soc_cfg_ctx->napi_enabled);
  6487. DP_TRACE_STATS(DEBUG, "Tcp Udp checksum offload: %u ",
  6488. soc_cfg_ctx->tcp_udp_checksumoffload);
  6489. DP_TRACE_STATS(DEBUG, "Defrag timeout check: %u ",
  6490. soc_cfg_ctx->defrag_timeout_check);
  6491. DP_TRACE_STATS(DEBUG, "Rx defrag min timeout: %u ",
  6492. soc_cfg_ctx->rx_defrag_min_timeout);
  6493. DP_TRACE_STATS(DEBUG, "WBM release ring: %u ",
  6494. soc_cfg_ctx->wbm_release_ring);
  6495. DP_TRACE_STATS(DEBUG, "TCL CMD ring: %u ",
  6496. soc_cfg_ctx->tcl_cmd_ring);
  6497. DP_TRACE_STATS(DEBUG, "TCL Status ring: %u ",
  6498. soc_cfg_ctx->tcl_status_ring);
  6499. DP_TRACE_STATS(DEBUG, "REO Reinject ring: %u ",
  6500. soc_cfg_ctx->reo_reinject_ring);
  6501. DP_TRACE_STATS(DEBUG, "RX release ring: %u ",
  6502. soc_cfg_ctx->rx_release_ring);
  6503. DP_TRACE_STATS(DEBUG, "REO Exception ring: %u ",
  6504. soc_cfg_ctx->reo_exception_ring);
  6505. DP_TRACE_STATS(DEBUG, "REO CMD ring: %u ",
  6506. soc_cfg_ctx->reo_cmd_ring);
  6507. DP_TRACE_STATS(DEBUG, "REO STATUS ring: %u ",
  6508. soc_cfg_ctx->reo_status_ring);
  6509. DP_TRACE_STATS(DEBUG, "RXDMA refill ring: %u ",
  6510. soc_cfg_ctx->rxdma_refill_ring);
  6511. DP_TRACE_STATS(DEBUG, "RXDMA err dst ring: %u ",
  6512. soc_cfg_ctx->rxdma_err_dst_ring);
  6513. }
  6514. /**
  6515. * dp_print_vdev_cfg_params() - Print the pdev cfg parameters
  6516. * @pdev_handle: DP pdev handle
  6517. *
  6518. * Return - void
  6519. */
  6520. static void
  6521. dp_print_pdev_cfg_params(struct dp_pdev *pdev)
  6522. {
  6523. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  6524. if (!pdev) {
  6525. dp_err("Context is null");
  6526. return;
  6527. }
  6528. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  6529. if (!pdev_cfg_ctx) {
  6530. dp_err("Context is null");
  6531. return;
  6532. }
  6533. DP_TRACE_STATS(DEBUG, "Rx dma buf ring size: %d ",
  6534. pdev_cfg_ctx->rx_dma_buf_ring_size);
  6535. DP_TRACE_STATS(DEBUG, "DMA Mon buf ring size: %d ",
  6536. pdev_cfg_ctx->dma_mon_buf_ring_size);
  6537. DP_TRACE_STATS(DEBUG, "DMA Mon dest ring size: %d ",
  6538. pdev_cfg_ctx->dma_mon_dest_ring_size);
  6539. DP_TRACE_STATS(DEBUG, "DMA Mon status ring size: %d ",
  6540. pdev_cfg_ctx->dma_mon_status_ring_size);
  6541. DP_TRACE_STATS(DEBUG, "Rxdma monitor desc ring: %d",
  6542. pdev_cfg_ctx->rxdma_monitor_desc_ring);
  6543. DP_TRACE_STATS(DEBUG, "Num mac rings: %d ",
  6544. pdev_cfg_ctx->num_mac_rings);
  6545. }
  6546. /**
  6547. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  6548. *
  6549. * Return: None
  6550. */
  6551. static void dp_txrx_stats_help(void)
  6552. {
  6553. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  6554. dp_info("stats_option:");
  6555. dp_info(" 1 -- HTT Tx Statistics");
  6556. dp_info(" 2 -- HTT Rx Statistics");
  6557. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  6558. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  6559. dp_info(" 5 -- HTT Error Statistics");
  6560. dp_info(" 6 -- HTT TQM Statistics");
  6561. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  6562. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  6563. dp_info(" 9 -- HTT Tx Rate Statistics");
  6564. dp_info(" 10 -- HTT Rx Rate Statistics");
  6565. dp_info(" 11 -- HTT Peer Statistics");
  6566. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  6567. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  6568. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  6569. dp_info(" 15 -- HTT SRNG Statistics");
  6570. dp_info(" 16 -- HTT SFM Info Statistics");
  6571. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  6572. dp_info(" 18 -- HTT Peer List Details");
  6573. dp_info(" 20 -- Clear Host Statistics");
  6574. dp_info(" 21 -- Host Rx Rate Statistics");
  6575. dp_info(" 22 -- Host Tx Rate Statistics");
  6576. dp_info(" 23 -- Host Tx Statistics");
  6577. dp_info(" 24 -- Host Rx Statistics");
  6578. dp_info(" 25 -- Host AST Statistics");
  6579. dp_info(" 26 -- Host SRNG PTR Statistics");
  6580. dp_info(" 27 -- Host Mon Statistics");
  6581. dp_info(" 28 -- Host REO Queue Statistics");
  6582. dp_info(" 29 -- Host Soc cfg param Statistics");
  6583. dp_info(" 30 -- Host pdev cfg param Statistics");
  6584. }
  6585. /**
  6586. * dp_print_host_stats()- Function to print the stats aggregated at host
  6587. * @vdev_handle: DP_VDEV handle
  6588. * @type: host stats type
  6589. *
  6590. * Return: 0 on success, print error message in case of failure
  6591. */
  6592. static int
  6593. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  6594. struct cdp_txrx_stats_req *req)
  6595. {
  6596. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6597. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6598. enum cdp_host_txrx_stats type =
  6599. dp_stats_mapping_table[req->stats][STATS_HOST];
  6600. dp_aggregate_pdev_stats(pdev);
  6601. switch (type) {
  6602. case TXRX_CLEAR_STATS:
  6603. dp_txrx_host_stats_clr(vdev);
  6604. break;
  6605. case TXRX_RX_RATE_STATS:
  6606. dp_print_rx_rates(vdev);
  6607. break;
  6608. case TXRX_TX_RATE_STATS:
  6609. dp_print_tx_rates(vdev);
  6610. break;
  6611. case TXRX_TX_HOST_STATS:
  6612. dp_print_pdev_tx_stats(pdev);
  6613. dp_print_soc_tx_stats(pdev->soc);
  6614. break;
  6615. case TXRX_RX_HOST_STATS:
  6616. dp_print_pdev_rx_stats(pdev);
  6617. dp_print_soc_rx_stats(pdev->soc);
  6618. break;
  6619. case TXRX_AST_STATS:
  6620. dp_print_ast_stats(pdev->soc);
  6621. dp_print_peer_table(vdev);
  6622. break;
  6623. case TXRX_SRNG_PTR_STATS:
  6624. dp_print_ring_stats(pdev);
  6625. break;
  6626. case TXRX_RX_MON_STATS:
  6627. dp_print_pdev_rx_mon_stats(pdev);
  6628. break;
  6629. case TXRX_REO_QUEUE_STATS:
  6630. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  6631. break;
  6632. case TXRX_SOC_CFG_PARAMS:
  6633. dp_print_soc_cfg_params(pdev->soc);
  6634. break;
  6635. case TXRX_PDEV_CFG_PARAMS:
  6636. dp_print_pdev_cfg_params(pdev);
  6637. break;
  6638. default:
  6639. dp_info("Wrong Input For TxRx Host Stats");
  6640. dp_txrx_stats_help();
  6641. break;
  6642. }
  6643. return 0;
  6644. }
  6645. /*
  6646. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  6647. * @pdev: DP_PDEV handle
  6648. *
  6649. * Return: void
  6650. */
  6651. static void
  6652. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  6653. {
  6654. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  6655. int mac_id;
  6656. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  6657. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6658. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6659. pdev->pdev_id);
  6660. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6661. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6662. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6663. }
  6664. }
  6665. /*
  6666. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  6667. * @pdev: DP_PDEV handle
  6668. *
  6669. * Return: void
  6670. */
  6671. static void
  6672. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  6673. {
  6674. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6675. int mac_id;
  6676. htt_tlv_filter.mpdu_start = 1;
  6677. htt_tlv_filter.msdu_start = 0;
  6678. htt_tlv_filter.packet = 0;
  6679. htt_tlv_filter.msdu_end = 0;
  6680. htt_tlv_filter.mpdu_end = 0;
  6681. htt_tlv_filter.attention = 0;
  6682. htt_tlv_filter.ppdu_start = 1;
  6683. htt_tlv_filter.ppdu_end = 1;
  6684. htt_tlv_filter.ppdu_end_user_stats = 1;
  6685. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6686. htt_tlv_filter.ppdu_end_status_done = 1;
  6687. htt_tlv_filter.enable_fp = 1;
  6688. htt_tlv_filter.enable_md = 0;
  6689. if (pdev->neighbour_peers_added &&
  6690. pdev->soc->hw_nac_monitor_support) {
  6691. htt_tlv_filter.enable_md = 1;
  6692. htt_tlv_filter.packet_header = 1;
  6693. }
  6694. if (pdev->mcopy_mode) {
  6695. htt_tlv_filter.packet_header = 1;
  6696. htt_tlv_filter.enable_mo = 1;
  6697. }
  6698. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6699. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6700. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6701. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6702. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6703. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6704. if (pdev->neighbour_peers_added &&
  6705. pdev->soc->hw_nac_monitor_support)
  6706. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  6707. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6708. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6709. pdev->pdev_id);
  6710. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6711. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6712. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6713. }
  6714. }
  6715. /*
  6716. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  6717. * modes are enabled or not.
  6718. * @dp_pdev: dp pdev handle.
  6719. *
  6720. * Return: bool
  6721. */
  6722. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  6723. {
  6724. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  6725. !pdev->mcopy_mode)
  6726. return true;
  6727. else
  6728. return false;
  6729. }
  6730. /*
  6731. *dp_set_bpr_enable() - API to enable/disable bpr feature
  6732. *@pdev_handle: DP_PDEV handle.
  6733. *@val: Provided value.
  6734. *
  6735. *Return: 0 for success. nonzero for failure.
  6736. */
  6737. static QDF_STATUS
  6738. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  6739. {
  6740. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6741. switch (val) {
  6742. case CDP_BPR_DISABLE:
  6743. pdev->bpr_enable = CDP_BPR_DISABLE;
  6744. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6745. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6746. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6747. } else if (pdev->enhanced_stats_en &&
  6748. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6749. !pdev->pktlog_ppdu_stats) {
  6750. dp_h2t_cfg_stats_msg_send(pdev,
  6751. DP_PPDU_STATS_CFG_ENH_STATS,
  6752. pdev->pdev_id);
  6753. }
  6754. break;
  6755. case CDP_BPR_ENABLE:
  6756. pdev->bpr_enable = CDP_BPR_ENABLE;
  6757. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  6758. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  6759. dp_h2t_cfg_stats_msg_send(pdev,
  6760. DP_PPDU_STATS_CFG_BPR,
  6761. pdev->pdev_id);
  6762. } else if (pdev->enhanced_stats_en &&
  6763. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6764. !pdev->pktlog_ppdu_stats) {
  6765. dp_h2t_cfg_stats_msg_send(pdev,
  6766. DP_PPDU_STATS_CFG_BPR_ENH,
  6767. pdev->pdev_id);
  6768. } else if (pdev->pktlog_ppdu_stats) {
  6769. dp_h2t_cfg_stats_msg_send(pdev,
  6770. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  6771. pdev->pdev_id);
  6772. }
  6773. break;
  6774. default:
  6775. break;
  6776. }
  6777. return QDF_STATUS_SUCCESS;
  6778. }
  6779. /*
  6780. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  6781. * @pdev_handle: DP_PDEV handle
  6782. * @val: user provided value
  6783. *
  6784. * Return: 0 for success. nonzero for failure.
  6785. */
  6786. static QDF_STATUS
  6787. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  6788. {
  6789. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6790. QDF_STATUS status = QDF_STATUS_SUCCESS;
  6791. if (pdev->mcopy_mode)
  6792. dp_reset_monitor_mode(pdev_handle);
  6793. switch (val) {
  6794. case 0:
  6795. pdev->tx_sniffer_enable = 0;
  6796. pdev->mcopy_mode = 0;
  6797. pdev->monitor_configured = false;
  6798. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6799. !pdev->bpr_enable) {
  6800. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6801. dp_ppdu_ring_reset(pdev);
  6802. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  6803. dp_h2t_cfg_stats_msg_send(pdev,
  6804. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6805. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  6806. dp_h2t_cfg_stats_msg_send(pdev,
  6807. DP_PPDU_STATS_CFG_BPR_ENH,
  6808. pdev->pdev_id);
  6809. } else {
  6810. dp_h2t_cfg_stats_msg_send(pdev,
  6811. DP_PPDU_STATS_CFG_BPR,
  6812. pdev->pdev_id);
  6813. }
  6814. break;
  6815. case 1:
  6816. pdev->tx_sniffer_enable = 1;
  6817. pdev->mcopy_mode = 0;
  6818. pdev->monitor_configured = false;
  6819. if (!pdev->pktlog_ppdu_stats)
  6820. dp_h2t_cfg_stats_msg_send(pdev,
  6821. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6822. break;
  6823. case 2:
  6824. if (pdev->monitor_vdev) {
  6825. status = QDF_STATUS_E_RESOURCES;
  6826. break;
  6827. }
  6828. pdev->mcopy_mode = 1;
  6829. dp_pdev_configure_monitor_rings(pdev);
  6830. pdev->monitor_configured = true;
  6831. pdev->tx_sniffer_enable = 0;
  6832. if (!pdev->pktlog_ppdu_stats)
  6833. dp_h2t_cfg_stats_msg_send(pdev,
  6834. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6835. break;
  6836. default:
  6837. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6838. "Invalid value");
  6839. break;
  6840. }
  6841. return status;
  6842. }
  6843. /*
  6844. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  6845. * @pdev_handle: DP_PDEV handle
  6846. *
  6847. * Return: void
  6848. */
  6849. static void
  6850. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6851. {
  6852. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6853. if (pdev->enhanced_stats_en == 0)
  6854. dp_cal_client_timer_start(pdev->cal_client_ctx);
  6855. pdev->enhanced_stats_en = 1;
  6856. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6857. !pdev->monitor_vdev)
  6858. dp_ppdu_ring_cfg(pdev);
  6859. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6860. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6861. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6862. dp_h2t_cfg_stats_msg_send(pdev,
  6863. DP_PPDU_STATS_CFG_BPR_ENH,
  6864. pdev->pdev_id);
  6865. }
  6866. }
  6867. /*
  6868. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  6869. * @pdev_handle: DP_PDEV handle
  6870. *
  6871. * Return: void
  6872. */
  6873. static void
  6874. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6875. {
  6876. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6877. if (pdev->enhanced_stats_en == 1)
  6878. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  6879. pdev->enhanced_stats_en = 0;
  6880. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6881. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6882. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6883. dp_h2t_cfg_stats_msg_send(pdev,
  6884. DP_PPDU_STATS_CFG_BPR,
  6885. pdev->pdev_id);
  6886. }
  6887. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6888. !pdev->monitor_vdev)
  6889. dp_ppdu_ring_reset(pdev);
  6890. }
  6891. /*
  6892. * dp_get_fw_peer_stats()- function to print peer stats
  6893. * @pdev_handle: DP_PDEV handle
  6894. * @mac_addr: mac address of the peer
  6895. * @cap: Type of htt stats requested
  6896. * @is_wait: if set, wait on completion from firmware response
  6897. *
  6898. * Currently Supporting only MAC ID based requests Only
  6899. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  6900. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  6901. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  6902. *
  6903. * Return: void
  6904. */
  6905. static void
  6906. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  6907. uint32_t cap, uint32_t is_wait)
  6908. {
  6909. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6910. int i;
  6911. uint32_t config_param0 = 0;
  6912. uint32_t config_param1 = 0;
  6913. uint32_t config_param2 = 0;
  6914. uint32_t config_param3 = 0;
  6915. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  6916. config_param0 |= (1 << (cap + 1));
  6917. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  6918. config_param1 |= (1 << i);
  6919. }
  6920. config_param2 |= (mac_addr[0] & 0x000000ff);
  6921. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  6922. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  6923. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  6924. config_param3 |= (mac_addr[4] & 0x000000ff);
  6925. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  6926. if (is_wait) {
  6927. qdf_event_reset(&pdev->fw_peer_stats_event);
  6928. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6929. config_param0, config_param1,
  6930. config_param2, config_param3,
  6931. 0, 1, 0);
  6932. qdf_wait_single_event(&pdev->fw_peer_stats_event,
  6933. DP_FW_PEER_STATS_CMP_TIMEOUT_MSEC);
  6934. } else {
  6935. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6936. config_param0, config_param1,
  6937. config_param2, config_param3,
  6938. 0, 0, 0);
  6939. }
  6940. }
  6941. /* This struct definition will be removed from here
  6942. * once it get added in FW headers*/
  6943. struct httstats_cmd_req {
  6944. uint32_t config_param0;
  6945. uint32_t config_param1;
  6946. uint32_t config_param2;
  6947. uint32_t config_param3;
  6948. int cookie;
  6949. u_int8_t stats_id;
  6950. };
  6951. /*
  6952. * dp_get_htt_stats: function to process the httstas request
  6953. * @pdev_handle: DP pdev handle
  6954. * @data: pointer to request data
  6955. * @data_len: length for request data
  6956. *
  6957. * return: void
  6958. */
  6959. static void
  6960. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  6961. {
  6962. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6963. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  6964. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  6965. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  6966. req->config_param0, req->config_param1,
  6967. req->config_param2, req->config_param3,
  6968. req->cookie, 0, 0);
  6969. }
  6970. /*
  6971. * dp_set_pdev_param: function to set parameters in pdev
  6972. * @pdev_handle: DP pdev handle
  6973. * @param: parameter type to be set
  6974. * @val: value of parameter to be set
  6975. *
  6976. * Return: 0 for success. nonzero for failure.
  6977. */
  6978. static QDF_STATUS dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  6979. enum cdp_pdev_param_type param,
  6980. uint8_t val)
  6981. {
  6982. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6983. switch (param) {
  6984. case CDP_CONFIG_DEBUG_SNIFFER:
  6985. return dp_config_debug_sniffer(pdev_handle, val);
  6986. case CDP_CONFIG_BPR_ENABLE:
  6987. return dp_set_bpr_enable(pdev_handle, val);
  6988. case CDP_CONFIG_PRIMARY_RADIO:
  6989. pdev->is_primary = val;
  6990. break;
  6991. case CDP_CONFIG_CAPTURE_LATENCY:
  6992. if (val == 1)
  6993. pdev->latency_capture_enable = true;
  6994. else
  6995. pdev->latency_capture_enable = false;
  6996. break;
  6997. default:
  6998. return QDF_STATUS_E_INVAL;
  6999. }
  7000. return QDF_STATUS_SUCCESS;
  7001. }
  7002. /*
  7003. * dp_get_vdev_param: function to get parameters from vdev
  7004. * @param: parameter type to get value
  7005. *
  7006. * return: void
  7007. */
  7008. static uint32_t dp_get_vdev_param(struct cdp_vdev *vdev_handle,
  7009. enum cdp_vdev_param_type param)
  7010. {
  7011. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7012. uint32_t val;
  7013. switch (param) {
  7014. case CDP_ENABLE_WDS:
  7015. val = vdev->wds_enabled;
  7016. break;
  7017. case CDP_ENABLE_MEC:
  7018. val = vdev->mec_enabled;
  7019. break;
  7020. case CDP_ENABLE_DA_WAR:
  7021. val = vdev->pdev->soc->da_war_enabled;
  7022. break;
  7023. default:
  7024. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7025. "param value %d is wrong\n",
  7026. param);
  7027. val = -1;
  7028. break;
  7029. }
  7030. return val;
  7031. }
  7032. /*
  7033. * dp_set_vdev_param: function to set parameters in vdev
  7034. * @param: parameter type to be set
  7035. * @val: value of parameter to be set
  7036. *
  7037. * return: void
  7038. */
  7039. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  7040. enum cdp_vdev_param_type param, uint32_t val)
  7041. {
  7042. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7043. switch (param) {
  7044. case CDP_ENABLE_WDS:
  7045. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7046. "wds_enable %d for vdev(%p) id(%d)\n",
  7047. val, vdev, vdev->vdev_id);
  7048. vdev->wds_enabled = val;
  7049. break;
  7050. case CDP_ENABLE_MEC:
  7051. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7052. "mec_enable %d for vdev(%p) id(%d)\n",
  7053. val, vdev, vdev->vdev_id);
  7054. vdev->mec_enabled = val;
  7055. break;
  7056. case CDP_ENABLE_DA_WAR:
  7057. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7058. "da_war_enable %d for vdev(%p) id(%d)\n",
  7059. val, vdev, vdev->vdev_id);
  7060. vdev->pdev->soc->da_war_enabled = val;
  7061. dp_wds_flush_ast_table_wifi3(((struct cdp_soc_t *)
  7062. vdev->pdev->soc));
  7063. break;
  7064. case CDP_ENABLE_NAWDS:
  7065. vdev->nawds_enabled = val;
  7066. break;
  7067. case CDP_ENABLE_MCAST_EN:
  7068. vdev->mcast_enhancement_en = val;
  7069. break;
  7070. case CDP_ENABLE_PROXYSTA:
  7071. vdev->proxysta_vdev = val;
  7072. break;
  7073. case CDP_UPDATE_TDLS_FLAGS:
  7074. vdev->tdls_link_connected = val;
  7075. break;
  7076. case CDP_CFG_WDS_AGING_TIMER:
  7077. if (val == 0)
  7078. qdf_timer_stop(&vdev->pdev->soc->ast_aging_timer);
  7079. else if (val != vdev->wds_aging_timer_val)
  7080. qdf_timer_mod(&vdev->pdev->soc->ast_aging_timer, val);
  7081. vdev->wds_aging_timer_val = val;
  7082. break;
  7083. case CDP_ENABLE_AP_BRIDGE:
  7084. if (wlan_op_mode_sta != vdev->opmode)
  7085. vdev->ap_bridge_enabled = val;
  7086. else
  7087. vdev->ap_bridge_enabled = false;
  7088. break;
  7089. case CDP_ENABLE_CIPHER:
  7090. vdev->sec_type = val;
  7091. break;
  7092. case CDP_ENABLE_QWRAP_ISOLATION:
  7093. vdev->isolation_vdev = val;
  7094. break;
  7095. default:
  7096. break;
  7097. }
  7098. dp_tx_vdev_update_search_flags(vdev);
  7099. }
  7100. /**
  7101. * dp_peer_set_nawds: set nawds bit in peer
  7102. * @peer_handle: pointer to peer
  7103. * @value: enable/disable nawds
  7104. *
  7105. * return: void
  7106. */
  7107. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  7108. {
  7109. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7110. peer->nawds_enabled = value;
  7111. }
  7112. /*
  7113. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  7114. * @vdev_handle: DP_VDEV handle
  7115. * @map_id:ID of map that needs to be updated
  7116. *
  7117. * Return: void
  7118. */
  7119. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  7120. uint8_t map_id)
  7121. {
  7122. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7123. vdev->dscp_tid_map_id = map_id;
  7124. return;
  7125. }
  7126. #ifdef DP_RATETABLE_SUPPORT
  7127. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  7128. int htflag, int gintval)
  7129. {
  7130. uint32_t rix;
  7131. return dp_getrateindex((uint32_t)gintval, (uint16_t)mcs, 1,
  7132. (uint8_t)preamb, 1, &rix);
  7133. }
  7134. #else
  7135. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  7136. int htflag, int gintval)
  7137. {
  7138. return 0;
  7139. }
  7140. #endif
  7141. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  7142. * @peer_handle: DP pdev handle
  7143. *
  7144. * return : cdp_pdev_stats pointer
  7145. */
  7146. static struct cdp_pdev_stats*
  7147. dp_txrx_get_pdev_stats(struct cdp_pdev *pdev_handle)
  7148. {
  7149. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7150. dp_aggregate_pdev_stats(pdev);
  7151. return &pdev->stats;
  7152. }
  7153. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  7154. * @peer_handle: DP_PEER handle
  7155. *
  7156. * return : cdp_peer_stats pointer
  7157. */
  7158. static struct cdp_peer_stats*
  7159. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  7160. {
  7161. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7162. qdf_assert(peer);
  7163. return &peer->stats;
  7164. }
  7165. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  7166. * @peer_handle: DP_PEER handle
  7167. *
  7168. * return : void
  7169. */
  7170. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  7171. {
  7172. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7173. qdf_assert(peer);
  7174. qdf_mem_zero(&peer->stats, sizeof(peer->stats));
  7175. }
  7176. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  7177. * @vdev_handle: DP_VDEV handle
  7178. * @buf: buffer for vdev stats
  7179. *
  7180. * return : int
  7181. */
  7182. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  7183. bool is_aggregate)
  7184. {
  7185. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7186. struct cdp_vdev_stats *vdev_stats;
  7187. struct dp_pdev *pdev;
  7188. struct dp_soc *soc;
  7189. if (!vdev)
  7190. return 1;
  7191. pdev = vdev->pdev;
  7192. if (!pdev)
  7193. return 1;
  7194. soc = pdev->soc;
  7195. vdev_stats = (struct cdp_vdev_stats *)buf;
  7196. if (is_aggregate) {
  7197. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  7198. dp_aggregate_vdev_stats(vdev, buf);
  7199. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  7200. } else {
  7201. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  7202. }
  7203. return 0;
  7204. }
  7205. /*
  7206. * dp_get_total_per(): get total per
  7207. * @pdev_handle: DP_PDEV handle
  7208. *
  7209. * Return: % error rate using retries per packet and success packets
  7210. */
  7211. static int dp_get_total_per(struct cdp_pdev *pdev_handle)
  7212. {
  7213. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7214. dp_aggregate_pdev_stats(pdev);
  7215. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  7216. return 0;
  7217. return ((pdev->stats.tx.retries * 100) /
  7218. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  7219. }
  7220. /*
  7221. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  7222. * @pdev_handle: DP_PDEV handle
  7223. * @buf: to hold pdev_stats
  7224. *
  7225. * Return: int
  7226. */
  7227. static int
  7228. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  7229. {
  7230. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7231. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  7232. struct cdp_txrx_stats_req req = {0,};
  7233. dp_aggregate_pdev_stats(pdev);
  7234. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  7235. req.cookie_val = 1;
  7236. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  7237. req.param1, req.param2, req.param3, 0,
  7238. req.cookie_val, 0);
  7239. msleep(DP_MAX_SLEEP_TIME);
  7240. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  7241. req.cookie_val = 1;
  7242. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  7243. req.param1, req.param2, req.param3, 0,
  7244. req.cookie_val, 0);
  7245. msleep(DP_MAX_SLEEP_TIME);
  7246. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  7247. return TXRX_STATS_LEVEL;
  7248. }
  7249. /**
  7250. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  7251. * @pdev: DP_PDEV handle
  7252. * @map_id: ID of map that needs to be updated
  7253. * @tos: index value in map
  7254. * @tid: tid value passed by the user
  7255. *
  7256. * Return: void
  7257. */
  7258. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  7259. uint8_t map_id, uint8_t tos, uint8_t tid)
  7260. {
  7261. uint8_t dscp;
  7262. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  7263. struct dp_soc *soc = pdev->soc;
  7264. if (!soc)
  7265. return;
  7266. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  7267. pdev->dscp_tid_map[map_id][dscp] = tid;
  7268. if (map_id < soc->num_hw_dscp_tid_map)
  7269. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  7270. map_id, dscp);
  7271. return;
  7272. }
  7273. /**
  7274. * dp_hmmc_tid_override_en_wifi3(): Function to enable hmmc tid override.
  7275. * @pdev_handle: pdev handle
  7276. * @val: hmmc-dscp flag value
  7277. *
  7278. * Return: void
  7279. */
  7280. static void dp_hmmc_tid_override_en_wifi3(struct cdp_pdev *pdev_handle,
  7281. bool val)
  7282. {
  7283. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7284. pdev->hmmc_tid_override_en = val;
  7285. }
  7286. /**
  7287. * dp_set_hmmc_tid_val_wifi3(): Function to set hmmc tid value.
  7288. * @pdev_handle: pdev handle
  7289. * @tid: tid value
  7290. *
  7291. * Return: void
  7292. */
  7293. static void dp_set_hmmc_tid_val_wifi3(struct cdp_pdev *pdev_handle,
  7294. uint8_t tid)
  7295. {
  7296. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7297. pdev->hmmc_tid = tid;
  7298. }
  7299. /**
  7300. * dp_fw_stats_process(): Process TxRX FW stats request
  7301. * @vdev_handle: DP VDEV handle
  7302. * @req: stats request
  7303. *
  7304. * return: int
  7305. */
  7306. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  7307. struct cdp_txrx_stats_req *req)
  7308. {
  7309. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7310. struct dp_pdev *pdev = NULL;
  7311. uint32_t stats = req->stats;
  7312. uint8_t mac_id = req->mac_id;
  7313. if (!vdev) {
  7314. DP_TRACE(NONE, "VDEV not found");
  7315. return 1;
  7316. }
  7317. pdev = vdev->pdev;
  7318. /*
  7319. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  7320. * from param0 to param3 according to below rule:
  7321. *
  7322. * PARAM:
  7323. * - config_param0 : start_offset (stats type)
  7324. * - config_param1 : stats bmask from start offset
  7325. * - config_param2 : stats bmask from start offset + 32
  7326. * - config_param3 : stats bmask from start offset + 64
  7327. */
  7328. if (req->stats == CDP_TXRX_STATS_0) {
  7329. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  7330. req->param1 = 0xFFFFFFFF;
  7331. req->param2 = 0xFFFFFFFF;
  7332. req->param3 = 0xFFFFFFFF;
  7333. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  7334. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  7335. }
  7336. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  7337. req->param1, req->param2, req->param3,
  7338. 0, 0, mac_id);
  7339. }
  7340. /**
  7341. * dp_txrx_stats_request - function to map to firmware and host stats
  7342. * @vdev: virtual handle
  7343. * @req: stats request
  7344. *
  7345. * Return: QDF_STATUS
  7346. */
  7347. static
  7348. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  7349. struct cdp_txrx_stats_req *req)
  7350. {
  7351. int host_stats;
  7352. int fw_stats;
  7353. enum cdp_stats stats;
  7354. int num_stats;
  7355. if (!vdev || !req) {
  7356. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7357. "Invalid vdev/req instance");
  7358. return QDF_STATUS_E_INVAL;
  7359. }
  7360. stats = req->stats;
  7361. if (stats >= CDP_TXRX_MAX_STATS)
  7362. return QDF_STATUS_E_INVAL;
  7363. /*
  7364. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  7365. * has to be updated if new FW HTT stats added
  7366. */
  7367. if (stats > CDP_TXRX_STATS_HTT_MAX)
  7368. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  7369. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  7370. if (stats >= num_stats) {
  7371. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7372. "%s: Invalid stats option: %d", __func__, stats);
  7373. return QDF_STATUS_E_INVAL;
  7374. }
  7375. req->stats = stats;
  7376. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  7377. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  7378. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7379. "stats: %u fw_stats_type: %d host_stats: %d",
  7380. stats, fw_stats, host_stats);
  7381. if (fw_stats != TXRX_FW_STATS_INVALID) {
  7382. /* update request with FW stats type */
  7383. req->stats = fw_stats;
  7384. return dp_fw_stats_process(vdev, req);
  7385. }
  7386. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  7387. (host_stats <= TXRX_HOST_STATS_MAX))
  7388. return dp_print_host_stats(vdev, req);
  7389. else
  7390. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7391. "Wrong Input for TxRx Stats");
  7392. return QDF_STATUS_SUCCESS;
  7393. }
  7394. /*
  7395. * dp_print_napi_stats(): NAPI stats
  7396. * @soc - soc handle
  7397. */
  7398. static void dp_print_napi_stats(struct dp_soc *soc)
  7399. {
  7400. hif_print_napi_stats(soc->hif_handle);
  7401. }
  7402. /*
  7403. * dp_print_per_ring_stats(): Packet count per ring
  7404. * @soc - soc handle
  7405. */
  7406. static void dp_print_per_ring_stats(struct dp_soc *soc)
  7407. {
  7408. uint8_t ring;
  7409. uint16_t core;
  7410. uint64_t total_packets;
  7411. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  7412. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  7413. total_packets = 0;
  7414. DP_TRACE_STATS(INFO_HIGH,
  7415. "Packets on ring %u:", ring);
  7416. for (core = 0; core < NR_CPUS; core++) {
  7417. DP_TRACE_STATS(INFO_HIGH,
  7418. "Packets arriving on core %u: %llu",
  7419. core,
  7420. soc->stats.rx.ring_packets[core][ring]);
  7421. total_packets += soc->stats.rx.ring_packets[core][ring];
  7422. }
  7423. DP_TRACE_STATS(INFO_HIGH,
  7424. "Total packets on ring %u: %llu",
  7425. ring, total_packets);
  7426. }
  7427. }
  7428. /*
  7429. * dp_txrx_path_stats() - Function to display dump stats
  7430. * @soc - soc handle
  7431. *
  7432. * return: none
  7433. */
  7434. static void dp_txrx_path_stats(struct dp_soc *soc)
  7435. {
  7436. uint8_t error_code;
  7437. uint8_t loop_pdev;
  7438. struct dp_pdev *pdev;
  7439. uint8_t i;
  7440. if (!soc) {
  7441. DP_TRACE(ERROR, "%s: Invalid access",
  7442. __func__);
  7443. return;
  7444. }
  7445. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  7446. pdev = soc->pdev_list[loop_pdev];
  7447. dp_aggregate_pdev_stats(pdev);
  7448. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  7449. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  7450. pdev->stats.tx_i.rcvd.num,
  7451. pdev->stats.tx_i.rcvd.bytes);
  7452. DP_TRACE_STATS(INFO_HIGH,
  7453. "processed from host: %u msdus (%llu bytes)",
  7454. pdev->stats.tx_i.processed.num,
  7455. pdev->stats.tx_i.processed.bytes);
  7456. DP_TRACE_STATS(INFO_HIGH,
  7457. "successfully transmitted: %u msdus (%llu bytes)",
  7458. pdev->stats.tx.tx_success.num,
  7459. pdev->stats.tx.tx_success.bytes);
  7460. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  7461. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  7462. pdev->stats.tx_i.dropped.dropped_pkt.num);
  7463. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  7464. pdev->stats.tx_i.dropped.desc_na.num);
  7465. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  7466. pdev->stats.tx_i.dropped.ring_full);
  7467. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  7468. pdev->stats.tx_i.dropped.enqueue_fail);
  7469. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  7470. pdev->stats.tx_i.dropped.dma_error);
  7471. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  7472. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  7473. pdev->stats.tx.tx_failed);
  7474. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  7475. pdev->stats.tx.dropped.age_out);
  7476. DP_TRACE_STATS(INFO_HIGH, "firmware removed packets: %u",
  7477. pdev->stats.tx.dropped.fw_rem.num);
  7478. DP_TRACE_STATS(INFO_HIGH, "firmware removed bytes: %llu",
  7479. pdev->stats.tx.dropped.fw_rem.bytes);
  7480. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  7481. pdev->stats.tx.dropped.fw_rem_tx);
  7482. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  7483. pdev->stats.tx.dropped.fw_rem_notx);
  7484. DP_TRACE_STATS(INFO_HIGH, "Invalid peer on tx path: %u",
  7485. pdev->soc->stats.tx.tx_invalid_peer.num);
  7486. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  7487. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7488. pdev->stats.tx_comp_histogram.pkts_1);
  7489. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7490. pdev->stats.tx_comp_histogram.pkts_2_20);
  7491. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7492. pdev->stats.tx_comp_histogram.pkts_21_40);
  7493. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7494. pdev->stats.tx_comp_histogram.pkts_41_60);
  7495. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7496. pdev->stats.tx_comp_histogram.pkts_61_80);
  7497. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7498. pdev->stats.tx_comp_histogram.pkts_81_100);
  7499. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7500. pdev->stats.tx_comp_histogram.pkts_101_200);
  7501. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7502. pdev->stats.tx_comp_histogram.pkts_201_plus);
  7503. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  7504. DP_TRACE_STATS(INFO_HIGH,
  7505. "delivered %u msdus ( %llu bytes),",
  7506. pdev->stats.rx.to_stack.num,
  7507. pdev->stats.rx.to_stack.bytes);
  7508. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  7509. DP_TRACE_STATS(INFO_HIGH,
  7510. "received on reo[%d] %u msdus( %llu bytes),",
  7511. i, pdev->stats.rx.rcvd_reo[i].num,
  7512. pdev->stats.rx.rcvd_reo[i].bytes);
  7513. DP_TRACE_STATS(INFO_HIGH,
  7514. "intra-bss packets %u msdus ( %llu bytes),",
  7515. pdev->stats.rx.intra_bss.pkts.num,
  7516. pdev->stats.rx.intra_bss.pkts.bytes);
  7517. DP_TRACE_STATS(INFO_HIGH,
  7518. "intra-bss fails %u msdus ( %llu bytes),",
  7519. pdev->stats.rx.intra_bss.fail.num,
  7520. pdev->stats.rx.intra_bss.fail.bytes);
  7521. DP_TRACE_STATS(INFO_HIGH,
  7522. "raw packets %u msdus ( %llu bytes),",
  7523. pdev->stats.rx.raw.num,
  7524. pdev->stats.rx.raw.bytes);
  7525. DP_TRACE_STATS(INFO_HIGH, "dropped: error %u msdus",
  7526. pdev->stats.rx.err.mic_err);
  7527. DP_TRACE_STATS(INFO_HIGH, "Invalid peer on rx path: %u",
  7528. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  7529. DP_TRACE_STATS(INFO_HIGH, "sw_peer_id invalid %u",
  7530. pdev->soc->stats.rx.err.rx_invalid_peer_id.num);
  7531. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  7532. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  7533. pdev->soc->stats.rx.err.invalid_rbm);
  7534. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  7535. pdev->soc->stats.rx.err.hal_ring_access_fail);
  7536. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  7537. error_code++) {
  7538. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  7539. continue;
  7540. DP_TRACE_STATS(INFO_HIGH,
  7541. "Reo error number (%u): %u msdus",
  7542. error_code,
  7543. pdev->soc->stats.rx.err
  7544. .reo_error[error_code]);
  7545. }
  7546. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  7547. error_code++) {
  7548. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  7549. continue;
  7550. DP_TRACE_STATS(INFO_HIGH,
  7551. "Rxdma error number (%u): %u msdus",
  7552. error_code,
  7553. pdev->soc->stats.rx.err
  7554. .rxdma_error[error_code]);
  7555. }
  7556. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  7557. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7558. pdev->stats.rx_ind_histogram.pkts_1);
  7559. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7560. pdev->stats.rx_ind_histogram.pkts_2_20);
  7561. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7562. pdev->stats.rx_ind_histogram.pkts_21_40);
  7563. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7564. pdev->stats.rx_ind_histogram.pkts_41_60);
  7565. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7566. pdev->stats.rx_ind_histogram.pkts_61_80);
  7567. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7568. pdev->stats.rx_ind_histogram.pkts_81_100);
  7569. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7570. pdev->stats.rx_ind_histogram.pkts_101_200);
  7571. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7572. pdev->stats.rx_ind_histogram.pkts_201_plus);
  7573. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  7574. __func__,
  7575. pdev->soc->wlan_cfg_ctx
  7576. ->tso_enabled,
  7577. pdev->soc->wlan_cfg_ctx
  7578. ->lro_enabled,
  7579. pdev->soc->wlan_cfg_ctx
  7580. ->rx_hash,
  7581. pdev->soc->wlan_cfg_ctx
  7582. ->napi_enabled);
  7583. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7584. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  7585. __func__,
  7586. pdev->soc->wlan_cfg_ctx
  7587. ->tx_flow_stop_queue_threshold,
  7588. pdev->soc->wlan_cfg_ctx
  7589. ->tx_flow_start_queue_offset);
  7590. #endif
  7591. }
  7592. }
  7593. /*
  7594. * dp_txrx_dump_stats() - Dump statistics
  7595. * @value - Statistics option
  7596. */
  7597. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  7598. enum qdf_stats_verbosity_level level)
  7599. {
  7600. struct dp_soc *soc =
  7601. (struct dp_soc *)psoc;
  7602. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7603. if (!soc) {
  7604. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7605. "%s: soc is NULL", __func__);
  7606. return QDF_STATUS_E_INVAL;
  7607. }
  7608. switch (value) {
  7609. case CDP_TXRX_PATH_STATS:
  7610. dp_txrx_path_stats(soc);
  7611. break;
  7612. case CDP_RX_RING_STATS:
  7613. dp_print_per_ring_stats(soc);
  7614. break;
  7615. case CDP_TXRX_TSO_STATS:
  7616. /* TODO: NOT IMPLEMENTED */
  7617. break;
  7618. case CDP_DUMP_TX_FLOW_POOL_INFO:
  7619. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  7620. break;
  7621. case CDP_DP_NAPI_STATS:
  7622. dp_print_napi_stats(soc);
  7623. break;
  7624. case CDP_TXRX_DESC_STATS:
  7625. /* TODO: NOT IMPLEMENTED */
  7626. break;
  7627. default:
  7628. status = QDF_STATUS_E_INVAL;
  7629. break;
  7630. }
  7631. return status;
  7632. }
  7633. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7634. /**
  7635. * dp_update_flow_control_parameters() - API to store datapath
  7636. * config parameters
  7637. * @soc: soc handle
  7638. * @cfg: ini parameter handle
  7639. *
  7640. * Return: void
  7641. */
  7642. static inline
  7643. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7644. struct cdp_config_params *params)
  7645. {
  7646. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  7647. params->tx_flow_stop_queue_threshold;
  7648. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  7649. params->tx_flow_start_queue_offset;
  7650. }
  7651. #else
  7652. static inline
  7653. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7654. struct cdp_config_params *params)
  7655. {
  7656. }
  7657. #endif
  7658. /**
  7659. * dp_update_config_parameters() - API to store datapath
  7660. * config parameters
  7661. * @soc: soc handle
  7662. * @cfg: ini parameter handle
  7663. *
  7664. * Return: status
  7665. */
  7666. static
  7667. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  7668. struct cdp_config_params *params)
  7669. {
  7670. struct dp_soc *soc = (struct dp_soc *)psoc;
  7671. if (!(soc)) {
  7672. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7673. "%s: Invalid handle", __func__);
  7674. return QDF_STATUS_E_INVAL;
  7675. }
  7676. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  7677. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  7678. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  7679. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  7680. params->tcp_udp_checksumoffload;
  7681. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  7682. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  7683. soc->wlan_cfg_ctx->gro_enabled = params->gro_enable;
  7684. dp_update_flow_control_parameters(soc, params);
  7685. return QDF_STATUS_SUCCESS;
  7686. }
  7687. /**
  7688. * dp_txrx_set_wds_rx_policy() - API to store datapath
  7689. * config parameters
  7690. * @vdev_handle - datapath vdev handle
  7691. * @cfg: ini parameter handle
  7692. *
  7693. * Return: status
  7694. */
  7695. #ifdef WDS_VENDOR_EXTENSION
  7696. void
  7697. dp_txrx_set_wds_rx_policy(
  7698. struct cdp_vdev *vdev_handle,
  7699. u_int32_t val)
  7700. {
  7701. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7702. struct dp_peer *peer;
  7703. if (vdev->opmode == wlan_op_mode_ap) {
  7704. /* for ap, set it on bss_peer */
  7705. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  7706. if (peer->bss_peer) {
  7707. peer->wds_ecm.wds_rx_filter = 1;
  7708. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7709. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7710. break;
  7711. }
  7712. }
  7713. } else if (vdev->opmode == wlan_op_mode_sta) {
  7714. peer = TAILQ_FIRST(&vdev->peer_list);
  7715. peer->wds_ecm.wds_rx_filter = 1;
  7716. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7717. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7718. }
  7719. }
  7720. /**
  7721. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  7722. *
  7723. * @peer_handle - datapath peer handle
  7724. * @wds_tx_ucast: policy for unicast transmission
  7725. * @wds_tx_mcast: policy for multicast transmission
  7726. *
  7727. * Return: void
  7728. */
  7729. void
  7730. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  7731. int wds_tx_ucast, int wds_tx_mcast)
  7732. {
  7733. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7734. if (wds_tx_ucast || wds_tx_mcast) {
  7735. peer->wds_enabled = 1;
  7736. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  7737. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  7738. } else {
  7739. peer->wds_enabled = 0;
  7740. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  7741. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  7742. }
  7743. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7744. FL("Policy Update set to :\
  7745. peer->wds_enabled %d\
  7746. peer->wds_ecm.wds_tx_ucast_4addr %d\
  7747. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  7748. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  7749. peer->wds_ecm.wds_tx_mcast_4addr);
  7750. return;
  7751. }
  7752. #endif
  7753. static struct cdp_wds_ops dp_ops_wds = {
  7754. .vdev_set_wds = dp_vdev_set_wds,
  7755. #ifdef WDS_VENDOR_EXTENSION
  7756. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  7757. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  7758. #endif
  7759. };
  7760. /*
  7761. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  7762. * @vdev_handle - datapath vdev handle
  7763. * @callback - callback function
  7764. * @ctxt: callback context
  7765. *
  7766. */
  7767. static void
  7768. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  7769. ol_txrx_data_tx_cb callback, void *ctxt)
  7770. {
  7771. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7772. vdev->tx_non_std_data_callback.func = callback;
  7773. vdev->tx_non_std_data_callback.ctxt = ctxt;
  7774. }
  7775. /**
  7776. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  7777. * @pdev_hdl: datapath pdev handle
  7778. *
  7779. * Return: opaque pointer to dp txrx handle
  7780. */
  7781. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  7782. {
  7783. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7784. return pdev->dp_txrx_handle;
  7785. }
  7786. /**
  7787. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  7788. * @pdev_hdl: datapath pdev handle
  7789. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  7790. *
  7791. * Return: void
  7792. */
  7793. static void
  7794. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  7795. {
  7796. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7797. pdev->dp_txrx_handle = dp_txrx_hdl;
  7798. }
  7799. /**
  7800. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  7801. * @soc_handle: datapath soc handle
  7802. *
  7803. * Return: opaque pointer to external dp (non-core DP)
  7804. */
  7805. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  7806. {
  7807. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7808. return soc->external_txrx_handle;
  7809. }
  7810. /**
  7811. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  7812. * @soc_handle: datapath soc handle
  7813. * @txrx_handle: opaque pointer to external dp (non-core DP)
  7814. *
  7815. * Return: void
  7816. */
  7817. static void
  7818. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  7819. {
  7820. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7821. soc->external_txrx_handle = txrx_handle;
  7822. }
  7823. /**
  7824. * dp_get_cfg_capabilities() - get dp capabilities
  7825. * @soc_handle: datapath soc handle
  7826. * @dp_caps: enum for dp capabilities
  7827. *
  7828. * Return: bool to determine if dp caps is enabled
  7829. */
  7830. static bool
  7831. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  7832. enum cdp_capabilities dp_caps)
  7833. {
  7834. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7835. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  7836. }
  7837. #ifdef FEATURE_AST
  7838. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  7839. {
  7840. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  7841. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  7842. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7843. /*
  7844. * For BSS peer, new peer is not created on alloc_node if the
  7845. * peer with same address already exists , instead refcnt is
  7846. * increased for existing peer. Correspondingly in delete path,
  7847. * only refcnt is decreased; and peer is only deleted , when all
  7848. * references are deleted. So delete_in_progress should not be set
  7849. * for bss_peer, unless only 2 reference remains (peer map reference
  7850. * and peer hash table reference).
  7851. */
  7852. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  7853. return;
  7854. }
  7855. qdf_spin_lock_bh(&soc->ast_lock);
  7856. peer->delete_in_progress = true;
  7857. dp_peer_delete_ast_entries(soc, peer);
  7858. qdf_spin_unlock_bh(&soc->ast_lock);
  7859. }
  7860. #endif
  7861. #ifdef ATH_SUPPORT_NAC_RSSI
  7862. /**
  7863. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  7864. * @vdev_hdl: DP vdev handle
  7865. * @rssi: rssi value
  7866. *
  7867. * Return: 0 for success. nonzero for failure.
  7868. */
  7869. static QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  7870. char *mac_addr,
  7871. uint8_t *rssi)
  7872. {
  7873. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  7874. struct dp_pdev *pdev = vdev->pdev;
  7875. struct dp_neighbour_peer *peer = NULL;
  7876. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  7877. *rssi = 0;
  7878. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  7879. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  7880. neighbour_peer_list_elem) {
  7881. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  7882. mac_addr, DP_MAC_ADDR_LEN) == 0) {
  7883. *rssi = peer->rssi;
  7884. status = QDF_STATUS_SUCCESS;
  7885. break;
  7886. }
  7887. }
  7888. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  7889. return status;
  7890. }
  7891. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  7892. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  7893. uint8_t chan_num)
  7894. {
  7895. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7896. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  7897. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7898. pdev->nac_rssi_filtering = 1;
  7899. /* Store address of NAC (neighbour peer) which will be checked
  7900. * against TA of received packets.
  7901. */
  7902. if (cmd == CDP_NAC_PARAM_ADD) {
  7903. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  7904. client_macaddr);
  7905. } else if (cmd == CDP_NAC_PARAM_DEL) {
  7906. dp_update_filter_neighbour_peers(vdev_handle,
  7907. DP_NAC_PARAM_DEL,
  7908. client_macaddr);
  7909. }
  7910. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  7911. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  7912. ((void *)vdev->pdev->ctrl_pdev,
  7913. vdev->vdev_id, cmd, bssid);
  7914. return QDF_STATUS_SUCCESS;
  7915. }
  7916. #endif
  7917. /**
  7918. * dp_enable_peer_based_pktlog() - Set Flag for peer based filtering
  7919. * for pktlog
  7920. * @txrx_pdev_handle: cdp_pdev handle
  7921. * @enb_dsb: Enable or disable peer based filtering
  7922. *
  7923. * Return: QDF_STATUS
  7924. */
  7925. static int
  7926. dp_enable_peer_based_pktlog(
  7927. struct cdp_pdev *txrx_pdev_handle,
  7928. char *mac_addr, uint8_t enb_dsb)
  7929. {
  7930. struct dp_peer *peer;
  7931. uint8_t local_id;
  7932. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev_handle;
  7933. peer = (struct dp_peer *)dp_find_peer_by_addr(txrx_pdev_handle,
  7934. mac_addr, &local_id);
  7935. if (!peer) {
  7936. dp_err("Invalid Peer");
  7937. return QDF_STATUS_E_FAILURE;
  7938. }
  7939. peer->peer_based_pktlog_filter = enb_dsb;
  7940. pdev->dp_peer_based_pktlog = enb_dsb;
  7941. return QDF_STATUS_SUCCESS;
  7942. }
  7943. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  7944. uint32_t max_peers,
  7945. uint32_t max_ast_index,
  7946. bool peer_map_unmap_v2)
  7947. {
  7948. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7949. soc->max_peers = max_peers;
  7950. qdf_print ("%s max_peers %u, max_ast_index: %u\n",
  7951. __func__, max_peers, max_ast_index);
  7952. wlan_cfg_set_max_ast_idx(soc->wlan_cfg_ctx, max_ast_index);
  7953. if (dp_peer_find_attach(soc))
  7954. return QDF_STATUS_E_FAILURE;
  7955. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  7956. return QDF_STATUS_SUCCESS;
  7957. }
  7958. /**
  7959. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  7960. * @dp_pdev: dp pdev handle
  7961. * @ctrl_pdev: UMAC ctrl pdev handle
  7962. *
  7963. * Return: void
  7964. */
  7965. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  7966. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  7967. {
  7968. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  7969. pdev->ctrl_pdev = ctrl_pdev;
  7970. }
  7971. /*
  7972. * dp_get_cfg() - get dp cfg
  7973. * @soc: cdp soc handle
  7974. * @cfg: cfg enum
  7975. *
  7976. * Return: cfg value
  7977. */
  7978. static uint32_t dp_get_cfg(void *soc, enum cdp_dp_cfg cfg)
  7979. {
  7980. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  7981. uint32_t value = 0;
  7982. switch (cfg) {
  7983. case cfg_dp_enable_data_stall:
  7984. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  7985. break;
  7986. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  7987. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  7988. break;
  7989. case cfg_dp_tso_enable:
  7990. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  7991. break;
  7992. case cfg_dp_lro_enable:
  7993. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  7994. break;
  7995. case cfg_dp_gro_enable:
  7996. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  7997. break;
  7998. case cfg_dp_tx_flow_start_queue_offset:
  7999. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  8000. break;
  8001. case cfg_dp_tx_flow_stop_queue_threshold:
  8002. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  8003. break;
  8004. case cfg_dp_disable_intra_bss_fwd:
  8005. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  8006. break;
  8007. default:
  8008. value = 0;
  8009. }
  8010. return value;
  8011. }
  8012. static struct cdp_cmn_ops dp_ops_cmn = {
  8013. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  8014. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  8015. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  8016. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  8017. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  8018. .txrx_pdev_deinit = dp_pdev_deinit_wifi3,
  8019. .txrx_peer_create = dp_peer_create_wifi3,
  8020. .txrx_peer_setup = dp_peer_setup_wifi3,
  8021. #ifdef FEATURE_AST
  8022. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  8023. #else
  8024. .txrx_peer_teardown = NULL,
  8025. #endif
  8026. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  8027. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  8028. .txrx_peer_get_ast_info_by_soc = dp_peer_get_ast_info_by_soc_wifi3,
  8029. .txrx_peer_get_ast_info_by_pdev =
  8030. dp_peer_get_ast_info_by_pdevid_wifi3,
  8031. .txrx_peer_ast_delete_by_soc =
  8032. dp_peer_ast_entry_del_by_soc,
  8033. .txrx_peer_ast_delete_by_pdev =
  8034. dp_peer_ast_entry_del_by_pdev,
  8035. .txrx_peer_delete = dp_peer_delete_wifi3,
  8036. .txrx_vdev_register = dp_vdev_register_wifi3,
  8037. .txrx_vdev_flush_peers = dp_vdev_flush_peers,
  8038. .txrx_soc_detach = dp_soc_detach_wifi3,
  8039. .txrx_soc_deinit = dp_soc_deinit_wifi3,
  8040. .txrx_soc_init = dp_soc_init_wifi3,
  8041. .txrx_tso_soc_attach = dp_tso_soc_attach,
  8042. .txrx_tso_soc_detach = dp_tso_soc_detach,
  8043. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  8044. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  8045. .txrx_get_mon_vdev_from_pdev = dp_get_mon_vdev_from_pdev_wifi3,
  8046. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  8047. .txrx_ath_getstats = dp_get_device_stats,
  8048. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  8049. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  8050. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  8051. .delba_process = dp_delba_process_wifi3,
  8052. .set_addba_response = dp_set_addba_response,
  8053. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  8054. .flush_cache_rx_queue = NULL,
  8055. /* TODO: get API's for dscp-tid need to be added*/
  8056. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  8057. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  8058. .hmmc_tid_override_en = dp_hmmc_tid_override_en_wifi3,
  8059. .set_hmmc_tid_val = dp_set_hmmc_tid_val_wifi3,
  8060. .txrx_get_total_per = dp_get_total_per,
  8061. .txrx_stats_request = dp_txrx_stats_request,
  8062. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  8063. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  8064. .txrx_get_vow_config_frm_pdev = NULL,
  8065. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  8066. .txrx_set_nac = dp_set_nac,
  8067. .txrx_get_tx_pending = dp_get_tx_pending,
  8068. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  8069. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  8070. .display_stats = dp_txrx_dump_stats,
  8071. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  8072. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  8073. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  8074. .txrx_intr_detach = dp_soc_interrupt_detach,
  8075. .set_pn_check = dp_set_pn_check_wifi3,
  8076. .update_config_parameters = dp_update_config_parameters,
  8077. /* TODO: Add other functions */
  8078. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  8079. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  8080. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  8081. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  8082. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  8083. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  8084. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  8085. .tx_send = dp_tx_send,
  8086. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  8087. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  8088. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  8089. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  8090. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  8091. .txrx_get_os_rx_handles_from_vdev =
  8092. dp_get_os_rx_handles_from_vdev_wifi3,
  8093. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  8094. .get_dp_capabilities = dp_get_cfg_capabilities,
  8095. .txrx_get_cfg = dp_get_cfg,
  8096. };
  8097. static struct cdp_ctrl_ops dp_ops_ctrl = {
  8098. .txrx_peer_authorize = dp_peer_authorize,
  8099. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  8100. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  8101. #ifdef MESH_MODE_SUPPORT
  8102. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  8103. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  8104. #endif
  8105. .txrx_set_vdev_param = dp_set_vdev_param,
  8106. .txrx_peer_set_nawds = dp_peer_set_nawds,
  8107. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  8108. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  8109. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  8110. .txrx_update_filter_neighbour_peers =
  8111. dp_update_filter_neighbour_peers,
  8112. .txrx_get_sec_type = dp_get_sec_type,
  8113. /* TODO: Add other functions */
  8114. .txrx_wdi_event_sub = dp_wdi_event_sub,
  8115. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  8116. #ifdef WDI_EVENT_ENABLE
  8117. .txrx_get_pldev = dp_get_pldev,
  8118. #endif
  8119. .txrx_set_pdev_param = dp_set_pdev_param,
  8120. #ifdef ATH_SUPPORT_NAC_RSSI
  8121. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  8122. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  8123. #endif
  8124. .set_key = dp_set_michael_key,
  8125. .txrx_get_vdev_param = dp_get_vdev_param,
  8126. .enable_peer_based_pktlog = dp_enable_peer_based_pktlog,
  8127. };
  8128. static struct cdp_me_ops dp_ops_me = {
  8129. #ifdef ATH_SUPPORT_IQUE
  8130. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  8131. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  8132. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  8133. #endif
  8134. };
  8135. static struct cdp_mon_ops dp_ops_mon = {
  8136. .txrx_monitor_set_filter_ucast_data = NULL,
  8137. .txrx_monitor_set_filter_mcast_data = NULL,
  8138. .txrx_monitor_set_filter_non_data = NULL,
  8139. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  8140. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  8141. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  8142. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  8143. /* Added support for HK advance filter */
  8144. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  8145. };
  8146. static struct cdp_host_stats_ops dp_ops_host_stats = {
  8147. .txrx_per_peer_stats = dp_get_host_peer_stats,
  8148. .get_fw_peer_stats = dp_get_fw_peer_stats,
  8149. .get_htt_stats = dp_get_htt_stats,
  8150. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  8151. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  8152. .txrx_stats_publish = dp_txrx_stats_publish,
  8153. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  8154. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  8155. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  8156. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  8157. .txrx_get_ratekbps = dp_txrx_get_ratekbps,
  8158. /* TODO */
  8159. };
  8160. static struct cdp_raw_ops dp_ops_raw = {
  8161. /* TODO */
  8162. };
  8163. #ifdef CONFIG_WIN
  8164. static struct cdp_pflow_ops dp_ops_pflow = {
  8165. /* TODO */
  8166. };
  8167. #endif /* CONFIG_WIN */
  8168. #ifdef FEATURE_RUNTIME_PM
  8169. /**
  8170. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  8171. * @opaque_pdev: DP pdev context
  8172. *
  8173. * DP is ready to runtime suspend if there are no pending TX packets.
  8174. *
  8175. * Return: QDF_STATUS
  8176. */
  8177. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  8178. {
  8179. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8180. struct dp_soc *soc = pdev->soc;
  8181. /* Abort if there are any pending TX packets */
  8182. if (dp_get_tx_pending(opaque_pdev) > 0) {
  8183. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  8184. FL("Abort suspend due to pending TX packets"));
  8185. return QDF_STATUS_E_AGAIN;
  8186. }
  8187. if (soc->intr_mode == DP_INTR_POLL)
  8188. qdf_timer_stop(&soc->int_timer);
  8189. return QDF_STATUS_SUCCESS;
  8190. }
  8191. /**
  8192. * dp_runtime_resume() - ensure DP is ready to runtime resume
  8193. * @opaque_pdev: DP pdev context
  8194. *
  8195. * Resume DP for runtime PM.
  8196. *
  8197. * Return: QDF_STATUS
  8198. */
  8199. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  8200. {
  8201. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8202. struct dp_soc *soc = pdev->soc;
  8203. void *hal_srng;
  8204. int i;
  8205. if (soc->intr_mode == DP_INTR_POLL)
  8206. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  8207. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  8208. hal_srng = soc->tcl_data_ring[i].hal_srng;
  8209. if (hal_srng) {
  8210. /* We actually only need to acquire the lock */
  8211. hal_srng_access_start(soc->hal_soc, hal_srng);
  8212. /* Update SRC ring head pointer for HW to send
  8213. all pending packets */
  8214. hal_srng_access_end(soc->hal_soc, hal_srng);
  8215. }
  8216. }
  8217. return QDF_STATUS_SUCCESS;
  8218. }
  8219. #endif /* FEATURE_RUNTIME_PM */
  8220. #ifndef CONFIG_WIN
  8221. static struct cdp_misc_ops dp_ops_misc = {
  8222. #ifdef FEATURE_WLAN_TDLS
  8223. .tx_non_std = dp_tx_non_std,
  8224. #endif /* FEATURE_WLAN_TDLS */
  8225. .get_opmode = dp_get_opmode,
  8226. #ifdef FEATURE_RUNTIME_PM
  8227. .runtime_suspend = dp_runtime_suspend,
  8228. .runtime_resume = dp_runtime_resume,
  8229. #endif /* FEATURE_RUNTIME_PM */
  8230. .pkt_log_init = dp_pkt_log_init,
  8231. .pkt_log_con_service = dp_pkt_log_con_service,
  8232. .get_num_rx_contexts = dp_get_num_rx_contexts,
  8233. };
  8234. static struct cdp_flowctl_ops dp_ops_flowctl = {
  8235. /* WIFI 3.0 DP implement as required. */
  8236. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  8237. .flow_pool_map_handler = dp_tx_flow_pool_map,
  8238. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  8239. .register_pause_cb = dp_txrx_register_pause_cb,
  8240. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  8241. .tx_desc_thresh_reached = dp_tx_desc_thresh_reached,
  8242. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  8243. };
  8244. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  8245. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8246. };
  8247. #ifdef IPA_OFFLOAD
  8248. static struct cdp_ipa_ops dp_ops_ipa = {
  8249. .ipa_get_resource = dp_ipa_get_resource,
  8250. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  8251. .ipa_op_response = dp_ipa_op_response,
  8252. .ipa_register_op_cb = dp_ipa_register_op_cb,
  8253. .ipa_get_stat = dp_ipa_get_stat,
  8254. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  8255. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  8256. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  8257. .ipa_setup = dp_ipa_setup,
  8258. .ipa_cleanup = dp_ipa_cleanup,
  8259. .ipa_setup_iface = dp_ipa_setup_iface,
  8260. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  8261. .ipa_enable_pipes = dp_ipa_enable_pipes,
  8262. .ipa_disable_pipes = dp_ipa_disable_pipes,
  8263. .ipa_set_perf_level = dp_ipa_set_perf_level
  8264. };
  8265. #endif
  8266. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  8267. {
  8268. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8269. struct dp_soc *soc = pdev->soc;
  8270. int timeout = SUSPEND_DRAIN_WAIT;
  8271. int drain_wait_delay = 50; /* 50 ms */
  8272. /* Abort if there are any pending TX packets */
  8273. while (dp_get_tx_pending(opaque_pdev) > 0) {
  8274. qdf_sleep(drain_wait_delay);
  8275. if (timeout <= 0) {
  8276. dp_err("TX frames are pending, abort suspend");
  8277. return QDF_STATUS_E_TIMEOUT;
  8278. }
  8279. timeout = timeout - drain_wait_delay;
  8280. }
  8281. if (soc->intr_mode == DP_INTR_POLL)
  8282. qdf_timer_stop(&soc->int_timer);
  8283. return QDF_STATUS_SUCCESS;
  8284. }
  8285. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  8286. {
  8287. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8288. struct dp_soc *soc = pdev->soc;
  8289. if (soc->intr_mode == DP_INTR_POLL)
  8290. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  8291. return QDF_STATUS_SUCCESS;
  8292. }
  8293. static struct cdp_bus_ops dp_ops_bus = {
  8294. .bus_suspend = dp_bus_suspend,
  8295. .bus_resume = dp_bus_resume
  8296. };
  8297. static struct cdp_ocb_ops dp_ops_ocb = {
  8298. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8299. };
  8300. static struct cdp_throttle_ops dp_ops_throttle = {
  8301. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8302. };
  8303. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  8304. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8305. };
  8306. static struct cdp_cfg_ops dp_ops_cfg = {
  8307. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8308. };
  8309. /*
  8310. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  8311. * @dev: physical device instance
  8312. * @peer_mac_addr: peer mac address
  8313. * @local_id: local id for the peer
  8314. * @debug_id: to track enum peer access
  8315. *
  8316. * Return: peer instance pointer
  8317. */
  8318. static inline void *
  8319. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, uint8_t *peer_mac_addr,
  8320. uint8_t *local_id,
  8321. enum peer_debug_id_type debug_id)
  8322. {
  8323. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  8324. struct dp_peer *peer;
  8325. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  8326. if (!peer)
  8327. return NULL;
  8328. *local_id = peer->local_id;
  8329. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  8330. return peer;
  8331. }
  8332. /*
  8333. * dp_peer_release_ref - release peer ref count
  8334. * @peer: peer handle
  8335. * @debug_id: to track enum peer access
  8336. *
  8337. * Return: None
  8338. */
  8339. static inline
  8340. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  8341. {
  8342. dp_peer_unref_delete(peer);
  8343. }
  8344. static struct cdp_peer_ops dp_ops_peer = {
  8345. .register_peer = dp_register_peer,
  8346. .clear_peer = dp_clear_peer,
  8347. .find_peer_by_addr = dp_find_peer_by_addr,
  8348. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  8349. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  8350. .peer_release_ref = dp_peer_release_ref,
  8351. .local_peer_id = dp_local_peer_id,
  8352. .peer_find_by_local_id = dp_peer_find_by_local_id,
  8353. .peer_state_update = dp_peer_state_update,
  8354. .get_vdevid = dp_get_vdevid,
  8355. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  8356. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  8357. .get_vdev_for_peer = dp_get_vdev_for_peer,
  8358. .get_peer_state = dp_get_peer_state,
  8359. };
  8360. #endif
  8361. static struct cdp_ops dp_txrx_ops = {
  8362. .cmn_drv_ops = &dp_ops_cmn,
  8363. .ctrl_ops = &dp_ops_ctrl,
  8364. .me_ops = &dp_ops_me,
  8365. .mon_ops = &dp_ops_mon,
  8366. .host_stats_ops = &dp_ops_host_stats,
  8367. .wds_ops = &dp_ops_wds,
  8368. .raw_ops = &dp_ops_raw,
  8369. #ifdef CONFIG_WIN
  8370. .pflow_ops = &dp_ops_pflow,
  8371. #endif /* CONFIG_WIN */
  8372. #ifndef CONFIG_WIN
  8373. .misc_ops = &dp_ops_misc,
  8374. .cfg_ops = &dp_ops_cfg,
  8375. .flowctl_ops = &dp_ops_flowctl,
  8376. .l_flowctl_ops = &dp_ops_l_flowctl,
  8377. #ifdef IPA_OFFLOAD
  8378. .ipa_ops = &dp_ops_ipa,
  8379. #endif
  8380. .bus_ops = &dp_ops_bus,
  8381. .ocb_ops = &dp_ops_ocb,
  8382. .peer_ops = &dp_ops_peer,
  8383. .throttle_ops = &dp_ops_throttle,
  8384. .mob_stats_ops = &dp_ops_mob_stats,
  8385. #endif
  8386. };
  8387. /*
  8388. * dp_soc_set_txrx_ring_map()
  8389. * @dp_soc: DP handler for soc
  8390. *
  8391. * Return: Void
  8392. */
  8393. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  8394. {
  8395. uint32_t i;
  8396. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  8397. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  8398. }
  8399. }
  8400. #ifdef QCA_WIFI_QCA8074
  8401. #ifndef QCA_MEM_ATTACH_ON_WIFI3
  8402. /**
  8403. * dp_soc_attach_wifi3() - Attach txrx SOC
  8404. * @ctrl_psoc: Opaque SOC handle from control plane
  8405. * @htc_handle: Opaque HTC handle
  8406. * @hif_handle: Opaque HIF handle
  8407. * @qdf_osdev: QDF device
  8408. * @ol_ops: Offload Operations
  8409. * @device_id: Device ID
  8410. *
  8411. * Return: DP SOC handle on success, NULL on failure
  8412. */
  8413. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8414. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8415. struct ol_if_ops *ol_ops, uint16_t device_id)
  8416. {
  8417. struct dp_soc *dp_soc = NULL;
  8418. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8419. ol_ops, device_id);
  8420. if (!dp_soc)
  8421. return NULL;
  8422. if (!dp_soc_init(dp_soc, htc_handle, hif_handle))
  8423. return NULL;
  8424. return (void *)dp_soc;
  8425. }
  8426. #else
  8427. /**
  8428. * dp_soc_attach_wifi3() - Attach txrx SOC
  8429. * @ctrl_psoc: Opaque SOC handle from control plane
  8430. * @htc_handle: Opaque HTC handle
  8431. * @hif_handle: Opaque HIF handle
  8432. * @qdf_osdev: QDF device
  8433. * @ol_ops: Offload Operations
  8434. * @device_id: Device ID
  8435. *
  8436. * Return: DP SOC handle on success, NULL on failure
  8437. */
  8438. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8439. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8440. struct ol_if_ops *ol_ops, uint16_t device_id)
  8441. {
  8442. struct dp_soc *dp_soc = NULL;
  8443. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8444. ol_ops, device_id);
  8445. return (void *)dp_soc;
  8446. }
  8447. #endif
  8448. /**
  8449. * dp_soc_attach() - Attach txrx SOC
  8450. * @ctrl_psoc: Opaque SOC handle from control plane
  8451. * @htc_handle: Opaque HTC handle
  8452. * @qdf_osdev: QDF device
  8453. * @ol_ops: Offload Operations
  8454. * @device_id: Device ID
  8455. *
  8456. * Return: DP SOC handle on success, NULL on failure
  8457. */
  8458. static struct dp_soc *
  8459. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8460. struct ol_if_ops *ol_ops, uint16_t device_id)
  8461. {
  8462. int int_ctx;
  8463. struct dp_soc *soc = NULL;
  8464. struct htt_soc *htt_soc = NULL;
  8465. soc = qdf_mem_malloc(sizeof(*soc));
  8466. if (!soc) {
  8467. dp_err("DP SOC memory allocation failed");
  8468. goto fail0;
  8469. }
  8470. int_ctx = 0;
  8471. soc->device_id = device_id;
  8472. soc->cdp_soc.ops = &dp_txrx_ops;
  8473. soc->cdp_soc.ol_ops = ol_ops;
  8474. soc->ctrl_psoc = ctrl_psoc;
  8475. soc->osdev = qdf_osdev;
  8476. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  8477. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  8478. if (!soc->wlan_cfg_ctx) {
  8479. dp_err("wlan_cfg_ctx failed\n");
  8480. goto fail1;
  8481. }
  8482. htt_soc = qdf_mem_malloc(sizeof(*htt_soc));
  8483. if (!htt_soc) {
  8484. dp_err("HTT attach failed");
  8485. goto fail1;
  8486. }
  8487. soc->htt_handle = htt_soc;
  8488. htt_soc->dp_soc = soc;
  8489. htt_soc->htc_soc = htc_handle;
  8490. if (htt_soc_htc_prealloc(htt_soc) != QDF_STATUS_SUCCESS)
  8491. goto fail2;
  8492. return (void *)soc;
  8493. fail2:
  8494. qdf_mem_free(htt_soc);
  8495. fail1:
  8496. qdf_mem_free(soc);
  8497. fail0:
  8498. return NULL;
  8499. }
  8500. /**
  8501. * dp_soc_init() - Initialize txrx SOC
  8502. * @dp_soc: Opaque DP SOC handle
  8503. * @htc_handle: Opaque HTC handle
  8504. * @hif_handle: Opaque HIF handle
  8505. *
  8506. * Return: DP SOC handle on success, NULL on failure
  8507. */
  8508. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle)
  8509. {
  8510. int target_type;
  8511. struct dp_soc *soc = (struct dp_soc *)dpsoc;
  8512. struct htt_soc *htt_soc = (struct htt_soc *)soc->htt_handle;
  8513. htt_soc->htc_soc = htc_handle;
  8514. soc->hif_handle = hif_handle;
  8515. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  8516. if (!soc->hal_soc)
  8517. return NULL;
  8518. htt_soc_initialize(soc->htt_handle, soc->ctrl_psoc, htt_soc->htc_soc,
  8519. soc->hal_soc, soc->osdev);
  8520. target_type = hal_get_target_type(soc->hal_soc);
  8521. switch (target_type) {
  8522. case TARGET_TYPE_QCA6290:
  8523. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8524. REO_DST_RING_SIZE_QCA6290);
  8525. soc->ast_override_support = 1;
  8526. soc->da_war_enabled = false;
  8527. break;
  8528. #ifdef QCA_WIFI_QCA6390
  8529. case TARGET_TYPE_QCA6390:
  8530. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8531. REO_DST_RING_SIZE_QCA6290);
  8532. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8533. soc->ast_override_support = 1;
  8534. if (con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  8535. int int_ctx;
  8536. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  8537. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  8538. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  8539. }
  8540. }
  8541. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  8542. break;
  8543. #endif
  8544. case TARGET_TYPE_QCA8074:
  8545. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8546. REO_DST_RING_SIZE_QCA8074);
  8547. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8548. soc->hw_nac_monitor_support = 1;
  8549. soc->da_war_enabled = true;
  8550. break;
  8551. case TARGET_TYPE_QCA8074V2:
  8552. case TARGET_TYPE_QCA6018:
  8553. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8554. REO_DST_RING_SIZE_QCA8074);
  8555. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  8556. soc->hw_nac_monitor_support = 1;
  8557. soc->ast_override_support = 1;
  8558. soc->per_tid_basize_max_tid = 8;
  8559. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  8560. soc->da_war_enabled = false;
  8561. break;
  8562. default:
  8563. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  8564. qdf_assert_always(0);
  8565. break;
  8566. }
  8567. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  8568. cfg_get(soc->ctrl_psoc, CFG_DP_RX_HASH));
  8569. soc->cce_disable = false;
  8570. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  8571. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8572. CDP_CFG_MAX_PEER_ID);
  8573. if (ret != -EINVAL) {
  8574. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  8575. }
  8576. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8577. CDP_CFG_CCE_DISABLE);
  8578. if (ret == 1)
  8579. soc->cce_disable = true;
  8580. }
  8581. qdf_spinlock_create(&soc->peer_ref_mutex);
  8582. qdf_spinlock_create(&soc->ast_lock);
  8583. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  8584. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  8585. /* fill the tx/rx cpu ring map*/
  8586. dp_soc_set_txrx_ring_map(soc);
  8587. qdf_spinlock_create(&soc->htt_stats.lock);
  8588. /* initialize work queue for stats processing */
  8589. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  8590. return soc;
  8591. }
  8592. /**
  8593. * dp_soc_init_wifi3() - Initialize txrx SOC
  8594. * @dp_soc: Opaque DP SOC handle
  8595. * @ctrl_psoc: Opaque SOC handle from control plane(Unused)
  8596. * @hif_handle: Opaque HIF handle
  8597. * @htc_handle: Opaque HTC handle
  8598. * @qdf_osdev: QDF device (Unused)
  8599. * @ol_ops: Offload Operations (Unused)
  8600. * @device_id: Device ID (Unused)
  8601. *
  8602. * Return: DP SOC handle on success, NULL on failure
  8603. */
  8604. void *dp_soc_init_wifi3(void *dpsoc, void *ctrl_psoc, void *hif_handle,
  8605. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8606. struct ol_if_ops *ol_ops, uint16_t device_id)
  8607. {
  8608. return dp_soc_init(dpsoc, htc_handle, hif_handle);
  8609. }
  8610. #endif
  8611. /*
  8612. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  8613. *
  8614. * @soc: handle to DP soc
  8615. * @mac_id: MAC id
  8616. *
  8617. * Return: Return pdev corresponding to MAC
  8618. */
  8619. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  8620. {
  8621. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  8622. return soc->pdev_list[mac_id];
  8623. /* Typically for MCL as there only 1 PDEV*/
  8624. return soc->pdev_list[0];
  8625. }
  8626. /*
  8627. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  8628. * @soc: DP SoC context
  8629. * @max_mac_rings: No of MAC rings
  8630. *
  8631. * Return: None
  8632. */
  8633. static
  8634. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  8635. int *max_mac_rings)
  8636. {
  8637. bool dbs_enable = false;
  8638. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  8639. dbs_enable = soc->cdp_soc.ol_ops->
  8640. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  8641. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  8642. }
  8643. /*
  8644. * dp_is_soc_reinit() - Check if soc reinit is true
  8645. * @soc: DP SoC context
  8646. *
  8647. * Return: true or false
  8648. */
  8649. bool dp_is_soc_reinit(struct dp_soc *soc)
  8650. {
  8651. return soc->dp_soc_reinit;
  8652. }
  8653. /*
  8654. * dp_set_pktlog_wifi3() - attach txrx vdev
  8655. * @pdev: Datapath PDEV handle
  8656. * @event: which event's notifications are being subscribed to
  8657. * @enable: WDI event subscribe or not. (True or False)
  8658. *
  8659. * Return: Success, NULL on failure
  8660. */
  8661. #ifdef WDI_EVENT_ENABLE
  8662. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  8663. bool enable)
  8664. {
  8665. struct dp_soc *soc = NULL;
  8666. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  8667. int max_mac_rings = wlan_cfg_get_num_mac_rings
  8668. (pdev->wlan_cfg_ctx);
  8669. uint8_t mac_id = 0;
  8670. soc = pdev->soc;
  8671. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  8672. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  8673. FL("Max_mac_rings %d "),
  8674. max_mac_rings);
  8675. if (enable) {
  8676. switch (event) {
  8677. case WDI_EVENT_RX_DESC:
  8678. if (pdev->monitor_vdev) {
  8679. /* Nothing needs to be done if monitor mode is
  8680. * enabled
  8681. */
  8682. return 0;
  8683. }
  8684. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  8685. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  8686. htt_tlv_filter.mpdu_start = 1;
  8687. htt_tlv_filter.msdu_start = 1;
  8688. htt_tlv_filter.msdu_end = 1;
  8689. htt_tlv_filter.mpdu_end = 1;
  8690. htt_tlv_filter.packet_header = 1;
  8691. htt_tlv_filter.attention = 1;
  8692. htt_tlv_filter.ppdu_start = 1;
  8693. htt_tlv_filter.ppdu_end = 1;
  8694. htt_tlv_filter.ppdu_end_user_stats = 1;
  8695. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8696. htt_tlv_filter.ppdu_end_status_done = 1;
  8697. htt_tlv_filter.enable_fp = 1;
  8698. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8699. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8700. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8701. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8702. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8703. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8704. for (mac_id = 0; mac_id < max_mac_rings;
  8705. mac_id++) {
  8706. int mac_for_pdev =
  8707. dp_get_mac_id_for_pdev(mac_id,
  8708. pdev->pdev_id);
  8709. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8710. mac_for_pdev,
  8711. pdev->rxdma_mon_status_ring[mac_id]
  8712. .hal_srng,
  8713. RXDMA_MONITOR_STATUS,
  8714. RX_BUFFER_SIZE,
  8715. &htt_tlv_filter);
  8716. }
  8717. if (soc->reap_timer_init)
  8718. qdf_timer_mod(&soc->mon_reap_timer,
  8719. DP_INTR_POLL_TIMER_MS);
  8720. }
  8721. break;
  8722. case WDI_EVENT_LITE_RX:
  8723. if (pdev->monitor_vdev) {
  8724. /* Nothing needs to be done if monitor mode is
  8725. * enabled
  8726. */
  8727. return 0;
  8728. }
  8729. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  8730. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  8731. htt_tlv_filter.ppdu_start = 1;
  8732. htt_tlv_filter.ppdu_end = 1;
  8733. htt_tlv_filter.ppdu_end_user_stats = 1;
  8734. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8735. htt_tlv_filter.ppdu_end_status_done = 1;
  8736. htt_tlv_filter.mpdu_start = 1;
  8737. htt_tlv_filter.enable_fp = 1;
  8738. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8739. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8740. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8741. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8742. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8743. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8744. for (mac_id = 0; mac_id < max_mac_rings;
  8745. mac_id++) {
  8746. int mac_for_pdev =
  8747. dp_get_mac_id_for_pdev(mac_id,
  8748. pdev->pdev_id);
  8749. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8750. mac_for_pdev,
  8751. pdev->rxdma_mon_status_ring[mac_id]
  8752. .hal_srng,
  8753. RXDMA_MONITOR_STATUS,
  8754. RX_BUFFER_SIZE_PKTLOG_LITE,
  8755. &htt_tlv_filter);
  8756. }
  8757. if (soc->reap_timer_init)
  8758. qdf_timer_mod(&soc->mon_reap_timer,
  8759. DP_INTR_POLL_TIMER_MS);
  8760. }
  8761. break;
  8762. case WDI_EVENT_LITE_T2H:
  8763. if (pdev->monitor_vdev) {
  8764. /* Nothing needs to be done if monitor mode is
  8765. * enabled
  8766. */
  8767. return 0;
  8768. }
  8769. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8770. int mac_for_pdev = dp_get_mac_id_for_pdev(
  8771. mac_id, pdev->pdev_id);
  8772. pdev->pktlog_ppdu_stats = true;
  8773. dp_h2t_cfg_stats_msg_send(pdev,
  8774. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  8775. mac_for_pdev);
  8776. }
  8777. break;
  8778. default:
  8779. /* Nothing needs to be done for other pktlog types */
  8780. break;
  8781. }
  8782. } else {
  8783. switch (event) {
  8784. case WDI_EVENT_RX_DESC:
  8785. case WDI_EVENT_LITE_RX:
  8786. if (pdev->monitor_vdev) {
  8787. /* Nothing needs to be done if monitor mode is
  8788. * enabled
  8789. */
  8790. return 0;
  8791. }
  8792. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  8793. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  8794. for (mac_id = 0; mac_id < max_mac_rings;
  8795. mac_id++) {
  8796. int mac_for_pdev =
  8797. dp_get_mac_id_for_pdev(mac_id,
  8798. pdev->pdev_id);
  8799. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8800. mac_for_pdev,
  8801. pdev->rxdma_mon_status_ring[mac_id]
  8802. .hal_srng,
  8803. RXDMA_MONITOR_STATUS,
  8804. RX_BUFFER_SIZE,
  8805. &htt_tlv_filter);
  8806. }
  8807. if (soc->reap_timer_init)
  8808. qdf_timer_stop(&soc->mon_reap_timer);
  8809. }
  8810. break;
  8811. case WDI_EVENT_LITE_T2H:
  8812. if (pdev->monitor_vdev) {
  8813. /* Nothing needs to be done if monitor mode is
  8814. * enabled
  8815. */
  8816. return 0;
  8817. }
  8818. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  8819. * passing value 0. Once these macros will define in htt
  8820. * header file will use proper macros
  8821. */
  8822. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8823. int mac_for_pdev =
  8824. dp_get_mac_id_for_pdev(mac_id,
  8825. pdev->pdev_id);
  8826. pdev->pktlog_ppdu_stats = false;
  8827. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  8828. dp_h2t_cfg_stats_msg_send(pdev, 0,
  8829. mac_for_pdev);
  8830. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  8831. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  8832. mac_for_pdev);
  8833. } else if (pdev->enhanced_stats_en) {
  8834. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  8835. mac_for_pdev);
  8836. }
  8837. }
  8838. break;
  8839. default:
  8840. /* Nothing needs to be done for other pktlog types */
  8841. break;
  8842. }
  8843. }
  8844. return 0;
  8845. }
  8846. #endif