dp_rx_err.c 39 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "dp_types.h"
  19. #include "dp_rx.h"
  20. #include "dp_peer.h"
  21. #include "dp_internal.h"
  22. #include "hal_api.h"
  23. #include "qdf_trace.h"
  24. #include "qdf_nbuf.h"
  25. #ifdef CONFIG_MCL
  26. #include <cds_ieee80211_common.h>
  27. #else
  28. #include <linux/ieee80211.h>
  29. #endif
  30. #include "dp_rx_defrag.h"
  31. #include <enet.h> /* LLC_SNAP_HDR_LEN */
  32. #ifdef RX_DESC_DEBUG_CHECK
  33. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  34. {
  35. if (qdf_unlikely(rx_desc->magic != DP_RX_DESC_MAGIC)) {
  36. return false;
  37. }
  38. rx_desc->magic = 0;
  39. return true;
  40. }
  41. #else
  42. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  43. {
  44. return true;
  45. }
  46. #endif
  47. /**
  48. * dp_rx_mcast_echo_check() - check if the mcast pkt is a loop
  49. * back on same vap or a different vap.
  50. *
  51. * @soc: core DP main context
  52. * @peer: dp peer handler
  53. * @rx_tlv_hdr: start of the rx TLV header
  54. * @nbuf: pkt buffer
  55. *
  56. * Return: bool (true if it is a looped back pkt else false)
  57. *
  58. */
  59. static inline bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  60. struct dp_peer *peer,
  61. uint8_t *rx_tlv_hdr,
  62. qdf_nbuf_t nbuf)
  63. {
  64. struct dp_vdev *vdev = peer->vdev;
  65. struct dp_ast_entry *ase;
  66. uint16_t sa_idx = 0;
  67. uint8_t *data;
  68. /*
  69. * Multicast Echo Check is required only if vdev is STA and
  70. * received pkt is a multicast/broadcast pkt. otherwise
  71. * skip the MEC check.
  72. */
  73. if (vdev->opmode != wlan_op_mode_sta)
  74. return false;
  75. if (!hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr))
  76. return false;
  77. data = qdf_nbuf_data(nbuf);
  78. /*
  79. * if the received pkts src mac addr matches with vdev
  80. * mac address then drop the pkt as it is looped back
  81. */
  82. if (!(qdf_mem_cmp(&data[DP_MAC_ADDR_LEN],
  83. vdev->mac_addr.raw,
  84. DP_MAC_ADDR_LEN)))
  85. return true;
  86. /*
  87. * In case of qwrap isolation mode, donot drop loopback packets.
  88. * In isolation mode, all packets from the wired stations need to go
  89. * to rootap and loop back to reach the wireless stations and
  90. * vice-versa.
  91. */
  92. if (qdf_unlikely(vdev->isolation_vdev))
  93. return false;
  94. /* if the received pkts src mac addr matches with the
  95. * wired PCs MAC addr which is behind the STA or with
  96. * wireless STAs MAC addr which are behind the Repeater,
  97. * then drop the pkt as it is looped back
  98. */
  99. qdf_spin_lock_bh(&soc->ast_lock);
  100. if (hal_rx_msdu_end_sa_is_valid_get(rx_tlv_hdr)) {
  101. sa_idx = hal_rx_msdu_end_sa_idx_get(rx_tlv_hdr);
  102. if ((sa_idx < 0) ||
  103. (sa_idx >= (WLAN_UMAC_PSOC_MAX_PEERS * 2))) {
  104. qdf_spin_unlock_bh(&soc->ast_lock);
  105. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  106. "invalid sa_idx: %d", sa_idx);
  107. qdf_assert_always(0);
  108. }
  109. ase = soc->ast_table[sa_idx];
  110. if (!ase) {
  111. /* We do not get a peer map event for STA and without
  112. * this event we don't know what is STA's sa_idx.
  113. * For this reason the AST is still not associated to
  114. * any index postion in ast_table.
  115. * In these kind of scenarios where sa is valid but
  116. * ast is not in ast_table, we use the below API to get
  117. * AST entry for STA's own mac_address.
  118. */
  119. ase = dp_peer_ast_hash_find(soc,
  120. &data[DP_MAC_ADDR_LEN]);
  121. }
  122. } else
  123. ase = dp_peer_ast_hash_find(soc, &data[DP_MAC_ADDR_LEN]);
  124. if (ase) {
  125. ase->ast_idx = sa_idx;
  126. soc->ast_table[sa_idx] = ase;
  127. if (ase->pdev_id != vdev->pdev->pdev_id) {
  128. qdf_spin_unlock_bh(&soc->ast_lock);
  129. QDF_TRACE(QDF_MODULE_ID_DP,
  130. QDF_TRACE_LEVEL_INFO,
  131. "Detected DBDC Root AP %pM, %d %d",
  132. &data[DP_MAC_ADDR_LEN], vdev->pdev->pdev_id,
  133. ase->pdev_id);
  134. return false;
  135. }
  136. if ((ase->type == CDP_TXRX_AST_TYPE_MEC) ||
  137. (ase->peer != peer)) {
  138. qdf_spin_unlock_bh(&soc->ast_lock);
  139. QDF_TRACE(QDF_MODULE_ID_DP,
  140. QDF_TRACE_LEVEL_INFO,
  141. "received pkt with same src mac %pM",
  142. &data[DP_MAC_ADDR_LEN]);
  143. return true;
  144. }
  145. }
  146. qdf_spin_unlock_bh(&soc->ast_lock);
  147. return false;
  148. }
  149. /**
  150. * dp_rx_link_desc_return_by_addr - Return a MPDU link descriptor to
  151. * (WBM) by address
  152. *
  153. * @soc: core DP main context
  154. * @link_desc_addr: link descriptor addr
  155. *
  156. * Return: QDF_STATUS
  157. */
  158. QDF_STATUS
  159. dp_rx_link_desc_return_by_addr(struct dp_soc *soc, void *link_desc_addr,
  160. uint8_t bm_action)
  161. {
  162. struct dp_srng *wbm_desc_rel_ring = &soc->wbm_desc_rel_ring;
  163. void *wbm_rel_srng = wbm_desc_rel_ring->hal_srng;
  164. void *hal_soc = soc->hal_soc;
  165. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  166. void *src_srng_desc;
  167. if (!wbm_rel_srng) {
  168. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  169. "WBM RELEASE RING not initialized");
  170. return status;
  171. }
  172. if (qdf_unlikely(hal_srng_access_start(hal_soc, wbm_rel_srng))) {
  173. /* TODO */
  174. /*
  175. * Need API to convert from hal_ring pointer to
  176. * Ring Type / Ring Id combo
  177. */
  178. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  179. FL("HAL RING Access For WBM Release SRNG Failed - %pK"),
  180. wbm_rel_srng);
  181. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  182. goto done;
  183. }
  184. src_srng_desc = hal_srng_src_get_next(hal_soc, wbm_rel_srng);
  185. if (qdf_likely(src_srng_desc)) {
  186. /* Return link descriptor through WBM ring (SW2WBM)*/
  187. hal_rx_msdu_link_desc_set(hal_soc,
  188. src_srng_desc, link_desc_addr, bm_action);
  189. status = QDF_STATUS_SUCCESS;
  190. } else {
  191. struct hal_srng *srng = (struct hal_srng *)wbm_rel_srng;
  192. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  193. FL("WBM Release Ring (Id %d) Full"), srng->ring_id);
  194. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  195. "HP 0x%x Reap HP 0x%x TP 0x%x Cached TP 0x%x",
  196. *srng->u.src_ring.hp_addr, srng->u.src_ring.reap_hp,
  197. *srng->u.src_ring.tp_addr, srng->u.src_ring.cached_tp);
  198. }
  199. done:
  200. hal_srng_access_end(hal_soc, wbm_rel_srng);
  201. return status;
  202. }
  203. /**
  204. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  205. * (WBM), following error handling
  206. *
  207. * @soc: core DP main context
  208. * @ring_desc: opaque pointer to the REO error ring descriptor
  209. *
  210. * Return: QDF_STATUS
  211. */
  212. QDF_STATUS
  213. dp_rx_link_desc_return(struct dp_soc *soc, void *ring_desc, uint8_t bm_action)
  214. {
  215. void *buf_addr_info = HAL_RX_REO_BUF_ADDR_INFO_GET(ring_desc);
  216. return dp_rx_link_desc_return_by_addr(soc, buf_addr_info, bm_action);
  217. }
  218. /**
  219. * dp_rx_msdus_drop() - Drops all MSDU's per MPDU
  220. *
  221. * @soc: core txrx main context
  222. * @ring_desc: opaque pointer to the REO error ring descriptor
  223. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  224. * @head: head of the local descriptor free-list
  225. * @tail: tail of the local descriptor free-list
  226. * @quota: No. of units (packets) that can be serviced in one shot.
  227. *
  228. * This function is used to drop all MSDU in an MPDU
  229. *
  230. * Return: uint32_t: No. of elements processed
  231. */
  232. static uint32_t dp_rx_msdus_drop(struct dp_soc *soc, void *ring_desc,
  233. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  234. union dp_rx_desc_list_elem_t **head,
  235. union dp_rx_desc_list_elem_t **tail,
  236. uint32_t quota)
  237. {
  238. uint32_t rx_bufs_used = 0;
  239. void *link_desc_va;
  240. struct hal_buf_info buf_info;
  241. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  242. int i;
  243. uint8_t *rx_tlv_hdr;
  244. uint32_t tid;
  245. hal_rx_reo_buf_paddr_get(ring_desc, &buf_info);
  246. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  247. /* No UNMAP required -- this is "malloc_consistent" memory */
  248. hal_rx_msdu_list_get(link_desc_va, &msdu_list,
  249. &mpdu_desc_info->msdu_count);
  250. for (i = 0; (i < mpdu_desc_info->msdu_count) && quota--; i++) {
  251. struct dp_rx_desc *rx_desc =
  252. dp_rx_cookie_2_va_rxdma_buf(soc,
  253. msdu_list.sw_cookie[i]);
  254. qdf_assert(rx_desc);
  255. if (!dp_rx_desc_check_magic(rx_desc)) {
  256. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  257. FL("Invalid rx_desc cookie=%d"),
  258. msdu_list.sw_cookie[i]);
  259. return rx_bufs_used;
  260. }
  261. rx_bufs_used++;
  262. tid = hal_rx_mpdu_start_tid_get(rx_desc->rx_buf_start);
  263. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  264. "Packet received with PN error for tid :%d", tid);
  265. rx_tlv_hdr = qdf_nbuf_data(rx_desc->nbuf);
  266. if (hal_rx_encryption_info_valid(rx_tlv_hdr))
  267. hal_rx_print_pn(rx_tlv_hdr);
  268. /* Just free the buffers */
  269. qdf_nbuf_free(rx_desc->nbuf);
  270. dp_rx_add_to_free_desc_list(head, tail, rx_desc);
  271. }
  272. /* Return link descriptor through WBM ring (SW2WBM)*/
  273. dp_rx_link_desc_return(soc, ring_desc, HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  274. return rx_bufs_used;
  275. }
  276. /**
  277. * dp_rx_pn_error_handle() - Handles PN check errors
  278. *
  279. * @soc: core txrx main context
  280. * @ring_desc: opaque pointer to the REO error ring descriptor
  281. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  282. * @head: head of the local descriptor free-list
  283. * @tail: tail of the local descriptor free-list
  284. * @quota: No. of units (packets) that can be serviced in one shot.
  285. *
  286. * This function implements PN error handling
  287. * If the peer is configured to ignore the PN check errors
  288. * or if DP feels, that this frame is still OK, the frame can be
  289. * re-injected back to REO to use some of the other features
  290. * of REO e.g. duplicate detection/routing to other cores
  291. *
  292. * Return: uint32_t: No. of elements processed
  293. */
  294. static uint32_t
  295. dp_rx_pn_error_handle(struct dp_soc *soc, void *ring_desc,
  296. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  297. union dp_rx_desc_list_elem_t **head,
  298. union dp_rx_desc_list_elem_t **tail,
  299. uint32_t quota)
  300. {
  301. uint16_t peer_id;
  302. uint32_t rx_bufs_used = 0;
  303. struct dp_peer *peer;
  304. bool peer_pn_policy = false;
  305. peer_id = DP_PEER_METADATA_PEER_ID_GET(
  306. mpdu_desc_info->peer_meta_data);
  307. peer = dp_peer_find_by_id(soc, peer_id);
  308. if (qdf_likely(peer)) {
  309. /*
  310. * TODO: Check for peer specific policies & set peer_pn_policy
  311. */
  312. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  313. "discard rx due to PN error for peer %pK "
  314. "(%02x:%02x:%02x:%02x:%02x:%02x)\n",
  315. peer,
  316. peer->mac_addr.raw[0], peer->mac_addr.raw[1],
  317. peer->mac_addr.raw[2], peer->mac_addr.raw[3],
  318. peer->mac_addr.raw[4], peer->mac_addr.raw[5]);
  319. }
  320. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  321. "Packet received with PN error");
  322. /* No peer PN policy -- definitely drop */
  323. if (!peer_pn_policy)
  324. rx_bufs_used = dp_rx_msdus_drop(soc, ring_desc,
  325. mpdu_desc_info,
  326. head, tail, quota);
  327. return rx_bufs_used;
  328. }
  329. /**
  330. * dp_rx_2k_jump_handle() - Handles Sequence Number Jump by 2K
  331. *
  332. * @soc: core txrx main context
  333. * @ring_desc: opaque pointer to the REO error ring descriptor
  334. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  335. * @head: head of the local descriptor free-list
  336. * @tail: tail of the local descriptor free-list
  337. * @quota: No. of units (packets) that can be serviced in one shot.
  338. *
  339. * This function implements the error handling when sequence number
  340. * of the MPDU jumps suddenly by 2K.Today there are 2 cases that
  341. * need to be handled:
  342. * A) CSN (Current Sequence Number) = Last Valid SN (LSN) + 2K
  343. * B) CSN = LSN + 2K, but falls within a "BA sized window" of the SSN
  344. * For case A) the protocol stack is invoked to generate DELBA/DEAUTH frame
  345. * For case B), the frame is normally dropped, no more action is taken
  346. *
  347. * Return: uint32_t: No. of elements processed
  348. */
  349. static uint32_t
  350. dp_rx_2k_jump_handle(struct dp_soc *soc, void *ring_desc,
  351. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  352. union dp_rx_desc_list_elem_t **head,
  353. union dp_rx_desc_list_elem_t **tail,
  354. uint32_t quota)
  355. {
  356. return dp_rx_msdus_drop(soc, ring_desc, mpdu_desc_info,
  357. head, tail, quota);
  358. }
  359. /**
  360. * dp_rx_chain_msdus() - Function to chain all msdus of a mpdu
  361. * to pdev invalid peer list
  362. *
  363. * @soc: core DP main context
  364. * @nbuf: Buffer pointer
  365. * @rx_tlv_hdr: start of rx tlv header
  366. * @mac_id: mac id
  367. *
  368. * Return: bool: true for last msdu of mpdu
  369. */
  370. static bool
  371. dp_rx_chain_msdus(struct dp_soc *soc, qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  372. uint8_t mac_id)
  373. {
  374. bool mpdu_done = false;
  375. qdf_nbuf_t curr_nbuf = NULL;
  376. qdf_nbuf_t tmp_nbuf = NULL;
  377. /* TODO: Currently only single radio is supported, hence
  378. * pdev hard coded to '0' index
  379. */
  380. struct dp_pdev *dp_pdev = soc->pdev_list[mac_id];
  381. if (!dp_pdev->first_nbuf) {
  382. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  383. dp_pdev->ppdu_id = HAL_RX_HW_DESC_GET_PPDUID_GET(rx_tlv_hdr);
  384. dp_pdev->first_nbuf = true;
  385. /* If the new nbuf received is the first msdu of the
  386. * amsdu and there are msdus in the invalid peer msdu
  387. * list, then let us free all the msdus of the invalid
  388. * peer msdu list.
  389. * This scenario can happen when we start receiving
  390. * new a-msdu even before the previous a-msdu is completely
  391. * received.
  392. */
  393. curr_nbuf = dp_pdev->invalid_peer_head_msdu;
  394. while (curr_nbuf) {
  395. tmp_nbuf = curr_nbuf->next;
  396. qdf_nbuf_free(curr_nbuf);
  397. curr_nbuf = tmp_nbuf;
  398. }
  399. dp_pdev->invalid_peer_head_msdu = NULL;
  400. dp_pdev->invalid_peer_tail_msdu = NULL;
  401. hal_rx_mon_hw_desc_get_mpdu_status(rx_tlv_hdr,
  402. &(dp_pdev->ppdu_info.rx_status));
  403. }
  404. if (dp_pdev->ppdu_id == hal_rx_attn_phy_ppdu_id_get(rx_tlv_hdr) &&
  405. hal_rx_attn_msdu_done_get(rx_tlv_hdr)) {
  406. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  407. qdf_assert_always(dp_pdev->first_nbuf == true);
  408. dp_pdev->first_nbuf = false;
  409. mpdu_done = true;
  410. }
  411. DP_RX_LIST_APPEND(dp_pdev->invalid_peer_head_msdu,
  412. dp_pdev->invalid_peer_tail_msdu,
  413. nbuf);
  414. return mpdu_done;
  415. }
  416. /**
  417. * dp_rx_null_q_desc_handle() - Function to handle NULL Queue
  418. * descriptor violation on either a
  419. * REO or WBM ring
  420. *
  421. * @soc: core DP main context
  422. * @nbuf: buffer pointer
  423. * @rx_tlv_hdr: start of rx tlv header
  424. * @pool_id: mac id
  425. *
  426. * This function handles NULL queue descriptor violations arising out
  427. * a missing REO queue for a given peer or a given TID. This typically
  428. * may happen if a packet is received on a QOS enabled TID before the
  429. * ADDBA negotiation for that TID, when the TID queue is setup. Or
  430. * it may also happen for MC/BC frames if they are not routed to the
  431. * non-QOS TID queue, in the absence of any other default TID queue.
  432. * This error can show up both in a REO destination or WBM release ring.
  433. *
  434. */
  435. static void
  436. dp_rx_null_q_desc_handle(struct dp_soc *soc,
  437. qdf_nbuf_t nbuf,
  438. uint8_t *rx_tlv_hdr,
  439. uint8_t pool_id)
  440. {
  441. uint32_t pkt_len, l2_hdr_offset;
  442. uint16_t msdu_len;
  443. struct dp_vdev *vdev;
  444. uint16_t peer_id = 0xFFFF;
  445. struct dp_peer *peer = NULL;
  446. uint8_t tid;
  447. qdf_nbuf_set_rx_chfrag_start(nbuf,
  448. hal_rx_msdu_end_first_msdu_get(rx_tlv_hdr));
  449. qdf_nbuf_set_rx_chfrag_end(nbuf,
  450. hal_rx_msdu_end_last_msdu_get(rx_tlv_hdr));
  451. l2_hdr_offset = hal_rx_msdu_end_l3_hdr_padding_get(rx_tlv_hdr);
  452. msdu_len = hal_rx_msdu_start_msdu_len_get(rx_tlv_hdr);
  453. pkt_len = msdu_len + l2_hdr_offset + RX_PKT_TLVS_LEN;
  454. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  455. FL("Len %d Extn list %pK "),
  456. (uint32_t)qdf_nbuf_len(nbuf),
  457. qdf_nbuf_get_ext_list(nbuf));
  458. /* Set length in nbuf */
  459. if (!qdf_nbuf_get_ext_list(nbuf))
  460. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  461. /*
  462. * Check if DMA completed -- msdu_done is the last bit
  463. * to be written
  464. */
  465. if (!hal_rx_attn_msdu_done_get(rx_tlv_hdr)) {
  466. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  467. FL("MSDU DONE failure"));
  468. hal_rx_dump_pkt_tlvs(rx_tlv_hdr, QDF_TRACE_LEVEL_INFO);
  469. qdf_assert(0);
  470. }
  471. peer_id = hal_rx_mpdu_start_sw_peer_id_get(rx_tlv_hdr);
  472. peer = dp_peer_find_by_id(soc, peer_id);
  473. if (!peer) {
  474. bool mpdu_done = false;
  475. struct dp_pdev *pdev = soc->pdev_list[pool_id];
  476. QDF_TRACE_DEBUG_RL(QDF_MODULE_ID_DP, "peer is NULL");
  477. mpdu_done = dp_rx_chain_msdus(soc, nbuf, rx_tlv_hdr, pool_id);
  478. /* Trigger invalid peer handler wrapper */
  479. dp_rx_process_invalid_peer_wrapper(soc, nbuf, mpdu_done);
  480. if (mpdu_done) {
  481. pdev->invalid_peer_head_msdu = NULL;
  482. pdev->invalid_peer_tail_msdu = NULL;
  483. }
  484. return;
  485. }
  486. vdev = peer->vdev;
  487. if (!vdev) {
  488. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  489. FL("INVALID vdev %pK OR osif_rx"), vdev);
  490. /* Drop & free packet */
  491. qdf_nbuf_free(nbuf);
  492. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  493. return;
  494. }
  495. /*
  496. * Advance the packet start pointer by total size of
  497. * pre-header TLV's
  498. */
  499. if (qdf_nbuf_get_ext_list(nbuf))
  500. qdf_nbuf_pull_head(nbuf, RX_PKT_TLVS_LEN);
  501. else
  502. qdf_nbuf_pull_head(nbuf, (l2_hdr_offset + RX_PKT_TLVS_LEN));
  503. if (dp_rx_mcast_echo_check(soc, peer, rx_tlv_hdr, nbuf)) {
  504. /* this is a looped back MCBC pkt, drop it */
  505. qdf_nbuf_free(nbuf);
  506. return;
  507. }
  508. /*
  509. * In qwrap mode if the received packet matches with any of the vdev
  510. * mac addresses, drop it. Donot receive multicast packets originated
  511. * from any proxysta.
  512. */
  513. if (check_qwrap_multicast_loopback(vdev, nbuf)) {
  514. qdf_nbuf_free(nbuf);
  515. return;
  516. }
  517. if (qdf_unlikely((peer->nawds_enabled == true) &&
  518. hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr))) {
  519. QDF_TRACE(QDF_MODULE_ID_DP,
  520. QDF_TRACE_LEVEL_DEBUG,
  521. "%s free buffer for multicast packet",
  522. __func__);
  523. DP_STATS_INC(peer, rx.nawds_mcast_drop, 1);
  524. qdf_nbuf_free(nbuf);
  525. return;
  526. }
  527. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, peer,
  528. hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr))) {
  529. QDF_TRACE(QDF_MODULE_ID_DP,
  530. QDF_TRACE_LEVEL_ERROR,
  531. FL("mcast Policy Check Drop pkt"));
  532. /* Drop & free packet */
  533. qdf_nbuf_free(nbuf);
  534. return;
  535. }
  536. /* WDS Source Port Learning */
  537. if (qdf_likely(vdev->rx_decap_type == htt_cmn_pkt_type_ethernet &&
  538. vdev->wds_enabled))
  539. dp_rx_wds_srcport_learn(soc, rx_tlv_hdr, peer, nbuf);
  540. if (hal_rx_mpdu_start_mpdu_qos_control_valid_get(rx_tlv_hdr)) {
  541. /* TODO: Assuming that qos_control_valid also indicates
  542. * unicast. Should we check this?
  543. */
  544. tid = hal_rx_mpdu_start_tid_get(rx_tlv_hdr);
  545. if (peer &&
  546. peer->rx_tid[tid].hw_qdesc_vaddr_unaligned == NULL) {
  547. /* IEEE80211_SEQ_MAX indicates invalid start_seq */
  548. dp_rx_tid_setup_wifi3(peer, tid, 1, IEEE80211_SEQ_MAX);
  549. }
  550. }
  551. #ifdef QCA_WIFI_NAPIER_EMULATION /* Debug code, remove later */
  552. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  553. "%s: p_id %d msdu_len %d hdr_off %d",
  554. __func__, peer_id, msdu_len, l2_hdr_offset);
  555. print_hex_dump(KERN_ERR, "\t Pkt Data:", DUMP_PREFIX_NONE, 32, 4,
  556. qdf_nbuf_data(nbuf), 128, false);
  557. #endif /* NAPIER_EMULATION */
  558. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  559. qdf_nbuf_set_next(nbuf, NULL);
  560. dp_rx_deliver_raw(vdev, nbuf, peer);
  561. } else {
  562. if (qdf_unlikely(peer->bss_peer)) {
  563. QDF_TRACE(QDF_MODULE_ID_DP,
  564. QDF_TRACE_LEVEL_INFO,
  565. FL("received pkt with same src MAC"));
  566. /* Drop & free packet */
  567. qdf_nbuf_free(nbuf);
  568. return;
  569. }
  570. if (vdev->osif_rx) {
  571. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  572. FL("vdev %pK osif_rx %pK"), vdev,
  573. vdev->osif_rx);
  574. qdf_nbuf_set_next(nbuf, NULL);
  575. vdev->osif_rx(vdev->osif_vdev, nbuf);
  576. DP_STATS_INCC_PKT(vdev->pdev, rx.multicast, 1,
  577. qdf_nbuf_len(nbuf),
  578. hal_rx_msdu_end_da_is_mcbc_get(
  579. rx_tlv_hdr));
  580. DP_STATS_INC_PKT(vdev->pdev, rx.to_stack, 1,
  581. qdf_nbuf_len(nbuf));
  582. } else {
  583. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  584. FL("INVALID vdev %pK OR osif_rx"), vdev);
  585. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  586. }
  587. }
  588. return;
  589. }
  590. /**
  591. * dp_rx_err_deliver() - Function to deliver error frames to OS
  592. *
  593. * @soc: core DP main context
  594. * @rx_desc : pointer to the sw rx descriptor
  595. * @head: pointer to head of rx descriptors to be added to free list
  596. * @tail: pointer to tail of rx descriptors to be added to free list
  597. * quota: upper limit of descriptors that can be reaped
  598. *
  599. * Return: uint32_t: No. of Rx buffers reaped
  600. */
  601. static void
  602. dp_rx_err_deliver(struct dp_soc *soc, qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr)
  603. {
  604. uint32_t pkt_len, l2_hdr_offset;
  605. uint16_t msdu_len;
  606. struct dp_vdev *vdev;
  607. uint16_t peer_id = 0xFFFF;
  608. struct dp_peer *peer = NULL;
  609. struct ether_header *eh;
  610. bool isBroadcast;
  611. /*
  612. * Check if DMA completed -- msdu_done is the last bit
  613. * to be written
  614. */
  615. if (!hal_rx_attn_msdu_done_get(rx_tlv_hdr)) {
  616. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  617. FL("MSDU DONE failure"));
  618. hal_rx_dump_pkt_tlvs(rx_tlv_hdr, QDF_TRACE_LEVEL_INFO);
  619. qdf_assert(0);
  620. }
  621. peer_id = hal_rx_mpdu_start_sw_peer_id_get(rx_tlv_hdr);
  622. peer = dp_peer_find_by_id(soc, peer_id);
  623. l2_hdr_offset = hal_rx_msdu_end_l3_hdr_padding_get(rx_tlv_hdr);
  624. msdu_len = hal_rx_msdu_start_msdu_len_get(rx_tlv_hdr);
  625. pkt_len = msdu_len + l2_hdr_offset + RX_PKT_TLVS_LEN;
  626. /* Set length in nbuf */
  627. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  628. qdf_nbuf_set_next(nbuf, NULL);
  629. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  630. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  631. if (!peer) {
  632. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  633. FL("peer is NULL"));
  634. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  635. qdf_nbuf_len(nbuf));
  636. /* Trigger invalid peer handler wrapper */
  637. dp_rx_process_invalid_peer_wrapper(soc, nbuf, true);
  638. return;
  639. }
  640. vdev = peer->vdev;
  641. if (!vdev) {
  642. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  643. FL("INVALID vdev %pK OR osif_rx"), vdev);
  644. /* Drop & free packet */
  645. qdf_nbuf_free(nbuf);
  646. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  647. return;
  648. }
  649. /* Drop & free packet if mesh mode not enabled */
  650. if (!vdev->mesh_vdev) {
  651. qdf_nbuf_free(nbuf);
  652. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  653. return;
  654. }
  655. /*
  656. * Advance the packet start pointer by total size of
  657. * pre-header TLV's
  658. */
  659. qdf_nbuf_pull_head(nbuf, (l2_hdr_offset + RX_PKT_TLVS_LEN));
  660. if (dp_rx_filter_mesh_packets(vdev, nbuf, rx_tlv_hdr)
  661. == QDF_STATUS_SUCCESS) {
  662. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_MED,
  663. FL("mesh pkt filtered"));
  664. DP_STATS_INC(vdev->pdev, dropped.mesh_filter, 1);
  665. qdf_nbuf_free(nbuf);
  666. return;
  667. }
  668. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr, peer);
  669. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr) &&
  670. (vdev->rx_decap_type ==
  671. htt_cmn_pkt_type_ethernet))) {
  672. eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  673. isBroadcast = (IEEE80211_IS_BROADCAST
  674. (eh->ether_dhost)) ? 1 : 0 ;
  675. if (isBroadcast) {
  676. DP_STATS_INC_PKT(peer, rx.bcast, 1,
  677. qdf_nbuf_len(nbuf));
  678. }
  679. }
  680. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  681. dp_rx_deliver_raw(vdev, nbuf, peer);
  682. } else {
  683. DP_STATS_INC(vdev->pdev, rx.to_stack.num, 1);
  684. vdev->osif_rx(vdev->osif_vdev, nbuf);
  685. }
  686. return;
  687. }
  688. /**
  689. * dp_rx_process_mic_error(): Function to pass mic error indication to umac
  690. * @soc: DP SOC handle
  691. * @rx_desc : pointer to the sw rx descriptor
  692. * @head: pointer to head of rx descriptors to be added to free list
  693. * @tail: pointer to tail of rx descriptors to be added to free list
  694. *
  695. * return: void
  696. */
  697. void
  698. dp_rx_process_mic_error(struct dp_soc *soc,
  699. qdf_nbuf_t nbuf,
  700. uint8_t *rx_tlv_hdr)
  701. {
  702. struct dp_vdev *vdev = NULL;
  703. struct dp_pdev *pdev = NULL;
  704. struct ol_if_ops *tops = NULL;
  705. struct ieee80211_frame *wh;
  706. uint8_t *rx_pkt_hdr;
  707. struct dp_peer *peer;
  708. uint16_t peer_id, rx_seq, fragno;
  709. unsigned int tid;
  710. QDF_STATUS status;
  711. if (!hal_rx_msdu_end_first_msdu_get(rx_tlv_hdr))
  712. return;
  713. rx_pkt_hdr = hal_rx_pkt_hdr_get(qdf_nbuf_data(nbuf));
  714. wh = (struct ieee80211_frame *)rx_pkt_hdr;
  715. peer_id = hal_rx_mpdu_start_sw_peer_id_get(rx_tlv_hdr);
  716. peer = dp_peer_find_by_id(soc, peer_id);
  717. if (!peer) {
  718. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  719. "peer not found");
  720. goto fail;
  721. }
  722. vdev = peer->vdev;
  723. if (!vdev) {
  724. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  725. "VDEV not found");
  726. goto fail;
  727. }
  728. pdev = vdev->pdev;
  729. if (!pdev) {
  730. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  731. "PDEV not found");
  732. goto fail;
  733. }
  734. tid = hal_rx_mpdu_start_tid_get(qdf_nbuf_data(nbuf));
  735. rx_seq = (((*(uint16_t *)wh->i_seq) &
  736. IEEE80211_SEQ_SEQ_MASK) >>
  737. IEEE80211_SEQ_SEQ_SHIFT);
  738. fragno = dp_rx_frag_get_mpdu_frag_number(qdf_nbuf_data(nbuf));
  739. /* Can get only last fragment */
  740. if (fragno) {
  741. status = dp_rx_defrag_add_last_frag(soc, peer,
  742. tid, rx_seq, nbuf);
  743. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  744. "%s: Frag pkt seq# %d frag# %d consumed status %d !\n",
  745. __func__, rx_seq, fragno, status);
  746. return;
  747. }
  748. tops = pdev->soc->cdp_soc.ol_ops;
  749. if (tops->rx_mic_error)
  750. tops->rx_mic_error(pdev->ctrl_pdev, vdev->vdev_id, wh);
  751. fail:
  752. qdf_nbuf_free(nbuf);
  753. return;
  754. }
  755. /**
  756. * dp_rx_err_process() - Processes error frames routed to REO error ring
  757. *
  758. * @soc: core txrx main context
  759. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  760. * @quota: No. of units (packets) that can be serviced in one shot.
  761. *
  762. * This function implements error processing and top level demultiplexer
  763. * for all the frames routed to REO error ring.
  764. *
  765. * Return: uint32_t: No. of elements processed
  766. */
  767. uint32_t
  768. dp_rx_err_process(struct dp_soc *soc, void *hal_ring, uint32_t quota)
  769. {
  770. void *hal_soc;
  771. void *ring_desc;
  772. union dp_rx_desc_list_elem_t *head = NULL;
  773. union dp_rx_desc_list_elem_t *tail = NULL;
  774. uint32_t rx_bufs_used = 0;
  775. uint8_t buf_type;
  776. uint8_t error, rbm;
  777. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  778. struct hal_buf_info hbi;
  779. struct dp_pdev *dp_pdev;
  780. struct dp_srng *dp_rxdma_srng;
  781. struct rx_desc_pool *rx_desc_pool;
  782. uint32_t cookie = 0;
  783. void *link_desc_va;
  784. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  785. uint16_t num_msdus;
  786. /* Debug -- Remove later */
  787. qdf_assert(soc && hal_ring);
  788. hal_soc = soc->hal_soc;
  789. /* Debug -- Remove later */
  790. qdf_assert(hal_soc);
  791. if (qdf_unlikely(hal_srng_access_start(hal_soc, hal_ring))) {
  792. /* TODO */
  793. /*
  794. * Need API to convert from hal_ring pointer to
  795. * Ring Type / Ring Id combo
  796. */
  797. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  798. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  799. FL("HAL RING Access Failed -- %pK"), hal_ring);
  800. goto done;
  801. }
  802. while (qdf_likely(quota-- && (ring_desc =
  803. hal_srng_dst_get_next(hal_soc, hal_ring)))) {
  804. DP_STATS_INC(soc, rx.err_ring_pkts, 1);
  805. error = HAL_RX_ERROR_STATUS_GET(ring_desc);
  806. qdf_assert(error == HAL_REO_ERROR_DETECTED);
  807. buf_type = HAL_RX_REO_BUF_TYPE_GET(ring_desc);
  808. /*
  809. * For REO error ring, expect only MSDU LINK DESC
  810. */
  811. qdf_assert_always(buf_type == HAL_RX_REO_MSDU_LINK_DESC_TYPE);
  812. cookie = HAL_RX_REO_BUF_COOKIE_GET(ring_desc);
  813. /*
  814. * check for the magic number in the sw cookie
  815. */
  816. qdf_assert_always((cookie >> LINK_DESC_ID_SHIFT) &
  817. LINK_DESC_ID_START);
  818. /*
  819. * Check if the buffer is to be processed on this processor
  820. */
  821. rbm = hal_rx_ret_buf_manager_get(ring_desc);
  822. hal_rx_reo_buf_paddr_get(ring_desc, &hbi);
  823. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &hbi);
  824. hal_rx_msdu_list_get(link_desc_va, &msdu_list, &num_msdus);
  825. if (qdf_unlikely((msdu_list.rbm[0] != DP_WBM2SW_RBM) &&
  826. (msdu_list.rbm[0] !=
  827. HAL_RX_BUF_RBM_WBM_IDLE_DESC_LIST))) {
  828. /* TODO */
  829. /* Call appropriate handler */
  830. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  831. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  832. FL("Invalid RBM %d"), msdu_list.rbm[0]);
  833. /* Return link descriptor through WBM ring (SW2WBM)*/
  834. dp_rx_link_desc_return(soc, ring_desc,
  835. HAL_BM_ACTION_RELEASE_MSDU_LIST);
  836. continue;
  837. }
  838. /* Get the MPDU DESC info */
  839. hal_rx_mpdu_desc_info_get(ring_desc, &mpdu_desc_info);
  840. if (mpdu_desc_info.mpdu_flags & HAL_MPDU_F_FRAGMENT) {
  841. /* TODO */
  842. rx_bufs_used += dp_rx_frag_handle(soc,
  843. ring_desc, &mpdu_desc_info,
  844. &head, &tail, quota);
  845. DP_STATS_INC(soc, rx.rx_frags, 1);
  846. continue;
  847. }
  848. if (hal_rx_reo_is_pn_error(ring_desc)) {
  849. /* TOD0 */
  850. DP_STATS_INC(soc,
  851. rx.err.
  852. reo_error[HAL_REO_ERR_PN_CHECK_FAILED],
  853. 1);
  854. rx_bufs_used += dp_rx_pn_error_handle(soc,
  855. ring_desc, &mpdu_desc_info,
  856. &head, &tail, quota);
  857. continue;
  858. }
  859. if (hal_rx_reo_is_2k_jump(ring_desc)) {
  860. /* TOD0 */
  861. DP_STATS_INC(soc,
  862. rx.err.
  863. reo_error[HAL_REO_ERR_REGULAR_FRAME_2K_JUMP],
  864. 1);
  865. rx_bufs_used += dp_rx_2k_jump_handle(soc,
  866. ring_desc, &mpdu_desc_info,
  867. &head, &tail, quota);
  868. continue;
  869. }
  870. }
  871. done:
  872. hal_srng_access_end(hal_soc, hal_ring);
  873. if (soc->rx.flags.defrag_timeout_check)
  874. dp_rx_defrag_waitlist_flush(soc);
  875. /* Assume MAC id = 0, owner = 0 */
  876. if (rx_bufs_used) {
  877. dp_pdev = soc->pdev_list[0];
  878. dp_rxdma_srng = &dp_pdev->rx_refill_buf_ring;
  879. rx_desc_pool = &soc->rx_desc_buf[0];
  880. dp_rx_buffers_replenish(soc, 0, dp_rxdma_srng, rx_desc_pool,
  881. rx_bufs_used, &head, &tail);
  882. }
  883. return rx_bufs_used; /* Assume no scale factor for now */
  884. }
  885. /**
  886. * dp_rx_wbm_err_process() - Processes error frames routed to WBM release ring
  887. *
  888. * @soc: core txrx main context
  889. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  890. * @quota: No. of units (packets) that can be serviced in one shot.
  891. *
  892. * This function implements error processing and top level demultiplexer
  893. * for all the frames routed to WBM2HOST sw release ring.
  894. *
  895. * Return: uint32_t: No. of elements processed
  896. */
  897. uint32_t
  898. dp_rx_wbm_err_process(struct dp_soc *soc, void *hal_ring, uint32_t quota)
  899. {
  900. void *hal_soc;
  901. void *ring_desc;
  902. struct dp_rx_desc *rx_desc;
  903. union dp_rx_desc_list_elem_t *head[MAX_PDEV_CNT] = { NULL };
  904. union dp_rx_desc_list_elem_t *tail[MAX_PDEV_CNT] = { NULL };
  905. uint32_t rx_bufs_used = 0;
  906. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  907. uint8_t buf_type, rbm;
  908. uint32_t rx_buf_cookie;
  909. uint8_t mac_id;
  910. struct dp_pdev *dp_pdev;
  911. struct dp_srng *dp_rxdma_srng;
  912. struct rx_desc_pool *rx_desc_pool;
  913. uint8_t *rx_tlv_hdr;
  914. qdf_nbuf_t nbuf_head = NULL;
  915. qdf_nbuf_t nbuf_tail = NULL;
  916. qdf_nbuf_t nbuf, next;
  917. struct hal_wbm_err_desc_info wbm_err_info = { 0 };
  918. uint8_t pool_id;
  919. /* Debug -- Remove later */
  920. qdf_assert(soc && hal_ring);
  921. hal_soc = soc->hal_soc;
  922. /* Debug -- Remove later */
  923. qdf_assert(hal_soc);
  924. if (qdf_unlikely(hal_srng_access_start(hal_soc, hal_ring))) {
  925. /* TODO */
  926. /*
  927. * Need API to convert from hal_ring pointer to
  928. * Ring Type / Ring Id combo
  929. */
  930. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  931. FL("HAL RING Access Failed -- %pK"), hal_ring);
  932. goto done;
  933. }
  934. while (qdf_likely(quota-- && (ring_desc =
  935. hal_srng_dst_get_next(hal_soc, hal_ring)))) {
  936. /* XXX */
  937. buf_type = HAL_RX_WBM_BUF_TYPE_GET(ring_desc);
  938. /*
  939. * For WBM ring, expect only MSDU buffers
  940. */
  941. qdf_assert_always(buf_type == HAL_RX_WBM_BUF_TYPE_REL_BUF);
  942. qdf_assert((HAL_RX_WBM_ERR_SRC_GET(ring_desc)
  943. == HAL_RX_WBM_ERR_SRC_RXDMA) ||
  944. (HAL_RX_WBM_ERR_SRC_GET(ring_desc)
  945. == HAL_RX_WBM_ERR_SRC_REO));
  946. /*
  947. * Check if the buffer is to be processed on this processor
  948. */
  949. rbm = hal_rx_ret_buf_manager_get(ring_desc);
  950. if (qdf_unlikely(rbm != HAL_RX_BUF_RBM_SW3_BM)) {
  951. /* TODO */
  952. /* Call appropriate handler */
  953. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  954. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  955. FL("Invalid RBM %d"), rbm);
  956. continue;
  957. }
  958. rx_buf_cookie = HAL_RX_WBM_BUF_COOKIE_GET(ring_desc);
  959. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, rx_buf_cookie);
  960. qdf_assert(rx_desc);
  961. if (!dp_rx_desc_check_magic(rx_desc)) {
  962. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  963. FL("Invalid rx_desc cookie=%d"),
  964. rx_buf_cookie);
  965. continue;
  966. }
  967. nbuf = rx_desc->nbuf;
  968. qdf_nbuf_unmap_single(soc->osdev, nbuf, QDF_DMA_BIDIRECTIONAL);
  969. /*
  970. * save the wbm desc info in nbuf TLV. We will need this
  971. * info when we do the actual nbuf processing
  972. */
  973. hal_rx_wbm_err_info_get(ring_desc, &wbm_err_info);
  974. wbm_err_info.pool_id = rx_desc->pool_id;
  975. hal_rx_wbm_err_info_set_in_tlv(qdf_nbuf_data(nbuf),
  976. &wbm_err_info);
  977. rx_bufs_reaped[rx_desc->pool_id]++;
  978. DP_RX_LIST_APPEND(nbuf_head, nbuf_tail, rx_desc->nbuf);
  979. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  980. &tail[rx_desc->pool_id],
  981. rx_desc);
  982. }
  983. done:
  984. hal_srng_access_end(hal_soc, hal_ring);
  985. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  986. if (rx_bufs_reaped[mac_id]) {
  987. dp_pdev = soc->pdev_list[mac_id];
  988. dp_rxdma_srng = &dp_pdev->rx_refill_buf_ring;
  989. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  990. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  991. rx_desc_pool, rx_bufs_reaped[mac_id],
  992. &head[mac_id], &tail[mac_id]);
  993. rx_bufs_used += rx_bufs_reaped[mac_id];
  994. }
  995. }
  996. nbuf = nbuf_head;
  997. while (nbuf) {
  998. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  999. /*
  1000. * retrieve the wbm desc info from nbuf TLV, so we can
  1001. * handle error cases appropriately
  1002. */
  1003. hal_rx_wbm_err_info_get_from_tlv(rx_tlv_hdr, &wbm_err_info);
  1004. /* Set queue_mapping in nbuf to 0 */
  1005. dp_set_rx_queue(nbuf, 0);
  1006. next = nbuf->next;
  1007. if (wbm_err_info.wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) {
  1008. if (wbm_err_info.reo_psh_rsn
  1009. == HAL_RX_WBM_REO_PSH_RSN_ERROR) {
  1010. DP_STATS_INC(soc,
  1011. rx.err.reo_error
  1012. [wbm_err_info.reo_err_code], 1);
  1013. switch (wbm_err_info.reo_err_code) {
  1014. /*
  1015. * Handling for packets which have NULL REO
  1016. * queue descriptor
  1017. */
  1018. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  1019. pool_id = wbm_err_info.pool_id;
  1020. QDF_TRACE_DEBUG_RL(QDF_MODULE_ID_DP,
  1021. "Got pkt with REO ERROR: %d",
  1022. wbm_err_info.reo_err_code);
  1023. dp_rx_null_q_desc_handle(soc,
  1024. nbuf,
  1025. rx_tlv_hdr,
  1026. pool_id);
  1027. nbuf = next;
  1028. continue;
  1029. /* TODO */
  1030. /* Add per error code accounting */
  1031. default:
  1032. QDF_TRACE(QDF_MODULE_ID_DP,
  1033. QDF_TRACE_LEVEL_DEBUG,
  1034. "REO error %d detected",
  1035. wbm_err_info.reo_err_code);
  1036. }
  1037. }
  1038. } else if (wbm_err_info.wbm_err_src ==
  1039. HAL_RX_WBM_ERR_SRC_RXDMA) {
  1040. if (wbm_err_info.rxdma_psh_rsn
  1041. == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  1042. struct dp_peer *peer = NULL;
  1043. uint16_t peer_id = 0xFFFF;
  1044. DP_STATS_INC(soc,
  1045. rx.err.rxdma_error
  1046. [wbm_err_info.rxdma_err_code], 1);
  1047. peer_id = hal_rx_mpdu_start_sw_peer_id_get(rx_tlv_hdr);
  1048. peer = dp_peer_find_by_id(soc, peer_id);
  1049. switch (wbm_err_info.rxdma_err_code) {
  1050. case HAL_RXDMA_ERR_UNENCRYPTED:
  1051. dp_rx_err_deliver(soc,
  1052. nbuf,
  1053. rx_tlv_hdr);
  1054. nbuf = next;
  1055. continue;
  1056. case HAL_RXDMA_ERR_TKIP_MIC:
  1057. dp_rx_process_mic_error(soc,
  1058. nbuf,
  1059. rx_tlv_hdr);
  1060. nbuf = next;
  1061. if (peer)
  1062. DP_STATS_INC(peer, rx.err.mic_err, 1);
  1063. continue;
  1064. case HAL_RXDMA_ERR_DECRYPT:
  1065. if (peer)
  1066. DP_STATS_INC(peer, rx.err.decrypt_err, 1);
  1067. QDF_TRACE(QDF_MODULE_ID_DP,
  1068. QDF_TRACE_LEVEL_DEBUG,
  1069. "Packet received with Decrypt error");
  1070. break;
  1071. default:
  1072. QDF_TRACE(QDF_MODULE_ID_DP,
  1073. QDF_TRACE_LEVEL_DEBUG,
  1074. "RXDMA error %d",
  1075. wbm_err_info.
  1076. rxdma_err_code);
  1077. }
  1078. }
  1079. } else {
  1080. /* Should not come here */
  1081. qdf_assert(0);
  1082. }
  1083. hal_rx_dump_pkt_tlvs(rx_tlv_hdr, QDF_TRACE_LEVEL_DEBUG);
  1084. qdf_nbuf_free(nbuf);
  1085. nbuf = next;
  1086. }
  1087. return rx_bufs_used; /* Assume no scale factor for now */
  1088. }
  1089. /**
  1090. * dp_rx_err_mpdu_pop() - extract the MSDU's from link descs
  1091. *
  1092. * @soc: core DP main context
  1093. * @mac_id: mac id which is one of 3 mac_ids
  1094. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  1095. * @head: head of descs list to be freed
  1096. * @tail: tail of decs list to be freed
  1097. * Return: number of msdu in MPDU to be popped
  1098. */
  1099. static inline uint32_t
  1100. dp_rx_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  1101. void *rxdma_dst_ring_desc,
  1102. union dp_rx_desc_list_elem_t **head,
  1103. union dp_rx_desc_list_elem_t **tail)
  1104. {
  1105. void *rx_msdu_link_desc;
  1106. qdf_nbuf_t msdu;
  1107. qdf_nbuf_t last;
  1108. struct hal_rx_msdu_list msdu_list;
  1109. uint16_t num_msdus;
  1110. struct hal_buf_info buf_info;
  1111. void *p_buf_addr_info;
  1112. void *p_last_buf_addr_info;
  1113. uint32_t rx_bufs_used = 0;
  1114. uint32_t msdu_cnt;
  1115. uint32_t i;
  1116. uint8_t push_reason;
  1117. uint8_t rxdma_error_code = 0;
  1118. uint8_t bm_action = HAL_BM_ACTION_PUT_IN_IDLE_LIST;
  1119. struct dp_pdev *pdev = dp_get_pdev_for_mac_id(soc, mac_id);
  1120. msdu = 0;
  1121. last = NULL;
  1122. hal_rx_reo_ent_buf_paddr_get(rxdma_dst_ring_desc, &buf_info,
  1123. &p_last_buf_addr_info, &msdu_cnt);
  1124. push_reason =
  1125. hal_rx_reo_ent_rxdma_push_reason_get(rxdma_dst_ring_desc);
  1126. if (push_reason == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  1127. rxdma_error_code =
  1128. hal_rx_reo_ent_rxdma_error_code_get(rxdma_dst_ring_desc);
  1129. }
  1130. do {
  1131. rx_msdu_link_desc =
  1132. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  1133. qdf_assert(rx_msdu_link_desc);
  1134. hal_rx_msdu_list_get(rx_msdu_link_desc, &msdu_list, &num_msdus);
  1135. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  1136. /* if the msdus belongs to NSS offloaded radio &&
  1137. * the rbm is not SW1_BM then return the msdu_link
  1138. * descriptor without freeing the msdus (nbufs). let
  1139. * these buffers be given to NSS completion ring for
  1140. * NSS to free them.
  1141. * else iterate through the msdu link desc list and
  1142. * free each msdu in the list.
  1143. */
  1144. if (msdu_list.rbm[0] != HAL_RX_BUF_RBM_SW3_BM &&
  1145. wlan_cfg_get_dp_pdev_nss_enabled(
  1146. pdev->wlan_cfg_ctx))
  1147. bm_action = HAL_BM_ACTION_RELEASE_MSDU_LIST;
  1148. else {
  1149. for (i = 0; i < num_msdus; i++) {
  1150. struct dp_rx_desc *rx_desc =
  1151. dp_rx_cookie_2_va_rxdma_buf(soc,
  1152. msdu_list.sw_cookie[i]);
  1153. qdf_assert(rx_desc);
  1154. msdu = rx_desc->nbuf;
  1155. qdf_nbuf_unmap_single(soc->osdev, msdu,
  1156. QDF_DMA_FROM_DEVICE);
  1157. QDF_TRACE(QDF_MODULE_ID_DP,
  1158. QDF_TRACE_LEVEL_DEBUG,
  1159. "[%s][%d] msdu_nbuf=%pK \n",
  1160. __func__, __LINE__, msdu);
  1161. qdf_nbuf_free(msdu);
  1162. rx_bufs_used++;
  1163. dp_rx_add_to_free_desc_list(head,
  1164. tail, rx_desc);
  1165. }
  1166. }
  1167. } else {
  1168. rxdma_error_code = HAL_RXDMA_ERR_WAR;
  1169. }
  1170. hal_rx_mon_next_link_desc_get(rx_msdu_link_desc, &buf_info,
  1171. &p_buf_addr_info);
  1172. dp_rx_link_desc_return(soc, p_last_buf_addr_info, bm_action);
  1173. p_last_buf_addr_info = p_buf_addr_info;
  1174. } while (buf_info.paddr);
  1175. DP_STATS_INC(soc, rx.err.rxdma_error[rxdma_error_code], 1);
  1176. if (rxdma_error_code == HAL_RXDMA_ERR_DECRYPT) {
  1177. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1178. "Packet received with Decrypt error");
  1179. }
  1180. return rx_bufs_used;
  1181. }
  1182. /**
  1183. * dp_rxdma_err_process() - RxDMA error processing functionality
  1184. *
  1185. * @soc: core txrx main contex
  1186. * @mac_id: mac id which is one of 3 mac_ids
  1187. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  1188. * @quota: No. of units (packets) that can be serviced in one shot.
  1189. * Return: num of buffers processed
  1190. */
  1191. uint32_t
  1192. dp_rxdma_err_process(struct dp_soc *soc, uint32_t mac_id, uint32_t quota)
  1193. {
  1194. struct dp_pdev *pdev = dp_get_pdev_for_mac_id(soc, mac_id);
  1195. int mac_for_pdev = dp_get_mac_id_for_mac(soc, mac_id);
  1196. void *hal_soc;
  1197. void *rxdma_dst_ring_desc;
  1198. void *err_dst_srng;
  1199. union dp_rx_desc_list_elem_t *head = NULL;
  1200. union dp_rx_desc_list_elem_t *tail = NULL;
  1201. struct dp_srng *dp_rxdma_srng;
  1202. struct rx_desc_pool *rx_desc_pool;
  1203. uint32_t work_done = 0;
  1204. uint32_t rx_bufs_used = 0;
  1205. #ifdef DP_INTR_POLL_BASED
  1206. if (!pdev)
  1207. return 0;
  1208. #endif
  1209. err_dst_srng = pdev->rxdma_err_dst_ring[mac_for_pdev].hal_srng;
  1210. if (!err_dst_srng) {
  1211. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1212. "%s %d : HAL Monitor Destination Ring Init \
  1213. Failed -- %pK\n",
  1214. __func__, __LINE__, err_dst_srng);
  1215. return 0;
  1216. }
  1217. hal_soc = soc->hal_soc;
  1218. qdf_assert(hal_soc);
  1219. if (qdf_unlikely(hal_srng_access_start(hal_soc, err_dst_srng))) {
  1220. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1221. "%s %d : HAL Monitor Destination Ring Init \
  1222. Failed -- %pK\n",
  1223. __func__, __LINE__, err_dst_srng);
  1224. return 0;
  1225. }
  1226. while (qdf_likely(quota-- && (rxdma_dst_ring_desc =
  1227. hal_srng_dst_get_next(hal_soc, err_dst_srng)))) {
  1228. rx_bufs_used += dp_rx_err_mpdu_pop(soc, mac_id,
  1229. rxdma_dst_ring_desc,
  1230. &head, &tail);
  1231. }
  1232. hal_srng_access_end(hal_soc, err_dst_srng);
  1233. if (rx_bufs_used) {
  1234. dp_rxdma_srng = &pdev->rx_refill_buf_ring;
  1235. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  1236. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  1237. rx_desc_pool, rx_bufs_used, &head, &tail);
  1238. work_done += rx_bufs_used;
  1239. }
  1240. return work_done;
  1241. }