cam_mem_mgr.c 34 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2016-2020, The Linux Foundation. All rights reserved.
  4. */
  5. #include <linux/module.h>
  6. #include <linux/types.h>
  7. #include <linux/mutex.h>
  8. #include <linux/slab.h>
  9. #include <linux/dma-buf.h>
  10. #include <linux/version.h>
  11. #include <linux/debugfs.h>
  12. #include "cam_compat.h"
  13. #include "cam_req_mgr_util.h"
  14. #include "cam_mem_mgr.h"
  15. #include "cam_smmu_api.h"
  16. #include "cam_debug_util.h"
  17. #include "cam_trace.h"
  18. #include "cam_common_util.h"
  19. static struct cam_mem_table tbl;
  20. static atomic_t cam_mem_mgr_state = ATOMIC_INIT(CAM_MEM_MGR_UNINITIALIZED);
  21. static void cam_mem_mgr_print_tbl(void)
  22. {
  23. int i;
  24. uint64_t ms, tmp, hrs, min, sec;
  25. struct timespec64 *ts = NULL;
  26. struct timespec64 current_ts;
  27. ktime_get_real_ts64(&(current_ts));
  28. tmp = current_ts.tv_sec;
  29. ms = (current_ts.tv_nsec) / 1000000;
  30. sec = do_div(tmp, 60);
  31. min = do_div(tmp, 60);
  32. hrs = do_div(tmp, 24);
  33. CAM_INFO(CAM_MEM, "***%llu:%llu:%llu:%llu Mem mgr table dump***",
  34. hrs, min, sec, ms);
  35. for (i = 1; i < CAM_MEM_BUFQ_MAX; i++) {
  36. if (tbl.bufq[i].active) {
  37. ts = &tbl.bufq[i].timestamp;
  38. tmp = ts->tv_sec;
  39. ms = (ts->tv_nsec) / 1000000;
  40. sec = do_div(tmp, 60);
  41. min = do_div(tmp, 60);
  42. hrs = do_div(tmp, 24);
  43. CAM_INFO(CAM_MEM,
  44. "%llu:%llu:%llu:%llu idx %d fd %d size %llu",
  45. hrs, min, sec, ms, i, tbl.bufq[i].fd,
  46. tbl.bufq[i].len);
  47. }
  48. }
  49. }
  50. static int cam_mem_util_get_dma_dir(uint32_t flags)
  51. {
  52. int rc = -EINVAL;
  53. if (flags & CAM_MEM_FLAG_HW_READ_ONLY)
  54. rc = DMA_TO_DEVICE;
  55. else if (flags & CAM_MEM_FLAG_HW_WRITE_ONLY)
  56. rc = DMA_FROM_DEVICE;
  57. else if (flags & CAM_MEM_FLAG_HW_READ_WRITE)
  58. rc = DMA_BIDIRECTIONAL;
  59. else if (flags & CAM_MEM_FLAG_PROTECTED_MODE)
  60. rc = DMA_BIDIRECTIONAL;
  61. return rc;
  62. }
  63. static int cam_mem_util_map_cpu_va(struct dma_buf *dmabuf,
  64. uintptr_t *vaddr,
  65. size_t *len)
  66. {
  67. int rc = 0;
  68. void *addr;
  69. /*
  70. * dma_buf_begin_cpu_access() and dma_buf_end_cpu_access()
  71. * need to be called in pair to avoid stability issue.
  72. */
  73. rc = dma_buf_begin_cpu_access(dmabuf, DMA_BIDIRECTIONAL);
  74. if (rc) {
  75. CAM_ERR(CAM_MEM, "dma begin access failed rc=%d", rc);
  76. return rc;
  77. }
  78. addr = dma_buf_vmap(dmabuf);
  79. if (!addr) {
  80. CAM_ERR(CAM_MEM, "kernel map fail");
  81. *vaddr = 0;
  82. *len = 0;
  83. rc = -ENOSPC;
  84. goto fail;
  85. }
  86. *vaddr = (uint64_t)addr;
  87. *len = dmabuf->size;
  88. return 0;
  89. fail:
  90. dma_buf_end_cpu_access(dmabuf, DMA_BIDIRECTIONAL);
  91. return rc;
  92. }
  93. static int cam_mem_util_unmap_cpu_va(struct dma_buf *dmabuf,
  94. uint64_t vaddr)
  95. {
  96. int rc = 0;
  97. if (!dmabuf || !vaddr) {
  98. CAM_ERR(CAM_MEM, "Invalid input args %pK %llX", dmabuf, vaddr);
  99. return -EINVAL;
  100. }
  101. dma_buf_vunmap(dmabuf, (void *)vaddr);
  102. /*
  103. * dma_buf_begin_cpu_access() and
  104. * dma_buf_end_cpu_access() need to be called in pair
  105. * to avoid stability issue.
  106. */
  107. rc = dma_buf_end_cpu_access(dmabuf, DMA_BIDIRECTIONAL);
  108. if (rc) {
  109. CAM_ERR(CAM_MEM, "Failed in end cpu access, dmabuf=%pK",
  110. dmabuf);
  111. return rc;
  112. }
  113. return rc;
  114. }
  115. static int cam_mem_mgr_create_debug_fs(void)
  116. {
  117. int rc = 0;
  118. struct dentry *dbgfileptr = NULL;
  119. dbgfileptr = debugfs_create_dir("camera_memmgr", NULL);
  120. if (!dbgfileptr) {
  121. CAM_ERR(CAM_MEM,"DebugFS could not create directory!");
  122. rc = -ENOENT;
  123. goto end;
  124. }
  125. /* Store parent inode for cleanup in caller */
  126. tbl.dentry = dbgfileptr;
  127. dbgfileptr = debugfs_create_bool("alloc_profile_enable", 0644,
  128. tbl.dentry, &tbl.alloc_profile_enable);
  129. if (IS_ERR(dbgfileptr)) {
  130. if (PTR_ERR(dbgfileptr) == -ENODEV)
  131. CAM_WARN(CAM_MEM, "DebugFS not enabled in kernel!");
  132. else
  133. rc = PTR_ERR(dbgfileptr);
  134. }
  135. end:
  136. return rc;
  137. }
  138. int cam_mem_mgr_init(void)
  139. {
  140. int i;
  141. int bitmap_size;
  142. memset(tbl.bufq, 0, sizeof(tbl.bufq));
  143. bitmap_size = BITS_TO_LONGS(CAM_MEM_BUFQ_MAX) * sizeof(long);
  144. tbl.bitmap = kzalloc(bitmap_size, GFP_KERNEL);
  145. if (!tbl.bitmap)
  146. return -ENOMEM;
  147. tbl.bits = bitmap_size * BITS_PER_BYTE;
  148. bitmap_zero(tbl.bitmap, tbl.bits);
  149. /* We need to reserve slot 0 because 0 is invalid */
  150. set_bit(0, tbl.bitmap);
  151. for (i = 1; i < CAM_MEM_BUFQ_MAX; i++) {
  152. tbl.bufq[i].fd = -1;
  153. tbl.bufq[i].buf_handle = -1;
  154. }
  155. mutex_init(&tbl.m_lock);
  156. atomic_set(&cam_mem_mgr_state, CAM_MEM_MGR_INITIALIZED);
  157. cam_mem_mgr_create_debug_fs();
  158. return 0;
  159. }
  160. static int32_t cam_mem_get_slot(void)
  161. {
  162. int32_t idx;
  163. mutex_lock(&tbl.m_lock);
  164. idx = find_first_zero_bit(tbl.bitmap, tbl.bits);
  165. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  166. mutex_unlock(&tbl.m_lock);
  167. return -ENOMEM;
  168. }
  169. set_bit(idx, tbl.bitmap);
  170. tbl.bufq[idx].active = true;
  171. ktime_get_real_ts64(&(tbl.bufq[idx].timestamp));
  172. mutex_init(&tbl.bufq[idx].q_lock);
  173. mutex_unlock(&tbl.m_lock);
  174. return idx;
  175. }
  176. static void cam_mem_put_slot(int32_t idx)
  177. {
  178. mutex_lock(&tbl.m_lock);
  179. mutex_lock(&tbl.bufq[idx].q_lock);
  180. tbl.bufq[idx].active = false;
  181. tbl.bufq[idx].is_internal = false;
  182. memset(&tbl.bufq[idx].timestamp, 0, sizeof(struct timespec64));
  183. mutex_unlock(&tbl.bufq[idx].q_lock);
  184. mutex_destroy(&tbl.bufq[idx].q_lock);
  185. clear_bit(idx, tbl.bitmap);
  186. mutex_unlock(&tbl.m_lock);
  187. }
  188. int cam_mem_get_io_buf(int32_t buf_handle, int32_t mmu_handle,
  189. dma_addr_t *iova_ptr, size_t *len_ptr)
  190. {
  191. int rc = 0, idx;
  192. *len_ptr = 0;
  193. if (!atomic_read(&cam_mem_mgr_state)) {
  194. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  195. return -EINVAL;
  196. }
  197. idx = CAM_MEM_MGR_GET_HDL_IDX(buf_handle);
  198. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0)
  199. return -ENOENT;
  200. if (!tbl.bufq[idx].active) {
  201. CAM_ERR(CAM_MEM, "Buffer at idx=%d is already unmapped,",
  202. idx);
  203. return -EAGAIN;
  204. }
  205. mutex_lock(&tbl.bufq[idx].q_lock);
  206. if (buf_handle != tbl.bufq[idx].buf_handle) {
  207. rc = -EINVAL;
  208. goto handle_mismatch;
  209. }
  210. if (CAM_MEM_MGR_IS_SECURE_HDL(buf_handle))
  211. rc = cam_smmu_get_stage2_iova(mmu_handle,
  212. tbl.bufq[idx].fd,
  213. iova_ptr,
  214. len_ptr);
  215. else
  216. rc = cam_smmu_get_iova(mmu_handle,
  217. tbl.bufq[idx].fd,
  218. iova_ptr,
  219. len_ptr);
  220. if (rc) {
  221. CAM_ERR(CAM_MEM,
  222. "fail to map buf_hdl:0x%x, mmu_hdl: 0x%x for fd:%d",
  223. buf_handle, mmu_handle, tbl.bufq[idx].fd);
  224. goto handle_mismatch;
  225. }
  226. CAM_DBG(CAM_MEM,
  227. "handle:0x%x fd:%d iova_ptr:%pK len_ptr:%llu",
  228. mmu_handle, tbl.bufq[idx].fd, iova_ptr, *len_ptr);
  229. handle_mismatch:
  230. mutex_unlock(&tbl.bufq[idx].q_lock);
  231. return rc;
  232. }
  233. EXPORT_SYMBOL(cam_mem_get_io_buf);
  234. int cam_mem_get_cpu_buf(int32_t buf_handle, uintptr_t *vaddr_ptr, size_t *len)
  235. {
  236. int idx;
  237. if (!atomic_read(&cam_mem_mgr_state)) {
  238. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  239. return -EINVAL;
  240. }
  241. if (!atomic_read(&cam_mem_mgr_state)) {
  242. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  243. return -EINVAL;
  244. }
  245. if (!buf_handle || !vaddr_ptr || !len)
  246. return -EINVAL;
  247. idx = CAM_MEM_MGR_GET_HDL_IDX(buf_handle);
  248. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0)
  249. return -EINVAL;
  250. if (!tbl.bufq[idx].active) {
  251. CAM_ERR(CAM_MEM, "Buffer at idx=%d is already unmapped,",
  252. idx);
  253. return -EPERM;
  254. }
  255. if (buf_handle != tbl.bufq[idx].buf_handle)
  256. return -EINVAL;
  257. if (!(tbl.bufq[idx].flags & CAM_MEM_FLAG_KMD_ACCESS))
  258. return -EINVAL;
  259. if (tbl.bufq[idx].kmdvaddr) {
  260. *vaddr_ptr = tbl.bufq[idx].kmdvaddr;
  261. *len = tbl.bufq[idx].len;
  262. } else {
  263. CAM_ERR(CAM_MEM, "No KMD access was requested for 0x%x handle",
  264. buf_handle);
  265. return -EINVAL;
  266. }
  267. return 0;
  268. }
  269. EXPORT_SYMBOL(cam_mem_get_cpu_buf);
  270. int cam_mem_mgr_cache_ops(struct cam_mem_cache_ops_cmd *cmd)
  271. {
  272. int rc = 0, idx;
  273. uint32_t cache_dir;
  274. unsigned long dmabuf_flag = 0;
  275. if (!atomic_read(&cam_mem_mgr_state)) {
  276. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  277. return -EINVAL;
  278. }
  279. if (!cmd)
  280. return -EINVAL;
  281. idx = CAM_MEM_MGR_GET_HDL_IDX(cmd->buf_handle);
  282. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0)
  283. return -EINVAL;
  284. mutex_lock(&tbl.bufq[idx].q_lock);
  285. if (!tbl.bufq[idx].active) {
  286. CAM_ERR(CAM_MEM, "Buffer at idx=%d is already unmapped,",
  287. idx);
  288. rc = -EINVAL;
  289. goto end;
  290. }
  291. if (cmd->buf_handle != tbl.bufq[idx].buf_handle) {
  292. rc = -EINVAL;
  293. goto end;
  294. }
  295. rc = dma_buf_get_flags(tbl.bufq[idx].dma_buf, &dmabuf_flag);
  296. if (rc) {
  297. CAM_ERR(CAM_MEM, "cache get flags failed %d", rc);
  298. goto end;
  299. }
  300. if (dmabuf_flag & ION_FLAG_CACHED) {
  301. switch (cmd->mem_cache_ops) {
  302. case CAM_MEM_CLEAN_CACHE:
  303. cache_dir = DMA_TO_DEVICE;
  304. break;
  305. case CAM_MEM_INV_CACHE:
  306. cache_dir = DMA_FROM_DEVICE;
  307. break;
  308. case CAM_MEM_CLEAN_INV_CACHE:
  309. cache_dir = DMA_BIDIRECTIONAL;
  310. break;
  311. default:
  312. CAM_ERR(CAM_MEM,
  313. "invalid cache ops :%d", cmd->mem_cache_ops);
  314. rc = -EINVAL;
  315. goto end;
  316. }
  317. } else {
  318. CAM_DBG(CAM_MEM, "BUF is not cached");
  319. goto end;
  320. }
  321. rc = dma_buf_begin_cpu_access(tbl.bufq[idx].dma_buf,
  322. (cmd->mem_cache_ops == CAM_MEM_CLEAN_INV_CACHE) ?
  323. DMA_BIDIRECTIONAL : DMA_TO_DEVICE);
  324. if (rc) {
  325. CAM_ERR(CAM_MEM, "dma begin access failed rc=%d", rc);
  326. goto end;
  327. }
  328. rc = dma_buf_end_cpu_access(tbl.bufq[idx].dma_buf,
  329. cache_dir);
  330. if (rc) {
  331. CAM_ERR(CAM_MEM, "dma end access failed rc=%d", rc);
  332. goto end;
  333. }
  334. end:
  335. mutex_unlock(&tbl.bufq[idx].q_lock);
  336. return rc;
  337. }
  338. EXPORT_SYMBOL(cam_mem_mgr_cache_ops);
  339. static int cam_mem_util_get_dma_buf(size_t len,
  340. unsigned int heap_id_mask,
  341. unsigned int flags,
  342. struct dma_buf **buf)
  343. {
  344. int rc = 0;
  345. if (!buf) {
  346. CAM_ERR(CAM_MEM, "Invalid params");
  347. return -EINVAL;
  348. }
  349. *buf = ion_alloc(len, heap_id_mask, flags);
  350. if (IS_ERR_OR_NULL(*buf))
  351. return -ENOMEM;
  352. return rc;
  353. }
  354. static int cam_mem_util_get_dma_buf_fd(size_t len,
  355. size_t align,
  356. unsigned int heap_id_mask,
  357. unsigned int flags,
  358. struct dma_buf **buf,
  359. int *fd)
  360. {
  361. struct dma_buf *dmabuf = NULL;
  362. int rc = 0;
  363. struct timespec64 ts1, ts2;
  364. long microsec = 0;
  365. if (!buf || !fd) {
  366. CAM_ERR(CAM_MEM, "Invalid params, buf=%pK, fd=%pK", buf, fd);
  367. return -EINVAL;
  368. }
  369. if (tbl.alloc_profile_enable)
  370. CAM_GET_TIMESTAMP(ts1);
  371. *buf = ion_alloc(len, heap_id_mask, flags);
  372. if (IS_ERR_OR_NULL(*buf))
  373. return -ENOMEM;
  374. *fd = dma_buf_fd(*buf, O_CLOEXEC);
  375. if (*fd < 0) {
  376. CAM_ERR(CAM_MEM, "get fd fail, *fd=%d", *fd);
  377. rc = -EINVAL;
  378. goto get_fd_fail;
  379. }
  380. /*
  381. * increment the ref count so that ref count becomes 2 here
  382. * when we close fd, refcount becomes 1 and when we do
  383. * dmap_put_buf, ref count becomes 0 and memory will be freed.
  384. */
  385. dmabuf = dma_buf_get(*fd);
  386. if (IS_ERR_OR_NULL(dmabuf)) {
  387. CAM_ERR(CAM_MEM, "dma_buf_get failed, *fd=%d", *fd);
  388. rc = -EINVAL;
  389. }
  390. if (tbl.alloc_profile_enable) {
  391. CAM_GET_TIMESTAMP(ts2);
  392. CAM_GET_TIMESTAMP_DIFF_IN_MICRO(ts1, ts2, microsec);
  393. trace_cam_log_event("IONAllocProfile", "size and time in micro",
  394. len, microsec);
  395. }
  396. return rc;
  397. get_fd_fail:
  398. dma_buf_put(*buf);
  399. return rc;
  400. }
  401. static int cam_mem_util_ion_alloc(struct cam_mem_mgr_alloc_cmd *cmd,
  402. struct dma_buf **dmabuf,
  403. int *fd)
  404. {
  405. uint32_t heap_id;
  406. uint32_t ion_flag = 0;
  407. int rc;
  408. if ((cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE) &&
  409. (cmd->flags & CAM_MEM_FLAG_CDSP_OUTPUT)) {
  410. heap_id = ION_HEAP(ION_SECURE_DISPLAY_HEAP_ID);
  411. ion_flag |=
  412. ION_FLAG_SECURE | ION_FLAG_CP_CAMERA | ION_FLAG_CP_CDSP;
  413. } else if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE) {
  414. heap_id = ION_HEAP(ION_SECURE_DISPLAY_HEAP_ID);
  415. ion_flag |= ION_FLAG_SECURE | ION_FLAG_CP_CAMERA;
  416. } else {
  417. heap_id = ION_HEAP(ION_SYSTEM_HEAP_ID) |
  418. ION_HEAP(ION_CAMERA_HEAP_ID);
  419. }
  420. if (cmd->flags & CAM_MEM_FLAG_CACHE)
  421. ion_flag |= ION_FLAG_CACHED;
  422. else
  423. ion_flag &= ~ION_FLAG_CACHED;
  424. rc = cam_mem_util_get_dma_buf_fd(cmd->len,
  425. cmd->align,
  426. heap_id,
  427. ion_flag,
  428. dmabuf,
  429. fd);
  430. return rc;
  431. }
  432. static int cam_mem_util_check_alloc_flags(struct cam_mem_mgr_alloc_cmd *cmd)
  433. {
  434. if (cmd->num_hdl > CAM_MEM_MMU_MAX_HANDLE) {
  435. CAM_ERR(CAM_MEM, "Num of mmu hdl exceeded maximum(%d)",
  436. CAM_MEM_MMU_MAX_HANDLE);
  437. return -EINVAL;
  438. }
  439. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE &&
  440. cmd->flags & CAM_MEM_FLAG_KMD_ACCESS) {
  441. CAM_ERR(CAM_MEM, "Kernel mapping in secure mode not allowed");
  442. return -EINVAL;
  443. }
  444. return 0;
  445. }
  446. static int cam_mem_util_check_map_flags(struct cam_mem_mgr_map_cmd *cmd)
  447. {
  448. if (!cmd->flags) {
  449. CAM_ERR(CAM_MEM, "Invalid flags");
  450. return -EINVAL;
  451. }
  452. if (cmd->num_hdl > CAM_MEM_MMU_MAX_HANDLE) {
  453. CAM_ERR(CAM_MEM, "Num of mmu hdl %d exceeded maximum(%d)",
  454. cmd->num_hdl, CAM_MEM_MMU_MAX_HANDLE);
  455. return -EINVAL;
  456. }
  457. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE &&
  458. cmd->flags & CAM_MEM_FLAG_KMD_ACCESS) {
  459. CAM_ERR(CAM_MEM,
  460. "Kernel mapping in secure mode not allowed, flags=0x%x",
  461. cmd->flags);
  462. return -EINVAL;
  463. }
  464. if (cmd->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) {
  465. CAM_ERR(CAM_MEM,
  466. "Shared memory buffers are not allowed to be mapped");
  467. return -EINVAL;
  468. }
  469. return 0;
  470. }
  471. static int cam_mem_util_map_hw_va(uint32_t flags,
  472. int32_t *mmu_hdls,
  473. int32_t num_hdls,
  474. int fd,
  475. dma_addr_t *hw_vaddr,
  476. size_t *len,
  477. enum cam_smmu_region_id region,
  478. bool is_internal)
  479. {
  480. int i;
  481. int rc = -1;
  482. int dir = cam_mem_util_get_dma_dir(flags);
  483. bool dis_delayed_unmap = false;
  484. if (dir < 0) {
  485. CAM_ERR(CAM_MEM, "fail to map DMA direction, dir=%d", dir);
  486. return dir;
  487. }
  488. if (flags & CAM_MEM_FLAG_DISABLE_DELAYED_UNMAP)
  489. dis_delayed_unmap = true;
  490. CAM_DBG(CAM_MEM,
  491. "map_hw_va : fd = %d, flags = 0x%x, dir=%d, num_hdls=%d",
  492. fd, flags, dir, num_hdls);
  493. if (flags & CAM_MEM_FLAG_PROTECTED_MODE) {
  494. for (i = 0; i < num_hdls; i++) {
  495. rc = cam_smmu_map_stage2_iova(mmu_hdls[i],
  496. fd,
  497. dir,
  498. hw_vaddr,
  499. len);
  500. if (rc < 0) {
  501. CAM_ERR(CAM_MEM,
  502. "Failed to securely map to smmu, i=%d, fd=%d, dir=%d, mmu_hdl=%d, rc=%d",
  503. i, fd, dir, mmu_hdls[i], rc);
  504. goto multi_map_fail;
  505. }
  506. }
  507. } else {
  508. for (i = 0; i < num_hdls; i++) {
  509. rc = cam_smmu_map_user_iova(mmu_hdls[i],
  510. fd,
  511. dis_delayed_unmap,
  512. dir,
  513. (dma_addr_t *)hw_vaddr,
  514. len,
  515. region,
  516. is_internal);
  517. if (rc < 0) {
  518. CAM_ERR(CAM_MEM,
  519. "Failed to map to smmu, i=%d, fd=%d, dir=%d, mmu_hdl=%d, region=%d, rc=%d",
  520. i, fd, dir, mmu_hdls[i], region, rc);
  521. goto multi_map_fail;
  522. }
  523. }
  524. }
  525. return rc;
  526. multi_map_fail:
  527. if (flags & CAM_MEM_FLAG_PROTECTED_MODE)
  528. for (--i; i >= 0; i--)
  529. cam_smmu_unmap_stage2_iova(mmu_hdls[i], fd);
  530. else
  531. for (--i; i >= 0; i--)
  532. cam_smmu_unmap_user_iova(mmu_hdls[i],
  533. fd,
  534. CAM_SMMU_REGION_IO);
  535. return rc;
  536. }
  537. int cam_mem_mgr_alloc_and_map(struct cam_mem_mgr_alloc_cmd *cmd)
  538. {
  539. int rc;
  540. int32_t idx;
  541. struct dma_buf *dmabuf = NULL;
  542. int fd = -1;
  543. dma_addr_t hw_vaddr = 0;
  544. size_t len;
  545. uintptr_t kvaddr = 0;
  546. size_t klen;
  547. if (!atomic_read(&cam_mem_mgr_state)) {
  548. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  549. return -EINVAL;
  550. }
  551. if (!cmd) {
  552. CAM_ERR(CAM_MEM, " Invalid argument");
  553. return -EINVAL;
  554. }
  555. len = cmd->len;
  556. rc = cam_mem_util_check_alloc_flags(cmd);
  557. if (rc) {
  558. CAM_ERR(CAM_MEM, "Invalid flags: flags = 0x%X, rc=%d",
  559. cmd->flags, rc);
  560. return rc;
  561. }
  562. rc = cam_mem_util_ion_alloc(cmd,
  563. &dmabuf,
  564. &fd);
  565. if (rc) {
  566. CAM_ERR(CAM_MEM,
  567. "Ion Alloc failed, len=%llu, align=%llu, flags=0x%x, num_hdl=%d",
  568. cmd->len, cmd->align, cmd->flags, cmd->num_hdl);
  569. cam_mem_mgr_print_tbl();
  570. return rc;
  571. }
  572. idx = cam_mem_get_slot();
  573. if (idx < 0) {
  574. CAM_ERR(CAM_MEM, "Failed in getting mem slot, idx=%d", idx);
  575. rc = -ENOMEM;
  576. goto slot_fail;
  577. }
  578. if ((cmd->flags & CAM_MEM_FLAG_HW_READ_WRITE) ||
  579. (cmd->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) ||
  580. (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)) {
  581. enum cam_smmu_region_id region;
  582. if (cmd->flags & CAM_MEM_FLAG_HW_READ_WRITE)
  583. region = CAM_SMMU_REGION_IO;
  584. if (cmd->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS)
  585. region = CAM_SMMU_REGION_SHARED;
  586. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)
  587. region = CAM_SMMU_REGION_SECHEAP;
  588. rc = cam_mem_util_map_hw_va(cmd->flags,
  589. cmd->mmu_hdls,
  590. cmd->num_hdl,
  591. fd,
  592. &hw_vaddr,
  593. &len,
  594. region,
  595. true);
  596. if (rc) {
  597. CAM_ERR(CAM_MEM,
  598. "Failed in map_hw_va len=%llu, flags=0x%x, fd=%d, region=%d, num_hdl=%d, rc=%d",
  599. len, cmd->flags,
  600. fd, region, cmd->num_hdl, rc);
  601. if (rc == -EALREADY) {
  602. if ((size_t)dmabuf->size != len)
  603. rc = -EBADR;
  604. cam_mem_mgr_print_tbl();
  605. }
  606. goto map_hw_fail;
  607. }
  608. }
  609. mutex_lock(&tbl.bufq[idx].q_lock);
  610. tbl.bufq[idx].fd = fd;
  611. tbl.bufq[idx].dma_buf = NULL;
  612. tbl.bufq[idx].flags = cmd->flags;
  613. tbl.bufq[idx].buf_handle = GET_MEM_HANDLE(idx, fd);
  614. tbl.bufq[idx].is_internal = true;
  615. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)
  616. CAM_MEM_MGR_SET_SECURE_HDL(tbl.bufq[idx].buf_handle, true);
  617. if (cmd->flags & CAM_MEM_FLAG_KMD_ACCESS) {
  618. rc = cam_mem_util_map_cpu_va(dmabuf, &kvaddr, &klen);
  619. if (rc) {
  620. CAM_ERR(CAM_MEM, "dmabuf: %pK mapping failed: %d",
  621. dmabuf, rc);
  622. goto map_kernel_fail;
  623. }
  624. }
  625. if (cmd->flags & CAM_MEM_FLAG_KMD_DEBUG_FLAG)
  626. tbl.dbg_buf_idx = idx;
  627. tbl.bufq[idx].kmdvaddr = kvaddr;
  628. tbl.bufq[idx].vaddr = hw_vaddr;
  629. tbl.bufq[idx].dma_buf = dmabuf;
  630. tbl.bufq[idx].len = cmd->len;
  631. tbl.bufq[idx].num_hdl = cmd->num_hdl;
  632. memcpy(tbl.bufq[idx].hdls, cmd->mmu_hdls,
  633. sizeof(int32_t) * cmd->num_hdl);
  634. tbl.bufq[idx].is_imported = false;
  635. mutex_unlock(&tbl.bufq[idx].q_lock);
  636. cmd->out.buf_handle = tbl.bufq[idx].buf_handle;
  637. cmd->out.fd = tbl.bufq[idx].fd;
  638. cmd->out.vaddr = 0;
  639. CAM_DBG(CAM_MEM,
  640. "fd=%d, flags=0x%x, num_hdl=%d, idx=%d, buf handle=%x, len=%zu",
  641. cmd->out.fd, cmd->flags, cmd->num_hdl, idx, cmd->out.buf_handle,
  642. tbl.bufq[idx].len);
  643. return rc;
  644. map_kernel_fail:
  645. mutex_unlock(&tbl.bufq[idx].q_lock);
  646. map_hw_fail:
  647. cam_mem_put_slot(idx);
  648. slot_fail:
  649. dma_buf_put(dmabuf);
  650. return rc;
  651. }
  652. static bool cam_mem_util_is_map_internal(int32_t fd)
  653. {
  654. uint32_t i;
  655. bool is_internal = false;
  656. mutex_lock(&tbl.m_lock);
  657. for_each_set_bit(i, tbl.bitmap, tbl.bits) {
  658. if (tbl.bufq[i].fd == fd) {
  659. is_internal = tbl.bufq[i].is_internal;
  660. break;
  661. }
  662. }
  663. mutex_unlock(&tbl.m_lock);
  664. return is_internal;
  665. }
  666. int cam_mem_mgr_map(struct cam_mem_mgr_map_cmd *cmd)
  667. {
  668. int32_t idx;
  669. int rc;
  670. struct dma_buf *dmabuf;
  671. dma_addr_t hw_vaddr = 0;
  672. size_t len = 0;
  673. bool is_internal = false;
  674. if (!atomic_read(&cam_mem_mgr_state)) {
  675. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  676. return -EINVAL;
  677. }
  678. if (!cmd || (cmd->fd < 0)) {
  679. CAM_ERR(CAM_MEM, "Invalid argument");
  680. return -EINVAL;
  681. }
  682. if (cmd->num_hdl > CAM_MEM_MMU_MAX_HANDLE) {
  683. CAM_ERR(CAM_MEM, "Num of mmu hdl %d exceeded maximum(%d)",
  684. cmd->num_hdl, CAM_MEM_MMU_MAX_HANDLE);
  685. return -EINVAL;
  686. }
  687. rc = cam_mem_util_check_map_flags(cmd);
  688. if (rc) {
  689. CAM_ERR(CAM_MEM, "Invalid flags: flags = %X", cmd->flags);
  690. return rc;
  691. }
  692. dmabuf = dma_buf_get(cmd->fd);
  693. if (IS_ERR_OR_NULL((void *)(dmabuf))) {
  694. CAM_ERR(CAM_MEM, "Failed to import dma_buf fd");
  695. return -EINVAL;
  696. }
  697. is_internal = cam_mem_util_is_map_internal(cmd->fd);
  698. if ((cmd->flags & CAM_MEM_FLAG_HW_READ_WRITE) ||
  699. (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)) {
  700. rc = cam_mem_util_map_hw_va(cmd->flags,
  701. cmd->mmu_hdls,
  702. cmd->num_hdl,
  703. cmd->fd,
  704. &hw_vaddr,
  705. &len,
  706. CAM_SMMU_REGION_IO,
  707. is_internal);
  708. if (rc) {
  709. CAM_ERR(CAM_MEM,
  710. "Failed in map_hw_va, flags=0x%x, fd=%d, len=%llu, region=%d, num_hdl=%d, rc=%d",
  711. cmd->flags, cmd->fd, len,
  712. CAM_SMMU_REGION_IO, cmd->num_hdl, rc);
  713. if (rc == -EALREADY) {
  714. if ((size_t)dmabuf->size != len) {
  715. rc = -EBADR;
  716. cam_mem_mgr_print_tbl();
  717. }
  718. }
  719. goto map_fail;
  720. }
  721. }
  722. idx = cam_mem_get_slot();
  723. if (idx < 0) {
  724. rc = -ENOMEM;
  725. goto map_fail;
  726. }
  727. mutex_lock(&tbl.bufq[idx].q_lock);
  728. tbl.bufq[idx].fd = cmd->fd;
  729. tbl.bufq[idx].dma_buf = NULL;
  730. tbl.bufq[idx].flags = cmd->flags;
  731. tbl.bufq[idx].buf_handle = GET_MEM_HANDLE(idx, cmd->fd);
  732. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)
  733. CAM_MEM_MGR_SET_SECURE_HDL(tbl.bufq[idx].buf_handle, true);
  734. tbl.bufq[idx].kmdvaddr = 0;
  735. if (cmd->num_hdl > 0)
  736. tbl.bufq[idx].vaddr = hw_vaddr;
  737. else
  738. tbl.bufq[idx].vaddr = 0;
  739. tbl.bufq[idx].dma_buf = dmabuf;
  740. tbl.bufq[idx].len = len;
  741. tbl.bufq[idx].num_hdl = cmd->num_hdl;
  742. memcpy(tbl.bufq[idx].hdls, cmd->mmu_hdls,
  743. sizeof(int32_t) * cmd->num_hdl);
  744. tbl.bufq[idx].is_imported = true;
  745. tbl.bufq[idx].is_internal = is_internal;
  746. mutex_unlock(&tbl.bufq[idx].q_lock);
  747. cmd->out.buf_handle = tbl.bufq[idx].buf_handle;
  748. cmd->out.vaddr = 0;
  749. cmd->out.size = (uint32_t)len;
  750. CAM_DBG(CAM_MEM,
  751. "fd=%d, flags=0x%x, num_hdl=%d, idx=%d, buf handle=%x, len=%zu",
  752. cmd->fd, cmd->flags, cmd->num_hdl, idx, cmd->out.buf_handle,
  753. tbl.bufq[idx].len);
  754. return rc;
  755. map_fail:
  756. dma_buf_put(dmabuf);
  757. return rc;
  758. }
  759. static int cam_mem_util_unmap_hw_va(int32_t idx,
  760. enum cam_smmu_region_id region,
  761. enum cam_smmu_mapping_client client)
  762. {
  763. int i;
  764. uint32_t flags;
  765. int32_t *mmu_hdls;
  766. int num_hdls;
  767. int fd;
  768. int rc = 0;
  769. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  770. CAM_ERR(CAM_MEM, "Incorrect index");
  771. return -EINVAL;
  772. }
  773. flags = tbl.bufq[idx].flags;
  774. mmu_hdls = tbl.bufq[idx].hdls;
  775. num_hdls = tbl.bufq[idx].num_hdl;
  776. fd = tbl.bufq[idx].fd;
  777. CAM_DBG(CAM_MEM,
  778. "unmap_hw_va : idx=%d, fd=%x, flags=0x%x, num_hdls=%d, client=%d",
  779. idx, fd, flags, num_hdls, client);
  780. if (flags & CAM_MEM_FLAG_PROTECTED_MODE) {
  781. for (i = 0; i < num_hdls; i++) {
  782. rc = cam_smmu_unmap_stage2_iova(mmu_hdls[i], fd);
  783. if (rc < 0) {
  784. CAM_ERR(CAM_MEM,
  785. "Failed in secure unmap, i=%d, fd=%d, mmu_hdl=%d, rc=%d",
  786. i, fd, mmu_hdls[i], rc);
  787. goto unmap_end;
  788. }
  789. }
  790. } else {
  791. for (i = 0; i < num_hdls; i++) {
  792. if (client == CAM_SMMU_MAPPING_USER) {
  793. rc = cam_smmu_unmap_user_iova(mmu_hdls[i],
  794. fd, region);
  795. } else if (client == CAM_SMMU_MAPPING_KERNEL) {
  796. rc = cam_smmu_unmap_kernel_iova(mmu_hdls[i],
  797. tbl.bufq[idx].dma_buf, region);
  798. } else {
  799. CAM_ERR(CAM_MEM,
  800. "invalid caller for unmapping : %d",
  801. client);
  802. rc = -EINVAL;
  803. }
  804. if (rc < 0) {
  805. CAM_ERR(CAM_MEM,
  806. "Failed in unmap, i=%d, fd=%d, mmu_hdl=%d, region=%d, rc=%d",
  807. i, fd, mmu_hdls[i], region, rc);
  808. goto unmap_end;
  809. }
  810. }
  811. }
  812. return rc;
  813. unmap_end:
  814. CAM_ERR(CAM_MEM, "unmapping failed");
  815. return rc;
  816. }
  817. static void cam_mem_mgr_unmap_active_buf(int idx)
  818. {
  819. enum cam_smmu_region_id region = CAM_SMMU_REGION_SHARED;
  820. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_SHARED_ACCESS)
  821. region = CAM_SMMU_REGION_SHARED;
  822. else if (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_READ_WRITE)
  823. region = CAM_SMMU_REGION_IO;
  824. cam_mem_util_unmap_hw_va(idx, region, CAM_SMMU_MAPPING_USER);
  825. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_KMD_ACCESS)
  826. cam_mem_util_unmap_cpu_va(tbl.bufq[idx].dma_buf,
  827. tbl.bufq[idx].kmdvaddr);
  828. }
  829. static int cam_mem_mgr_cleanup_table(void)
  830. {
  831. int i;
  832. mutex_lock(&tbl.m_lock);
  833. for (i = 1; i < CAM_MEM_BUFQ_MAX; i++) {
  834. if (!tbl.bufq[i].active) {
  835. CAM_DBG(CAM_MEM,
  836. "Buffer inactive at idx=%d, continuing", i);
  837. continue;
  838. } else {
  839. CAM_DBG(CAM_MEM,
  840. "Active buffer at idx=%d, possible leak needs unmapping",
  841. i);
  842. cam_mem_mgr_unmap_active_buf(i);
  843. }
  844. mutex_lock(&tbl.bufq[i].q_lock);
  845. if (tbl.bufq[i].dma_buf) {
  846. dma_buf_put(tbl.bufq[i].dma_buf);
  847. tbl.bufq[i].dma_buf = NULL;
  848. }
  849. tbl.bufq[i].fd = -1;
  850. tbl.bufq[i].flags = 0;
  851. tbl.bufq[i].buf_handle = -1;
  852. tbl.bufq[i].vaddr = 0;
  853. tbl.bufq[i].len = 0;
  854. memset(tbl.bufq[i].hdls, 0,
  855. sizeof(int32_t) * tbl.bufq[i].num_hdl);
  856. tbl.bufq[i].num_hdl = 0;
  857. tbl.bufq[i].dma_buf = NULL;
  858. tbl.bufq[i].active = false;
  859. tbl.bufq[i].is_internal = false;
  860. mutex_unlock(&tbl.bufq[i].q_lock);
  861. mutex_destroy(&tbl.bufq[i].q_lock);
  862. }
  863. bitmap_zero(tbl.bitmap, tbl.bits);
  864. /* We need to reserve slot 0 because 0 is invalid */
  865. set_bit(0, tbl.bitmap);
  866. mutex_unlock(&tbl.m_lock);
  867. return 0;
  868. }
  869. void cam_mem_mgr_deinit(void)
  870. {
  871. atomic_set(&cam_mem_mgr_state, CAM_MEM_MGR_UNINITIALIZED);
  872. cam_mem_mgr_cleanup_table();
  873. debugfs_remove_recursive(tbl.dentry);
  874. mutex_lock(&tbl.m_lock);
  875. bitmap_zero(tbl.bitmap, tbl.bits);
  876. kfree(tbl.bitmap);
  877. tbl.bitmap = NULL;
  878. tbl.dbg_buf_idx = -1;
  879. mutex_unlock(&tbl.m_lock);
  880. mutex_destroy(&tbl.m_lock);
  881. }
  882. static int cam_mem_util_unmap(int32_t idx,
  883. enum cam_smmu_mapping_client client)
  884. {
  885. int rc = 0;
  886. enum cam_smmu_region_id region = CAM_SMMU_REGION_SHARED;
  887. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  888. CAM_ERR(CAM_MEM, "Incorrect index");
  889. return -EINVAL;
  890. }
  891. CAM_DBG(CAM_MEM, "Flags = %X idx %d", tbl.bufq[idx].flags, idx);
  892. mutex_lock(&tbl.m_lock);
  893. if ((!tbl.bufq[idx].active) &&
  894. (tbl.bufq[idx].vaddr) == 0) {
  895. CAM_WARN(CAM_MEM, "Buffer at idx=%d is already unmapped,",
  896. idx);
  897. mutex_unlock(&tbl.m_lock);
  898. return 0;
  899. }
  900. /* Deactivate the buffer queue to prevent multiple unmap */
  901. mutex_lock(&tbl.bufq[idx].q_lock);
  902. tbl.bufq[idx].active = false;
  903. tbl.bufq[idx].vaddr = 0;
  904. mutex_unlock(&tbl.bufq[idx].q_lock);
  905. mutex_unlock(&tbl.m_lock);
  906. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_KMD_ACCESS) {
  907. if (tbl.bufq[idx].dma_buf && tbl.bufq[idx].kmdvaddr) {
  908. rc = cam_mem_util_unmap_cpu_va(tbl.bufq[idx].dma_buf,
  909. tbl.bufq[idx].kmdvaddr);
  910. if (rc)
  911. CAM_ERR(CAM_MEM,
  912. "Failed, dmabuf=%pK, kmdvaddr=%pK",
  913. tbl.bufq[idx].dma_buf,
  914. (void *) tbl.bufq[idx].kmdvaddr);
  915. }
  916. }
  917. /* SHARED flag gets precedence, all other flags after it */
  918. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) {
  919. region = CAM_SMMU_REGION_SHARED;
  920. } else {
  921. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_READ_WRITE)
  922. region = CAM_SMMU_REGION_IO;
  923. }
  924. if ((tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_READ_WRITE) ||
  925. (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) ||
  926. (tbl.bufq[idx].flags & CAM_MEM_FLAG_PROTECTED_MODE)) {
  927. if (cam_mem_util_unmap_hw_va(idx, region, client))
  928. CAM_ERR(CAM_MEM, "Failed, dmabuf=%pK",
  929. tbl.bufq[idx].dma_buf);
  930. if (client == CAM_SMMU_MAPPING_KERNEL)
  931. tbl.bufq[idx].dma_buf = NULL;
  932. }
  933. mutex_lock(&tbl.m_lock);
  934. mutex_lock(&tbl.bufq[idx].q_lock);
  935. tbl.bufq[idx].flags = 0;
  936. tbl.bufq[idx].buf_handle = -1;
  937. memset(tbl.bufq[idx].hdls, 0,
  938. sizeof(int32_t) * CAM_MEM_MMU_MAX_HANDLE);
  939. CAM_DBG(CAM_MEM,
  940. "Ion buf at idx = %d freeing fd = %d, imported %d, dma_buf %pK",
  941. idx, tbl.bufq[idx].fd,
  942. tbl.bufq[idx].is_imported,
  943. tbl.bufq[idx].dma_buf);
  944. if (tbl.bufq[idx].dma_buf)
  945. dma_buf_put(tbl.bufq[idx].dma_buf);
  946. tbl.bufq[idx].fd = -1;
  947. tbl.bufq[idx].dma_buf = NULL;
  948. tbl.bufq[idx].is_imported = false;
  949. tbl.bufq[idx].is_internal = false;
  950. tbl.bufq[idx].len = 0;
  951. tbl.bufq[idx].num_hdl = 0;
  952. memset(&tbl.bufq[idx].timestamp, 0, sizeof(struct timespec64));
  953. mutex_unlock(&tbl.bufq[idx].q_lock);
  954. mutex_destroy(&tbl.bufq[idx].q_lock);
  955. clear_bit(idx, tbl.bitmap);
  956. mutex_unlock(&tbl.m_lock);
  957. return rc;
  958. }
  959. int cam_mem_mgr_release(struct cam_mem_mgr_release_cmd *cmd)
  960. {
  961. int idx;
  962. int rc;
  963. if (!atomic_read(&cam_mem_mgr_state)) {
  964. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  965. return -EINVAL;
  966. }
  967. if (!cmd) {
  968. CAM_ERR(CAM_MEM, "Invalid argument");
  969. return -EINVAL;
  970. }
  971. idx = CAM_MEM_MGR_GET_HDL_IDX(cmd->buf_handle);
  972. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  973. CAM_ERR(CAM_MEM, "Incorrect index %d extracted from mem handle",
  974. idx);
  975. return -EINVAL;
  976. }
  977. if (!tbl.bufq[idx].active) {
  978. CAM_ERR(CAM_MEM, "Released buffer state should be active");
  979. return -EINVAL;
  980. }
  981. if (tbl.bufq[idx].buf_handle != cmd->buf_handle) {
  982. CAM_ERR(CAM_MEM,
  983. "Released buf handle %d not matching within table %d, idx=%d",
  984. cmd->buf_handle, tbl.bufq[idx].buf_handle, idx);
  985. return -EINVAL;
  986. }
  987. CAM_DBG(CAM_MEM, "Releasing hdl = %x, idx = %d", cmd->buf_handle, idx);
  988. rc = cam_mem_util_unmap(idx, CAM_SMMU_MAPPING_USER);
  989. return rc;
  990. }
  991. int cam_mem_mgr_request_mem(struct cam_mem_mgr_request_desc *inp,
  992. struct cam_mem_mgr_memory_desc *out)
  993. {
  994. struct dma_buf *buf = NULL;
  995. int ion_fd = -1;
  996. int rc = 0;
  997. uint32_t heap_id;
  998. int32_t ion_flag = 0;
  999. uintptr_t kvaddr;
  1000. dma_addr_t iova = 0;
  1001. size_t request_len = 0;
  1002. uint32_t mem_handle;
  1003. int32_t idx;
  1004. int32_t smmu_hdl = 0;
  1005. int32_t num_hdl = 0;
  1006. enum cam_smmu_region_id region = CAM_SMMU_REGION_SHARED;
  1007. if (!atomic_read(&cam_mem_mgr_state)) {
  1008. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  1009. return -EINVAL;
  1010. }
  1011. if (!inp || !out) {
  1012. CAM_ERR(CAM_MEM, "Invalid params");
  1013. return -EINVAL;
  1014. }
  1015. if (!(inp->flags & CAM_MEM_FLAG_HW_READ_WRITE ||
  1016. inp->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS ||
  1017. inp->flags & CAM_MEM_FLAG_CACHE)) {
  1018. CAM_ERR(CAM_MEM, "Invalid flags for request mem");
  1019. return -EINVAL;
  1020. }
  1021. if (inp->flags & CAM_MEM_FLAG_CACHE)
  1022. ion_flag |= ION_FLAG_CACHED;
  1023. else
  1024. ion_flag &= ~ION_FLAG_CACHED;
  1025. heap_id = ION_HEAP(ION_SYSTEM_HEAP_ID) |
  1026. ION_HEAP(ION_CAMERA_HEAP_ID);
  1027. rc = cam_mem_util_get_dma_buf(inp->size,
  1028. heap_id,
  1029. ion_flag,
  1030. &buf);
  1031. if (rc) {
  1032. CAM_ERR(CAM_MEM, "ION alloc failed for shared buffer");
  1033. goto ion_fail;
  1034. } else {
  1035. CAM_DBG(CAM_MEM, "Got dma_buf = %pK", buf);
  1036. }
  1037. /*
  1038. * we are mapping kva always here,
  1039. * update flags so that we do unmap properly
  1040. */
  1041. inp->flags |= CAM_MEM_FLAG_KMD_ACCESS;
  1042. rc = cam_mem_util_map_cpu_va(buf, &kvaddr, &request_len);
  1043. if (rc) {
  1044. CAM_ERR(CAM_MEM, "Failed to get kernel vaddr");
  1045. goto map_fail;
  1046. }
  1047. if (!inp->smmu_hdl) {
  1048. CAM_ERR(CAM_MEM, "Invalid SMMU handle");
  1049. rc = -EINVAL;
  1050. goto smmu_fail;
  1051. }
  1052. /* SHARED flag gets precedence, all other flags after it */
  1053. if (inp->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) {
  1054. region = CAM_SMMU_REGION_SHARED;
  1055. } else {
  1056. if (inp->flags & CAM_MEM_FLAG_HW_READ_WRITE)
  1057. region = CAM_SMMU_REGION_IO;
  1058. }
  1059. rc = cam_smmu_map_kernel_iova(inp->smmu_hdl,
  1060. buf,
  1061. CAM_SMMU_MAP_RW,
  1062. &iova,
  1063. &request_len,
  1064. region);
  1065. if (rc < 0) {
  1066. CAM_ERR(CAM_MEM, "SMMU mapping failed");
  1067. goto smmu_fail;
  1068. }
  1069. smmu_hdl = inp->smmu_hdl;
  1070. num_hdl = 1;
  1071. idx = cam_mem_get_slot();
  1072. if (idx < 0) {
  1073. rc = -ENOMEM;
  1074. goto slot_fail;
  1075. }
  1076. mutex_lock(&tbl.bufq[idx].q_lock);
  1077. mem_handle = GET_MEM_HANDLE(idx, ion_fd);
  1078. tbl.bufq[idx].dma_buf = buf;
  1079. tbl.bufq[idx].fd = -1;
  1080. tbl.bufq[idx].flags = inp->flags;
  1081. tbl.bufq[idx].buf_handle = mem_handle;
  1082. tbl.bufq[idx].kmdvaddr = kvaddr;
  1083. tbl.bufq[idx].vaddr = iova;
  1084. tbl.bufq[idx].len = inp->size;
  1085. tbl.bufq[idx].num_hdl = num_hdl;
  1086. memcpy(tbl.bufq[idx].hdls, &smmu_hdl,
  1087. sizeof(int32_t));
  1088. tbl.bufq[idx].is_imported = false;
  1089. mutex_unlock(&tbl.bufq[idx].q_lock);
  1090. out->kva = kvaddr;
  1091. out->iova = (uint32_t)iova;
  1092. out->smmu_hdl = smmu_hdl;
  1093. out->mem_handle = mem_handle;
  1094. out->len = inp->size;
  1095. out->region = region;
  1096. return rc;
  1097. slot_fail:
  1098. cam_smmu_unmap_kernel_iova(inp->smmu_hdl,
  1099. buf, region);
  1100. smmu_fail:
  1101. cam_mem_util_unmap_cpu_va(buf, kvaddr);
  1102. map_fail:
  1103. dma_buf_put(buf);
  1104. ion_fail:
  1105. return rc;
  1106. }
  1107. EXPORT_SYMBOL(cam_mem_mgr_request_mem);
  1108. int cam_mem_mgr_release_mem(struct cam_mem_mgr_memory_desc *inp)
  1109. {
  1110. int32_t idx;
  1111. int rc;
  1112. if (!atomic_read(&cam_mem_mgr_state)) {
  1113. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  1114. return -EINVAL;
  1115. }
  1116. if (!inp) {
  1117. CAM_ERR(CAM_MEM, "Invalid argument");
  1118. return -EINVAL;
  1119. }
  1120. idx = CAM_MEM_MGR_GET_HDL_IDX(inp->mem_handle);
  1121. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  1122. CAM_ERR(CAM_MEM, "Incorrect index extracted from mem handle");
  1123. return -EINVAL;
  1124. }
  1125. if (!tbl.bufq[idx].active) {
  1126. if (tbl.bufq[idx].vaddr == 0) {
  1127. CAM_ERR(CAM_MEM, "buffer is released already");
  1128. return 0;
  1129. }
  1130. CAM_ERR(CAM_MEM, "Released buffer state should be active");
  1131. return -EINVAL;
  1132. }
  1133. if (tbl.bufq[idx].buf_handle != inp->mem_handle) {
  1134. CAM_ERR(CAM_MEM,
  1135. "Released buf handle not matching within table");
  1136. return -EINVAL;
  1137. }
  1138. CAM_DBG(CAM_MEM, "Releasing hdl = %X", inp->mem_handle);
  1139. rc = cam_mem_util_unmap(idx, CAM_SMMU_MAPPING_KERNEL);
  1140. return rc;
  1141. }
  1142. EXPORT_SYMBOL(cam_mem_mgr_release_mem);
  1143. int cam_mem_mgr_reserve_memory_region(struct cam_mem_mgr_request_desc *inp,
  1144. enum cam_smmu_region_id region,
  1145. struct cam_mem_mgr_memory_desc *out)
  1146. {
  1147. struct dma_buf *buf = NULL;
  1148. int rc = 0;
  1149. int ion_fd = -1;
  1150. uint32_t heap_id;
  1151. dma_addr_t iova = 0;
  1152. size_t request_len = 0;
  1153. uint32_t mem_handle;
  1154. int32_t idx;
  1155. int32_t smmu_hdl = 0;
  1156. int32_t num_hdl = 0;
  1157. if (!atomic_read(&cam_mem_mgr_state)) {
  1158. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  1159. return -EINVAL;
  1160. }
  1161. if (!inp || !out) {
  1162. CAM_ERR(CAM_MEM, "Invalid param(s)");
  1163. return -EINVAL;
  1164. }
  1165. if (!inp->smmu_hdl) {
  1166. CAM_ERR(CAM_MEM, "Invalid SMMU handle");
  1167. return -EINVAL;
  1168. }
  1169. if (region != CAM_SMMU_REGION_SECHEAP) {
  1170. CAM_ERR(CAM_MEM, "Only secondary heap supported");
  1171. return -EINVAL;
  1172. }
  1173. heap_id = ION_HEAP(ION_SYSTEM_HEAP_ID) |
  1174. ION_HEAP(ION_CAMERA_HEAP_ID);
  1175. rc = cam_mem_util_get_dma_buf(inp->size,
  1176. heap_id,
  1177. 0,
  1178. &buf);
  1179. if (rc) {
  1180. CAM_ERR(CAM_MEM, "ION alloc failed for sec heap buffer");
  1181. goto ion_fail;
  1182. } else {
  1183. CAM_DBG(CAM_MEM, "Got dma_buf = %pK", buf);
  1184. }
  1185. rc = cam_smmu_reserve_sec_heap(inp->smmu_hdl,
  1186. buf,
  1187. &iova,
  1188. &request_len);
  1189. if (rc) {
  1190. CAM_ERR(CAM_MEM, "Reserving secondary heap failed");
  1191. goto smmu_fail;
  1192. }
  1193. smmu_hdl = inp->smmu_hdl;
  1194. num_hdl = 1;
  1195. idx = cam_mem_get_slot();
  1196. if (idx < 0) {
  1197. rc = -ENOMEM;
  1198. goto slot_fail;
  1199. }
  1200. mutex_lock(&tbl.bufq[idx].q_lock);
  1201. mem_handle = GET_MEM_HANDLE(idx, ion_fd);
  1202. tbl.bufq[idx].fd = -1;
  1203. tbl.bufq[idx].dma_buf = buf;
  1204. tbl.bufq[idx].flags = inp->flags;
  1205. tbl.bufq[idx].buf_handle = mem_handle;
  1206. tbl.bufq[idx].kmdvaddr = 0;
  1207. tbl.bufq[idx].vaddr = iova;
  1208. tbl.bufq[idx].len = request_len;
  1209. tbl.bufq[idx].num_hdl = num_hdl;
  1210. memcpy(tbl.bufq[idx].hdls, &smmu_hdl,
  1211. sizeof(int32_t));
  1212. tbl.bufq[idx].is_imported = false;
  1213. mutex_unlock(&tbl.bufq[idx].q_lock);
  1214. out->kva = 0;
  1215. out->iova = (uint32_t)iova;
  1216. out->smmu_hdl = smmu_hdl;
  1217. out->mem_handle = mem_handle;
  1218. out->len = request_len;
  1219. out->region = region;
  1220. return rc;
  1221. slot_fail:
  1222. cam_smmu_release_sec_heap(smmu_hdl);
  1223. smmu_fail:
  1224. dma_buf_put(buf);
  1225. ion_fail:
  1226. return rc;
  1227. }
  1228. EXPORT_SYMBOL(cam_mem_mgr_reserve_memory_region);
  1229. int cam_mem_mgr_free_memory_region(struct cam_mem_mgr_memory_desc *inp)
  1230. {
  1231. int32_t idx;
  1232. int rc;
  1233. int32_t smmu_hdl;
  1234. if (!atomic_read(&cam_mem_mgr_state)) {
  1235. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  1236. return -EINVAL;
  1237. }
  1238. if (!inp) {
  1239. CAM_ERR(CAM_MEM, "Invalid argument");
  1240. return -EINVAL;
  1241. }
  1242. if (inp->region != CAM_SMMU_REGION_SECHEAP) {
  1243. CAM_ERR(CAM_MEM, "Only secondary heap supported");
  1244. return -EINVAL;
  1245. }
  1246. idx = CAM_MEM_MGR_GET_HDL_IDX(inp->mem_handle);
  1247. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  1248. CAM_ERR(CAM_MEM, "Incorrect index extracted from mem handle");
  1249. return -EINVAL;
  1250. }
  1251. if (!tbl.bufq[idx].active) {
  1252. if (tbl.bufq[idx].vaddr == 0) {
  1253. CAM_ERR(CAM_MEM, "buffer is released already");
  1254. return 0;
  1255. }
  1256. CAM_ERR(CAM_MEM, "Released buffer state should be active");
  1257. return -EINVAL;
  1258. }
  1259. if (tbl.bufq[idx].buf_handle != inp->mem_handle) {
  1260. CAM_ERR(CAM_MEM,
  1261. "Released buf handle not matching within table");
  1262. return -EINVAL;
  1263. }
  1264. if (tbl.bufq[idx].num_hdl != 1) {
  1265. CAM_ERR(CAM_MEM,
  1266. "Sec heap region should have only one smmu hdl");
  1267. return -ENODEV;
  1268. }
  1269. memcpy(&smmu_hdl, tbl.bufq[idx].hdls,
  1270. sizeof(int32_t));
  1271. if (inp->smmu_hdl != smmu_hdl) {
  1272. CAM_ERR(CAM_MEM,
  1273. "Passed SMMU handle doesn't match with internal hdl");
  1274. return -ENODEV;
  1275. }
  1276. rc = cam_smmu_release_sec_heap(inp->smmu_hdl);
  1277. if (rc) {
  1278. CAM_ERR(CAM_MEM,
  1279. "Sec heap region release failed");
  1280. return -ENODEV;
  1281. }
  1282. CAM_DBG(CAM_MEM, "Releasing hdl = %X", inp->mem_handle);
  1283. rc = cam_mem_util_unmap(idx, CAM_SMMU_MAPPING_KERNEL);
  1284. if (rc)
  1285. CAM_ERR(CAM_MEM, "unmapping secondary heap failed");
  1286. return rc;
  1287. }
  1288. EXPORT_SYMBOL(cam_mem_mgr_free_memory_region);