dp_main.c 293 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709771077117712771377147715771677177718771977207721772277237724772577267727772877297730773177327733773477357736773777387739774077417742774377447745774677477748774977507751775277537754775577567757775877597760776177627763776477657766776777687769777077717772777377747775777677777778777977807781778277837784778577867787778877897790779177927793779477957796779777987799780078017802780378047805780678077808780978107811781278137814781578167817781878197820782178227823782478257826782778287829783078317832783378347835783678377838783978407841784278437844784578467847784878497850785178527853785478557856785778587859786078617862786378647865786678677868786978707871787278737874787578767877787878797880788178827883788478857886788778887889789078917892789378947895789678977898789979007901790279037904790579067907790879097910791179127913791479157916791779187919792079217922792379247925792679277928792979307931793279337934793579367937793879397940794179427943794479457946794779487949795079517952795379547955795679577958795979607961796279637964796579667967796879697970797179727973797479757976797779787979798079817982798379847985798679877988798979907991799279937994799579967997799879998000800180028003800480058006800780088009801080118012801380148015801680178018801980208021802280238024802580268027802880298030803180328033803480358036803780388039804080418042804380448045804680478048804980508051805280538054805580568057805880598060806180628063806480658066806780688069807080718072807380748075807680778078807980808081808280838084808580868087808880898090809180928093809480958096809780988099810081018102810381048105810681078108810981108111811281138114811581168117811881198120812181228123812481258126812781288129813081318132813381348135813681378138813981408141814281438144814581468147814881498150815181528153815481558156815781588159816081618162816381648165816681678168816981708171817281738174817581768177817881798180818181828183818481858186818781888189819081918192819381948195819681978198819982008201820282038204820582068207820882098210821182128213821482158216821782188219822082218222822382248225822682278228822982308231823282338234823582368237823882398240824182428243824482458246824782488249825082518252825382548255825682578258825982608261826282638264826582668267826882698270827182728273827482758276827782788279828082818282828382848285828682878288828982908291829282938294829582968297829882998300830183028303830483058306830783088309831083118312831383148315831683178318831983208321832283238324832583268327832883298330833183328333833483358336833783388339834083418342834383448345834683478348834983508351835283538354835583568357835883598360836183628363836483658366836783688369837083718372837383748375837683778378837983808381838283838384838583868387838883898390839183928393839483958396839783988399840084018402840384048405840684078408840984108411841284138414841584168417841884198420842184228423842484258426842784288429843084318432843384348435843684378438843984408441844284438444844584468447844884498450845184528453845484558456845784588459846084618462846384648465846684678468846984708471847284738474847584768477847884798480848184828483848484858486848784888489849084918492849384948495849684978498849985008501850285038504850585068507850885098510851185128513851485158516851785188519852085218522852385248525852685278528852985308531853285338534853585368537853885398540854185428543854485458546854785488549855085518552855385548555855685578558855985608561856285638564856585668567856885698570857185728573857485758576857785788579858085818582858385848585858685878588858985908591859285938594859585968597859885998600860186028603860486058606860786088609861086118612861386148615861686178618861986208621862286238624862586268627862886298630863186328633863486358636863786388639864086418642864386448645864686478648864986508651865286538654865586568657865886598660866186628663866486658666866786688669867086718672867386748675867686778678867986808681868286838684868586868687868886898690869186928693869486958696869786988699870087018702870387048705870687078708870987108711871287138714871587168717871887198720872187228723872487258726872787288729873087318732873387348735873687378738873987408741874287438744874587468747874887498750875187528753875487558756875787588759876087618762876387648765876687678768876987708771877287738774877587768777877887798780878187828783878487858786878787888789879087918792879387948795879687978798879988008801880288038804880588068807880888098810881188128813881488158816881788188819882088218822882388248825882688278828882988308831883288338834883588368837883888398840884188428843884488458846884788488849885088518852885388548855885688578858885988608861886288638864886588668867886888698870887188728873887488758876887788788879888088818882888388848885888688878888888988908891889288938894889588968897889888998900890189028903890489058906890789088909891089118912891389148915891689178918891989208921892289238924892589268927892889298930893189328933893489358936893789388939894089418942894389448945894689478948894989508951895289538954895589568957895889598960896189628963896489658966896789688969897089718972897389748975897689778978897989808981898289838984898589868987898889898990899189928993899489958996899789988999900090019002900390049005900690079008900990109011901290139014901590169017901890199020902190229023902490259026902790289029903090319032903390349035903690379038903990409041904290439044904590469047904890499050905190529053905490559056905790589059906090619062906390649065906690679068906990709071907290739074907590769077907890799080908190829083908490859086908790889089909090919092909390949095909690979098909991009101910291039104910591069107910891099110911191129113911491159116911791189119912091219122912391249125912691279128912991309131913291339134913591369137913891399140914191429143914491459146914791489149915091519152915391549155915691579158915991609161916291639164916591669167916891699170917191729173917491759176917791789179918091819182918391849185918691879188918991909191919291939194919591969197919891999200920192029203920492059206920792089209921092119212921392149215921692179218921992209221922292239224922592269227922892299230923192329233923492359236923792389239924092419242924392449245924692479248924992509251925292539254925592569257925892599260926192629263926492659266926792689269927092719272927392749275927692779278927992809281928292839284928592869287928892899290929192929293929492959296929792989299930093019302930393049305930693079308930993109311931293139314931593169317931893199320932193229323932493259326932793289329933093319332933393349335933693379338933993409341934293439344934593469347934893499350935193529353935493559356935793589359936093619362936393649365936693679368936993709371937293739374937593769377937893799380938193829383938493859386938793889389939093919392939393949395939693979398939994009401940294039404940594069407940894099410941194129413941494159416941794189419942094219422942394249425942694279428942994309431943294339434943594369437943894399440944194429443944494459446944794489449945094519452945394549455945694579458945994609461946294639464946594669467946894699470947194729473947494759476947794789479948094819482948394849485948694879488948994909491949294939494949594969497949894999500950195029503950495059506950795089509951095119512951395149515951695179518951995209521952295239524952595269527952895299530953195329533953495359536953795389539954095419542954395449545954695479548954995509551955295539554955595569557955895599560956195629563956495659566956795689569957095719572957395749575957695779578957995809581958295839584958595869587958895899590959195929593959495959596959795989599960096019602960396049605960696079608960996109611961296139614961596169617961896199620962196229623962496259626962796289629963096319632963396349635963696379638963996409641964296439644964596469647964896499650965196529653965496559656965796589659966096619662966396649665966696679668966996709671967296739674967596769677967896799680968196829683968496859686968796889689969096919692969396949695969696979698969997009701970297039704970597069707970897099710971197129713971497159716971797189719972097219722972397249725972697279728972997309731973297339734973597369737973897399740974197429743974497459746974797489749975097519752975397549755975697579758975997609761976297639764976597669767976897699770977197729773977497759776977797789779978097819782978397849785978697879788978997909791979297939794979597969797979897999800980198029803980498059806980798089809981098119812981398149815981698179818981998209821982298239824982598269827982898299830983198329833983498359836983798389839984098419842984398449845984698479848984998509851985298539854985598569857985898599860986198629863986498659866986798689869987098719872987398749875987698779878987998809881988298839884988598869887988898899890989198929893989498959896989798989899990099019902990399049905990699079908990999109911991299139914991599169917991899199920992199229923992499259926992799289929993099319932993399349935993699379938993999409941994299439944994599469947994899499950995199529953995499559956995799589959996099619962996399649965996699679968996999709971997299739974997599769977997899799980998199829983998499859986998799889989999099919992999399949995999699979998999910000100011000210003100041000510006100071000810009100101001110012100131001410015100161001710018100191002010021100221002310024100251002610027100281002910030100311003210033100341003510036100371003810039100401004110042100431004410045100461004710048100491005010051100521005310054100551005610057100581005910060100611006210063100641006510066100671006810069100701007110072100731007410075100761007710078100791008010081100821008310084100851008610087100881008910090100911009210093100941009510096100971009810099101001010110102101031010410105101061010710108101091011010111101121011310114101151011610117101181011910120101211012210123101241012510126101271012810129101301013110132101331013410135101361013710138101391014010141101421014310144101451014610147101481014910150101511015210153101541015510156101571015810159101601016110162101631016410165101661016710168101691017010171101721017310174101751017610177101781017910180101811018210183101841018510186101871018810189101901019110192101931019410195101961019710198101991020010201102021020310204102051020610207102081020910210102111021210213102141021510216102171021810219102201022110222102231022410225102261022710228102291023010231102321023310234102351023610237102381023910240102411024210243102441024510246102471024810249102501025110252102531025410255102561025710258102591026010261102621026310264102651026610267102681026910270102711027210273102741027510276102771027810279102801028110282102831028410285102861028710288102891029010291102921029310294102951029610297102981029910300103011030210303103041030510306103071030810309103101031110312103131031410315103161031710318103191032010321103221032310324103251032610327103281032910330103311033210333103341033510336103371033810339103401034110342103431034410345103461034710348103491035010351103521035310354103551035610357103581035910360103611036210363103641036510366103671036810369103701037110372103731037410375103761037710378103791038010381103821038310384103851038610387103881038910390103911039210393103941039510396103971039810399104001040110402104031040410405104061040710408104091041010411104121041310414104151041610417104181041910420104211042210423104241042510426104271042810429104301043110432104331043410435104361043710438104391044010441104421044310444104451044610447104481044910450104511045210453104541045510456104571045810459104601046110462104631046410465104661046710468104691047010471104721047310474104751047610477104781047910480104811048210483104841048510486104871048810489104901049110492104931049410495104961049710498104991050010501105021050310504105051050610507105081050910510105111051210513105141051510516105171051810519105201052110522105231052410525105261052710528105291053010531105321053310534105351053610537105381053910540105411054210543105441054510546105471054810549105501055110552105531055410555105561055710558105591056010561105621056310564105651056610567105681056910570105711057210573105741057510576105771057810579105801058110582105831058410585105861058710588105891059010591105921059310594105951059610597105981059910600106011060210603106041060510606106071060810609106101061110612106131061410615106161061710618106191062010621106221062310624106251062610627106281062910630106311063210633106341063510636106371063810639106401064110642106431064410645106461064710648106491065010651106521065310654106551065610657106581065910660106611066210663106641066510666106671066810669106701067110672106731067410675106761067710678106791068010681106821068310684106851068610687106881068910690106911069210693106941069510696106971069810699107001070110702107031070410705107061070710708107091071010711107121071310714107151071610717107181071910720107211072210723107241072510726107271072810729107301073110732107331073410735107361073710738107391074010741107421074310744107451074610747107481074910750107511075210753107541075510756107571075810759107601076110762107631076410765107661076710768107691077010771
  1. /*
  2. * Copyright (c) 2016-2019 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #ifdef DP_RATETABLE_SUPPORT
  36. #include "dp_ratetable.h"
  37. #endif
  38. #include <cdp_txrx_handle.h>
  39. #include <wlan_cfg.h>
  40. #include "cdp_txrx_cmn_struct.h"
  41. #include "cdp_txrx_stats_struct.h"
  42. #include "cdp_txrx_cmn_reg.h"
  43. #include <qdf_util.h>
  44. #include "dp_peer.h"
  45. #include "dp_rx_mon.h"
  46. #include "htt_stats.h"
  47. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  48. #include "cfg_ucfg_api.h"
  49. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  50. #include "cdp_txrx_flow_ctrl_v2.h"
  51. #else
  52. static inline void
  53. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  54. {
  55. return;
  56. }
  57. #endif
  58. #include "dp_ipa.h"
  59. #include "dp_cal_client_api.h"
  60. #ifdef CONFIG_MCL
  61. extern int con_mode_monitor;
  62. #ifndef REMOVE_PKT_LOG
  63. #include <pktlog_ac_api.h>
  64. #include <pktlog_ac.h>
  65. #endif
  66. #endif
  67. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle);
  68. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force);
  69. static struct dp_soc *
  70. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  71. struct ol_if_ops *ol_ops, uint16_t device_id);
  72. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  73. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  74. uint8_t *peer_mac_addr,
  75. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  76. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  77. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  78. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  79. #ifdef ENABLE_VERBOSE_DEBUG
  80. bool is_dp_verbose_debug_enabled;
  81. #endif
  82. #define DP_INTR_POLL_TIMER_MS 10
  83. /* Generic AST entry aging timer value */
  84. #define DP_AST_AGING_TIMER_DEFAULT_MS 1000
  85. /* WDS AST entry aging timer value */
  86. #define DP_WDS_AST_AGING_TIMER_DEFAULT_MS 120000
  87. #define DP_WDS_AST_AGING_TIMER_CNT \
  88. ((DP_WDS_AST_AGING_TIMER_DEFAULT_MS / DP_AST_AGING_TIMER_DEFAULT_MS) - 1)
  89. #define DP_MCS_LENGTH (6*MAX_MCS)
  90. #define DP_NSS_LENGTH (6*SS_COUNT)
  91. #define DP_MU_GROUP_SHOW 16
  92. #define DP_MU_GROUP_LENGTH (6 * DP_MU_GROUP_SHOW)
  93. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  94. #define DP_MAX_INT_CONTEXTS_STRING_LENGTH (6 * WLAN_CFG_INT_NUM_CONTEXTS)
  95. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  96. #define DP_MAX_MCS_STRING_LEN 30
  97. #define DP_CURR_FW_STATS_AVAIL 19
  98. #define DP_HTT_DBG_EXT_STATS_MAX 256
  99. #define DP_MAX_SLEEP_TIME 100
  100. #ifndef QCA_WIFI_3_0_EMU
  101. #define SUSPEND_DRAIN_WAIT 500
  102. #else
  103. #define SUSPEND_DRAIN_WAIT 3000
  104. #endif
  105. #ifdef IPA_OFFLOAD
  106. /* Exclude IPA rings from the interrupt context */
  107. #define TX_RING_MASK_VAL 0xb
  108. #define RX_RING_MASK_VAL 0x7
  109. #else
  110. #define TX_RING_MASK_VAL 0xF
  111. #define RX_RING_MASK_VAL 0xF
  112. #endif
  113. #define STR_MAXLEN 64
  114. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  115. /* PPDU stats mask sent to FW to enable enhanced stats */
  116. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  117. /* PPDU stats mask sent to FW to support debug sniffer feature */
  118. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  119. /* PPDU stats mask sent to FW to support BPR feature*/
  120. #define DP_PPDU_STATS_CFG_BPR 0x2000
  121. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  122. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  123. DP_PPDU_STATS_CFG_ENH_STATS)
  124. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  125. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  126. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  127. #define RNG_ERR "SRNG setup failed for"
  128. /**
  129. * default_dscp_tid_map - Default DSCP-TID mapping
  130. *
  131. * DSCP TID
  132. * 000000 0
  133. * 001000 1
  134. * 010000 2
  135. * 011000 3
  136. * 100000 4
  137. * 101000 5
  138. * 110000 6
  139. * 111000 7
  140. */
  141. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  142. 0, 0, 0, 0, 0, 0, 0, 0,
  143. 1, 1, 1, 1, 1, 1, 1, 1,
  144. 2, 2, 2, 2, 2, 2, 2, 2,
  145. 3, 3, 3, 3, 3, 3, 3, 3,
  146. 4, 4, 4, 4, 4, 4, 4, 4,
  147. 5, 5, 5, 5, 5, 5, 5, 5,
  148. 6, 6, 6, 6, 6, 6, 6, 6,
  149. 7, 7, 7, 7, 7, 7, 7, 7,
  150. };
  151. /**
  152. * default_pcp_tid_map - Default PCP-TID mapping
  153. *
  154. * PCP TID
  155. * 000 0
  156. * 001 1
  157. * 010 2
  158. * 011 3
  159. * 100 4
  160. * 101 5
  161. * 110 6
  162. * 111 7
  163. */
  164. static uint8_t default_pcp_tid_map[PCP_TID_MAP_MAX] = {
  165. 0, 1, 2, 3, 4, 5, 6, 7,
  166. };
  167. /*
  168. * struct dp_rate_debug
  169. *
  170. * @mcs_type: print string for a given mcs
  171. * @valid: valid mcs rate?
  172. */
  173. struct dp_rate_debug {
  174. char mcs_type[DP_MAX_MCS_STRING_LEN];
  175. uint8_t valid;
  176. };
  177. #define MCS_VALID 1
  178. #define MCS_INVALID 0
  179. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  180. {
  181. {"OFDM 48 Mbps", MCS_VALID},
  182. {"OFDM 24 Mbps", MCS_VALID},
  183. {"OFDM 12 Mbps", MCS_VALID},
  184. {"OFDM 6 Mbps ", MCS_VALID},
  185. {"OFDM 54 Mbps", MCS_VALID},
  186. {"OFDM 36 Mbps", MCS_VALID},
  187. {"OFDM 18 Mbps", MCS_VALID},
  188. {"OFDM 9 Mbps ", MCS_VALID},
  189. {"INVALID ", MCS_INVALID},
  190. {"INVALID ", MCS_INVALID},
  191. {"INVALID ", MCS_INVALID},
  192. {"INVALID ", MCS_INVALID},
  193. {"INVALID ", MCS_VALID},
  194. },
  195. {
  196. {"CCK 11 Mbps Long ", MCS_VALID},
  197. {"CCK 5.5 Mbps Long ", MCS_VALID},
  198. {"CCK 2 Mbps Long ", MCS_VALID},
  199. {"CCK 1 Mbps Long ", MCS_VALID},
  200. {"CCK 11 Mbps Short ", MCS_VALID},
  201. {"CCK 5.5 Mbps Short", MCS_VALID},
  202. {"CCK 2 Mbps Short ", MCS_VALID},
  203. {"INVALID ", MCS_INVALID},
  204. {"INVALID ", MCS_INVALID},
  205. {"INVALID ", MCS_INVALID},
  206. {"INVALID ", MCS_INVALID},
  207. {"INVALID ", MCS_INVALID},
  208. {"INVALID ", MCS_VALID},
  209. },
  210. {
  211. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  212. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  213. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  214. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  215. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  216. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  217. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  218. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  219. {"INVALID ", MCS_INVALID},
  220. {"INVALID ", MCS_INVALID},
  221. {"INVALID ", MCS_INVALID},
  222. {"INVALID ", MCS_INVALID},
  223. {"INVALID ", MCS_VALID},
  224. },
  225. {
  226. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  227. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  228. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  229. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  230. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  231. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  232. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  233. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  234. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  235. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  236. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  237. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  238. {"INVALID ", MCS_VALID},
  239. },
  240. {
  241. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  242. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  243. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  244. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  245. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  246. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  247. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  248. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  249. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  250. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  251. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  252. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  253. {"INVALID ", MCS_VALID},
  254. }
  255. };
  256. /**
  257. * dp_cpu_ring_map_type - dp tx cpu ring map
  258. * @DP_NSS_DEFAULT_MAP: Default mode with no NSS offloaded
  259. * @DP_NSS_FIRST_RADIO_OFFLOADED_MAP: Only First Radio is offloaded
  260. * @DP_NSS_SECOND_RADIO_OFFLOADED_MAP: Only second radio is offloaded
  261. * @DP_NSS_DBDC_OFFLOADED_MAP: Both radios are offloaded
  262. * @DP_NSS_DBTC_OFFLOADED_MAP: All three radios are offloaded
  263. * @DP_NSS_CPU_RING_MAP_MAX: Max cpu ring map val
  264. */
  265. enum dp_cpu_ring_map_types {
  266. DP_NSS_DEFAULT_MAP,
  267. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  268. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  269. DP_NSS_DBDC_OFFLOADED_MAP,
  270. DP_NSS_DBTC_OFFLOADED_MAP,
  271. DP_NSS_CPU_RING_MAP_MAX
  272. };
  273. /**
  274. * @brief Cpu to tx ring map
  275. */
  276. #ifdef CONFIG_WIN
  277. static uint8_t
  278. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  279. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  280. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  281. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  282. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  283. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  284. };
  285. #else
  286. static uint8_t
  287. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  288. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  289. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  290. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  291. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  292. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  293. };
  294. #endif
  295. /**
  296. * @brief Select the type of statistics
  297. */
  298. enum dp_stats_type {
  299. STATS_FW = 0,
  300. STATS_HOST = 1,
  301. STATS_TYPE_MAX = 2,
  302. };
  303. /**
  304. * @brief General Firmware statistics options
  305. *
  306. */
  307. enum dp_fw_stats {
  308. TXRX_FW_STATS_INVALID = -1,
  309. };
  310. /**
  311. * dp_stats_mapping_table - Firmware and Host statistics
  312. * currently supported
  313. */
  314. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  315. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  316. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  317. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  318. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  319. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  320. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  321. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  322. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  323. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  324. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  325. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  326. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  327. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  328. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  329. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  330. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  331. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  332. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  333. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  334. /* Last ENUM for HTT FW STATS */
  335. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  336. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  337. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  338. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  339. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  340. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  341. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  342. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  343. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  344. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  345. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  346. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  347. };
  348. /* MCL specific functions */
  349. #ifdef CONFIG_MCL
  350. /**
  351. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  352. * @soc: pointer to dp_soc handle
  353. * @intr_ctx_num: interrupt context number for which mon mask is needed
  354. *
  355. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  356. * This function is returning 0, since in interrupt mode(softirq based RX),
  357. * we donot want to process monitor mode rings in a softirq.
  358. *
  359. * So, in case packet log is enabled for SAP/STA/P2P modes,
  360. * regular interrupt processing will not process monitor mode rings. It would be
  361. * done in a separate timer context.
  362. *
  363. * Return: 0
  364. */
  365. static inline
  366. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  367. {
  368. return 0;
  369. }
  370. /*
  371. * dp_service_mon_rings()- timer to reap monitor rings
  372. * reqd as we are not getting ppdu end interrupts
  373. * @arg: SoC Handle
  374. *
  375. * Return:
  376. *
  377. */
  378. static void dp_service_mon_rings(void *arg)
  379. {
  380. struct dp_soc *soc = (struct dp_soc *)arg;
  381. int ring = 0, work_done, mac_id;
  382. struct dp_pdev *pdev = NULL;
  383. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  384. pdev = soc->pdev_list[ring];
  385. if (!pdev)
  386. continue;
  387. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  388. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  389. pdev->pdev_id);
  390. work_done = dp_mon_process(soc, mac_for_pdev,
  391. QCA_NAPI_BUDGET);
  392. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  393. FL("Reaped %d descs from Monitor rings"),
  394. work_done);
  395. }
  396. }
  397. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  398. }
  399. #ifndef REMOVE_PKT_LOG
  400. /**
  401. * dp_pkt_log_init() - API to initialize packet log
  402. * @ppdev: physical device handle
  403. * @scn: HIF context
  404. *
  405. * Return: none
  406. */
  407. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  408. {
  409. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  410. if (handle->pkt_log_init) {
  411. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  412. "%s: Packet log not initialized", __func__);
  413. return;
  414. }
  415. pktlog_sethandle(&handle->pl_dev, scn);
  416. pktlog_set_callback_regtype(PKTLOG_DEFAULT_CALLBACK_REGISTRATION);
  417. if (pktlogmod_init(scn)) {
  418. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  419. "%s: pktlogmod_init failed", __func__);
  420. handle->pkt_log_init = false;
  421. } else {
  422. handle->pkt_log_init = true;
  423. }
  424. }
  425. /**
  426. * dp_pkt_log_con_service() - connect packet log service
  427. * @ppdev: physical device handle
  428. * @scn: device context
  429. *
  430. * Return: none
  431. */
  432. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  433. {
  434. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  435. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  436. pktlog_htc_attach();
  437. }
  438. /**
  439. * dp_get_num_rx_contexts() - get number of RX contexts
  440. * @soc_hdl: cdp opaque soc handle
  441. *
  442. * Return: number of RX contexts
  443. */
  444. static int dp_get_num_rx_contexts(struct cdp_soc_t *soc_hdl)
  445. {
  446. int i;
  447. int num_rx_contexts = 0;
  448. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  449. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  450. if (wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i))
  451. num_rx_contexts++;
  452. return num_rx_contexts;
  453. }
  454. /**
  455. * dp_pktlogmod_exit() - API to cleanup pktlog info
  456. * @handle: Pdev handle
  457. *
  458. * Return: none
  459. */
  460. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  461. {
  462. void *scn = (void *)handle->soc->hif_handle;
  463. if (!scn) {
  464. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  465. "%s: Invalid hif(scn) handle", __func__);
  466. return;
  467. }
  468. pktlogmod_exit(scn);
  469. handle->pkt_log_init = false;
  470. }
  471. #endif
  472. #else
  473. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  474. /**
  475. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  476. * @soc: pointer to dp_soc handle
  477. * @intr_ctx_num: interrupt context number for which mon mask is needed
  478. *
  479. * Return: mon mask value
  480. */
  481. static inline
  482. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  483. {
  484. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  485. }
  486. #endif
  487. /**
  488. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  489. * @cdp_opaque_vdev: pointer to cdp_vdev
  490. *
  491. * Return: pointer to dp_vdev
  492. */
  493. static
  494. struct dp_vdev *dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  495. {
  496. return (struct dp_vdev *)cdp_opaque_vdev;
  497. }
  498. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  499. struct cdp_peer *peer_hdl,
  500. uint8_t *mac_addr,
  501. enum cdp_txrx_ast_entry_type type,
  502. uint32_t flags)
  503. {
  504. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  505. (struct dp_peer *)peer_hdl,
  506. mac_addr,
  507. type,
  508. flags);
  509. }
  510. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  511. struct cdp_peer *peer_hdl,
  512. uint8_t *wds_macaddr,
  513. uint32_t flags)
  514. {
  515. int status = -1;
  516. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  517. struct dp_ast_entry *ast_entry = NULL;
  518. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  519. qdf_spin_lock_bh(&soc->ast_lock);
  520. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  521. peer->vdev->pdev->pdev_id);
  522. if (ast_entry) {
  523. status = dp_peer_update_ast(soc,
  524. peer,
  525. ast_entry, flags);
  526. }
  527. qdf_spin_unlock_bh(&soc->ast_lock);
  528. return status;
  529. }
  530. /*
  531. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  532. * @soc_handle: Datapath SOC handle
  533. * @wds_macaddr: WDS entry MAC Address
  534. * Return: None
  535. */
  536. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  537. uint8_t *wds_macaddr,
  538. uint8_t *peer_mac_addr,
  539. void *vdev_handle)
  540. {
  541. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  542. struct dp_ast_entry *ast_entry = NULL;
  543. struct dp_ast_entry *tmp_ast_entry;
  544. struct dp_peer *peer;
  545. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  546. struct dp_pdev *pdev;
  547. if (!vdev)
  548. return;
  549. pdev = vdev->pdev;
  550. if (peer_mac_addr) {
  551. peer = dp_peer_find_hash_find(soc, peer_mac_addr,
  552. 0, vdev->vdev_id);
  553. if (!peer)
  554. return;
  555. qdf_spin_lock_bh(&soc->ast_lock);
  556. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, tmp_ast_entry) {
  557. if ((ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM) ||
  558. (ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  559. dp_peer_del_ast(soc, ast_entry);
  560. }
  561. qdf_spin_unlock_bh(&soc->ast_lock);
  562. dp_peer_unref_delete(peer);
  563. } else if (wds_macaddr) {
  564. qdf_spin_lock_bh(&soc->ast_lock);
  565. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  566. pdev->pdev_id);
  567. if (ast_entry) {
  568. if ((ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM) ||
  569. (ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  570. dp_peer_del_ast(soc, ast_entry);
  571. }
  572. qdf_spin_unlock_bh(&soc->ast_lock);
  573. }
  574. }
  575. /*
  576. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  577. * @soc: Datapath SOC handle
  578. *
  579. * Return: None
  580. */
  581. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  582. void *vdev_hdl)
  583. {
  584. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  585. struct dp_pdev *pdev;
  586. struct dp_vdev *vdev;
  587. struct dp_peer *peer;
  588. struct dp_ast_entry *ase, *temp_ase;
  589. int i;
  590. qdf_spin_lock_bh(&soc->ast_lock);
  591. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  592. pdev = soc->pdev_list[i];
  593. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  594. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  595. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  596. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  597. if ((ase->type ==
  598. CDP_TXRX_AST_TYPE_WDS_HM) ||
  599. (ase->type ==
  600. CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  601. dp_peer_del_ast(soc, ase);
  602. }
  603. }
  604. }
  605. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  606. }
  607. qdf_spin_unlock_bh(&soc->ast_lock);
  608. }
  609. /*
  610. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  611. * @soc: Datapath SOC handle
  612. *
  613. * Return: None
  614. */
  615. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  616. {
  617. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  618. struct dp_pdev *pdev;
  619. struct dp_vdev *vdev;
  620. struct dp_peer *peer;
  621. struct dp_ast_entry *ase, *temp_ase;
  622. int i;
  623. qdf_spin_lock_bh(&soc->ast_lock);
  624. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  625. pdev = soc->pdev_list[i];
  626. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  627. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  628. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  629. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  630. if ((ase->type ==
  631. CDP_TXRX_AST_TYPE_STATIC) ||
  632. (ase->type ==
  633. CDP_TXRX_AST_TYPE_SELF) ||
  634. (ase->type ==
  635. CDP_TXRX_AST_TYPE_STA_BSS))
  636. continue;
  637. dp_peer_del_ast(soc, ase);
  638. }
  639. }
  640. }
  641. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  642. }
  643. qdf_spin_unlock_bh(&soc->ast_lock);
  644. }
  645. /**
  646. * dp_peer_get_ast_info_by_soc_wifi3() - search the soc AST hash table
  647. * and return ast entry information
  648. * of first ast entry found in the
  649. * table with given mac address
  650. *
  651. * @soc : data path soc handle
  652. * @ast_mac_addr : AST entry mac address
  653. * @ast_entry_info : ast entry information
  654. *
  655. * return : true if ast entry found with ast_mac_addr
  656. * false if ast entry not found
  657. */
  658. static bool dp_peer_get_ast_info_by_soc_wifi3
  659. (struct cdp_soc_t *soc_hdl,
  660. uint8_t *ast_mac_addr,
  661. struct cdp_ast_entry_info *ast_entry_info)
  662. {
  663. struct dp_ast_entry *ast_entry;
  664. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  665. qdf_spin_lock_bh(&soc->ast_lock);
  666. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  667. if (!ast_entry || !ast_entry->peer) {
  668. qdf_spin_unlock_bh(&soc->ast_lock);
  669. return false;
  670. }
  671. if (ast_entry->delete_in_progress && !ast_entry->callback) {
  672. qdf_spin_unlock_bh(&soc->ast_lock);
  673. return false;
  674. }
  675. ast_entry_info->type = ast_entry->type;
  676. ast_entry_info->pdev_id = ast_entry->pdev_id;
  677. ast_entry_info->vdev_id = ast_entry->vdev_id;
  678. ast_entry_info->peer_id = ast_entry->peer->peer_ids[0];
  679. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  680. &ast_entry->peer->mac_addr.raw[0],
  681. QDF_MAC_ADDR_SIZE);
  682. qdf_spin_unlock_bh(&soc->ast_lock);
  683. return true;
  684. }
  685. /**
  686. * dp_peer_get_ast_info_by_pdevid_wifi3() - search the soc AST hash table
  687. * and return ast entry information
  688. * if mac address and pdev_id matches
  689. *
  690. * @soc : data path soc handle
  691. * @ast_mac_addr : AST entry mac address
  692. * @pdev_id : pdev_id
  693. * @ast_entry_info : ast entry information
  694. *
  695. * return : true if ast entry found with ast_mac_addr
  696. * false if ast entry not found
  697. */
  698. static bool dp_peer_get_ast_info_by_pdevid_wifi3
  699. (struct cdp_soc_t *soc_hdl,
  700. uint8_t *ast_mac_addr,
  701. uint8_t pdev_id,
  702. struct cdp_ast_entry_info *ast_entry_info)
  703. {
  704. struct dp_ast_entry *ast_entry;
  705. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  706. qdf_spin_lock_bh(&soc->ast_lock);
  707. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr, pdev_id);
  708. if (!ast_entry || !ast_entry->peer) {
  709. qdf_spin_unlock_bh(&soc->ast_lock);
  710. return false;
  711. }
  712. if (ast_entry->delete_in_progress && !ast_entry->callback) {
  713. qdf_spin_unlock_bh(&soc->ast_lock);
  714. return false;
  715. }
  716. ast_entry_info->type = ast_entry->type;
  717. ast_entry_info->pdev_id = ast_entry->pdev_id;
  718. ast_entry_info->vdev_id = ast_entry->vdev_id;
  719. ast_entry_info->peer_id = ast_entry->peer->peer_ids[0];
  720. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  721. &ast_entry->peer->mac_addr.raw[0],
  722. QDF_MAC_ADDR_SIZE);
  723. qdf_spin_unlock_bh(&soc->ast_lock);
  724. return true;
  725. }
  726. /**
  727. * dp_peer_ast_entry_del_by_soc() - delete the ast entry from soc AST hash table
  728. * with given mac address
  729. *
  730. * @soc : data path soc handle
  731. * @ast_mac_addr : AST entry mac address
  732. * @callback : callback function to called on ast delete response from FW
  733. * @cookie : argument to be passed to callback
  734. *
  735. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  736. * is sent
  737. * QDF_STATUS_E_INVAL false if ast entry not found
  738. */
  739. static QDF_STATUS dp_peer_ast_entry_del_by_soc(struct cdp_soc_t *soc_handle,
  740. uint8_t *mac_addr,
  741. txrx_ast_free_cb callback,
  742. void *cookie)
  743. {
  744. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  745. struct dp_ast_entry *ast_entry;
  746. txrx_ast_free_cb cb = NULL;
  747. void *arg = NULL;
  748. qdf_spin_lock_bh(&soc->ast_lock);
  749. ast_entry = dp_peer_ast_hash_find_soc(soc, mac_addr);
  750. if (!ast_entry) {
  751. qdf_spin_unlock_bh(&soc->ast_lock);
  752. return -QDF_STATUS_E_INVAL;
  753. }
  754. if (ast_entry->callback) {
  755. cb = ast_entry->callback;
  756. arg = ast_entry->cookie;
  757. }
  758. ast_entry->callback = callback;
  759. ast_entry->cookie = cookie;
  760. /*
  761. * if delete_in_progress is set AST delete is sent to target
  762. * and host is waiting for response should not send delete
  763. * again
  764. */
  765. if (!ast_entry->delete_in_progress)
  766. dp_peer_del_ast(soc, ast_entry);
  767. qdf_spin_unlock_bh(&soc->ast_lock);
  768. if (cb) {
  769. cb(soc->ctrl_psoc,
  770. soc,
  771. arg,
  772. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  773. }
  774. return QDF_STATUS_SUCCESS;
  775. }
  776. /**
  777. * dp_peer_ast_entry_del_by_pdev() - delete the ast entry from soc AST hash
  778. * table if mac address and pdev_id matches
  779. *
  780. * @soc : data path soc handle
  781. * @ast_mac_addr : AST entry mac address
  782. * @pdev_id : pdev id
  783. * @callback : callback function to called on ast delete response from FW
  784. * @cookie : argument to be passed to callback
  785. *
  786. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  787. * is sent
  788. * QDF_STATUS_E_INVAL false if ast entry not found
  789. */
  790. static QDF_STATUS dp_peer_ast_entry_del_by_pdev(struct cdp_soc_t *soc_handle,
  791. uint8_t *mac_addr,
  792. uint8_t pdev_id,
  793. txrx_ast_free_cb callback,
  794. void *cookie)
  795. {
  796. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  797. struct dp_ast_entry *ast_entry;
  798. txrx_ast_free_cb cb = NULL;
  799. void *arg = NULL;
  800. qdf_spin_lock_bh(&soc->ast_lock);
  801. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, mac_addr, pdev_id);
  802. if (!ast_entry) {
  803. qdf_spin_unlock_bh(&soc->ast_lock);
  804. return -QDF_STATUS_E_INVAL;
  805. }
  806. if (ast_entry->callback) {
  807. cb = ast_entry->callback;
  808. arg = ast_entry->cookie;
  809. }
  810. ast_entry->callback = callback;
  811. ast_entry->cookie = cookie;
  812. /*
  813. * if delete_in_progress is set AST delete is sent to target
  814. * and host is waiting for response should not sent delete
  815. * again
  816. */
  817. if (!ast_entry->delete_in_progress)
  818. dp_peer_del_ast(soc, ast_entry);
  819. qdf_spin_unlock_bh(&soc->ast_lock);
  820. if (cb) {
  821. cb(soc->ctrl_psoc,
  822. soc,
  823. arg,
  824. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  825. }
  826. return QDF_STATUS_SUCCESS;
  827. }
  828. /**
  829. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  830. * @ring_num: ring num of the ring being queried
  831. * @grp_mask: the grp_mask array for the ring type in question.
  832. *
  833. * The grp_mask array is indexed by group number and the bit fields correspond
  834. * to ring numbers. We are finding which interrupt group a ring belongs to.
  835. *
  836. * Return: the index in the grp_mask array with the ring number.
  837. * -QDF_STATUS_E_NOENT if no entry is found
  838. */
  839. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  840. {
  841. int ext_group_num;
  842. int mask = 1 << ring_num;
  843. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  844. ext_group_num++) {
  845. if (mask & grp_mask[ext_group_num])
  846. return ext_group_num;
  847. }
  848. return -QDF_STATUS_E_NOENT;
  849. }
  850. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  851. enum hal_ring_type ring_type,
  852. int ring_num)
  853. {
  854. int *grp_mask;
  855. switch (ring_type) {
  856. case WBM2SW_RELEASE:
  857. /* dp_tx_comp_handler - soc->tx_comp_ring */
  858. if (ring_num < 3)
  859. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  860. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  861. else if (ring_num == 3) {
  862. /* sw treats this as a separate ring type */
  863. grp_mask = &soc->wlan_cfg_ctx->
  864. int_rx_wbm_rel_ring_mask[0];
  865. ring_num = 0;
  866. } else {
  867. qdf_assert(0);
  868. return -QDF_STATUS_E_NOENT;
  869. }
  870. break;
  871. case REO_EXCEPTION:
  872. /* dp_rx_err_process - &soc->reo_exception_ring */
  873. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  874. break;
  875. case REO_DST:
  876. /* dp_rx_process - soc->reo_dest_ring */
  877. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  878. break;
  879. case REO_STATUS:
  880. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  881. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  882. break;
  883. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  884. case RXDMA_MONITOR_STATUS:
  885. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  886. case RXDMA_MONITOR_DST:
  887. /* dp_mon_process */
  888. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  889. break;
  890. case RXDMA_DST:
  891. /* dp_rxdma_err_process */
  892. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  893. break;
  894. case RXDMA_BUF:
  895. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  896. break;
  897. case RXDMA_MONITOR_BUF:
  898. /* TODO: support low_thresh interrupt */
  899. return -QDF_STATUS_E_NOENT;
  900. break;
  901. case TCL_DATA:
  902. case TCL_CMD:
  903. case REO_CMD:
  904. case SW2WBM_RELEASE:
  905. case WBM_IDLE_LINK:
  906. /* normally empty SW_TO_HW rings */
  907. return -QDF_STATUS_E_NOENT;
  908. break;
  909. case TCL_STATUS:
  910. case REO_REINJECT:
  911. /* misc unused rings */
  912. return -QDF_STATUS_E_NOENT;
  913. break;
  914. case CE_SRC:
  915. case CE_DST:
  916. case CE_DST_STATUS:
  917. /* CE_rings - currently handled by hif */
  918. default:
  919. return -QDF_STATUS_E_NOENT;
  920. break;
  921. }
  922. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  923. }
  924. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  925. *ring_params, int ring_type, int ring_num)
  926. {
  927. int msi_group_number;
  928. int msi_data_count;
  929. int ret;
  930. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  931. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  932. &msi_data_count, &msi_data_start,
  933. &msi_irq_start);
  934. if (ret)
  935. return;
  936. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  937. ring_num);
  938. if (msi_group_number < 0) {
  939. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  940. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  941. ring_type, ring_num);
  942. ring_params->msi_addr = 0;
  943. ring_params->msi_data = 0;
  944. return;
  945. }
  946. if (msi_group_number > msi_data_count) {
  947. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  948. FL("2 msi_groups will share an msi; msi_group_num %d"),
  949. msi_group_number);
  950. QDF_ASSERT(0);
  951. }
  952. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  953. ring_params->msi_addr = addr_low;
  954. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  955. ring_params->msi_data = (msi_group_number % msi_data_count)
  956. + msi_data_start;
  957. ring_params->flags |= HAL_SRNG_MSI_INTR;
  958. }
  959. /**
  960. * dp_print_ast_stats() - Dump AST table contents
  961. * @soc: Datapath soc handle
  962. *
  963. * return void
  964. */
  965. #ifdef FEATURE_AST
  966. void dp_print_ast_stats(struct dp_soc *soc)
  967. {
  968. uint8_t i;
  969. uint8_t num_entries = 0;
  970. struct dp_vdev *vdev;
  971. struct dp_pdev *pdev;
  972. struct dp_peer *peer;
  973. struct dp_ast_entry *ase, *tmp_ase;
  974. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  975. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS",
  976. "DA", "HMWDS_SEC"};
  977. DP_PRINT_STATS("AST Stats:");
  978. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  979. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  980. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  981. DP_PRINT_STATS("AST Table:");
  982. qdf_spin_lock_bh(&soc->ast_lock);
  983. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  984. pdev = soc->pdev_list[i];
  985. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  986. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  987. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  988. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  989. DP_PRINT_STATS("%6d mac_addr = %pM"
  990. " peer_mac_addr = %pM"
  991. " peer_id = %u"
  992. " type = %s"
  993. " next_hop = %d"
  994. " is_active = %d"
  995. " is_bss = %d"
  996. " ast_idx = %d"
  997. " ast_hash = %d"
  998. " delete_in_progress = %d"
  999. " pdev_id = %d"
  1000. " vdev_id = %d",
  1001. ++num_entries,
  1002. ase->mac_addr.raw,
  1003. ase->peer->mac_addr.raw,
  1004. ase->peer->peer_ids[0],
  1005. type[ase->type],
  1006. ase->next_hop,
  1007. ase->is_active,
  1008. ase->is_bss,
  1009. ase->ast_idx,
  1010. ase->ast_hash_value,
  1011. ase->delete_in_progress,
  1012. ase->pdev_id,
  1013. ase->vdev_id);
  1014. }
  1015. }
  1016. }
  1017. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1018. }
  1019. qdf_spin_unlock_bh(&soc->ast_lock);
  1020. }
  1021. #else
  1022. void dp_print_ast_stats(struct dp_soc *soc)
  1023. {
  1024. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  1025. return;
  1026. }
  1027. #endif
  1028. /**
  1029. * dp_print_peer_table() - Dump all Peer stats
  1030. * @vdev: Datapath Vdev handle
  1031. *
  1032. * return void
  1033. */
  1034. static void dp_print_peer_table(struct dp_vdev *vdev)
  1035. {
  1036. struct dp_peer *peer = NULL;
  1037. DP_PRINT_STATS("Dumping Peer Table Stats:");
  1038. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1039. if (!peer) {
  1040. DP_PRINT_STATS("Invalid Peer");
  1041. return;
  1042. }
  1043. DP_PRINT_STATS(" peer_mac_addr = %pM"
  1044. " nawds_enabled = %d"
  1045. " bss_peer = %d"
  1046. " wapi = %d"
  1047. " wds_enabled = %d"
  1048. " delete in progress = %d"
  1049. " peer id = %d",
  1050. peer->mac_addr.raw,
  1051. peer->nawds_enabled,
  1052. peer->bss_peer,
  1053. peer->wapi,
  1054. peer->wds_enabled,
  1055. peer->delete_in_progress,
  1056. peer->peer_ids[0]);
  1057. }
  1058. }
  1059. /*
  1060. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  1061. */
  1062. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  1063. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  1064. {
  1065. void *hal_soc = soc->hal_soc;
  1066. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  1067. /* TODO: See if we should get align size from hal */
  1068. uint32_t ring_base_align = 8;
  1069. struct hal_srng_params ring_params;
  1070. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  1071. /* TODO: Currently hal layer takes care of endianness related settings.
  1072. * See if these settings need to passed from DP layer
  1073. */
  1074. ring_params.flags = 0;
  1075. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  1076. srng->hal_srng = NULL;
  1077. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  1078. srng->num_entries = num_entries;
  1079. if (!dp_is_soc_reinit(soc)) {
  1080. srng->base_vaddr_unaligned =
  1081. qdf_mem_alloc_consistent(soc->osdev,
  1082. soc->osdev->dev,
  1083. srng->alloc_size,
  1084. &srng->base_paddr_unaligned);
  1085. }
  1086. if (!srng->base_vaddr_unaligned) {
  1087. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1088. FL("alloc failed - ring_type: %d, ring_num %d"),
  1089. ring_type, ring_num);
  1090. return QDF_STATUS_E_NOMEM;
  1091. }
  1092. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  1093. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  1094. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  1095. ((unsigned long)(ring_params.ring_base_vaddr) -
  1096. (unsigned long)srng->base_vaddr_unaligned);
  1097. ring_params.num_entries = num_entries;
  1098. dp_verbose_debug("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u",
  1099. ring_type, ring_num,
  1100. (void *)ring_params.ring_base_vaddr,
  1101. (void *)ring_params.ring_base_paddr,
  1102. ring_params.num_entries);
  1103. if (soc->intr_mode == DP_INTR_MSI) {
  1104. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  1105. dp_verbose_debug("Using MSI for ring_type: %d, ring_num %d",
  1106. ring_type, ring_num);
  1107. } else {
  1108. ring_params.msi_data = 0;
  1109. ring_params.msi_addr = 0;
  1110. dp_verbose_debug("Skipping MSI for ring_type: %d, ring_num %d",
  1111. ring_type, ring_num);
  1112. }
  1113. /*
  1114. * Setup interrupt timer and batch counter thresholds for
  1115. * interrupt mitigation based on ring type
  1116. */
  1117. if (ring_type == REO_DST) {
  1118. ring_params.intr_timer_thres_us =
  1119. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1120. ring_params.intr_batch_cntr_thres_entries =
  1121. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  1122. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  1123. ring_params.intr_timer_thres_us =
  1124. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  1125. ring_params.intr_batch_cntr_thres_entries =
  1126. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  1127. } else {
  1128. ring_params.intr_timer_thres_us =
  1129. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1130. ring_params.intr_batch_cntr_thres_entries =
  1131. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1132. }
  1133. /* Enable low threshold interrupts for rx buffer rings (regular and
  1134. * monitor buffer rings.
  1135. * TODO: See if this is required for any other ring
  1136. */
  1137. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  1138. (ring_type == RXDMA_MONITOR_STATUS)) {
  1139. /* TODO: Setting low threshold to 1/8th of ring size
  1140. * see if this needs to be configurable
  1141. */
  1142. ring_params.low_threshold = num_entries >> 3;
  1143. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1144. ring_params.intr_timer_thres_us =
  1145. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1146. ring_params.intr_batch_cntr_thres_entries = 0;
  1147. }
  1148. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  1149. mac_id, &ring_params);
  1150. if (!srng->hal_srng) {
  1151. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1152. srng->alloc_size,
  1153. srng->base_vaddr_unaligned,
  1154. srng->base_paddr_unaligned, 0);
  1155. }
  1156. return 0;
  1157. }
  1158. /*
  1159. * dp_srng_deinit() - Internal function to deinit SRNG rings used by data path
  1160. * @soc: DP SOC handle
  1161. * @srng: source ring structure
  1162. * @ring_type: type of ring
  1163. * @ring_num: ring number
  1164. *
  1165. * Return: None
  1166. */
  1167. static void dp_srng_deinit(struct dp_soc *soc, struct dp_srng *srng,
  1168. int ring_type, int ring_num)
  1169. {
  1170. if (!srng->hal_srng) {
  1171. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1172. FL("Ring type: %d, num:%d not setup"),
  1173. ring_type, ring_num);
  1174. return;
  1175. }
  1176. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1177. srng->hal_srng = NULL;
  1178. }
  1179. /**
  1180. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  1181. * Any buffers allocated and attached to ring entries are expected to be freed
  1182. * before calling this function.
  1183. */
  1184. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  1185. int ring_type, int ring_num)
  1186. {
  1187. if (!dp_is_soc_reinit(soc)) {
  1188. if (!srng->hal_srng && (srng->alloc_size == 0)) {
  1189. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1190. FL("Ring type: %d, num:%d not setup"),
  1191. ring_type, ring_num);
  1192. return;
  1193. }
  1194. if (srng->hal_srng) {
  1195. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1196. srng->hal_srng = NULL;
  1197. }
  1198. }
  1199. if (srng->alloc_size) {
  1200. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1201. srng->alloc_size,
  1202. srng->base_vaddr_unaligned,
  1203. srng->base_paddr_unaligned, 0);
  1204. srng->alloc_size = 0;
  1205. }
  1206. }
  1207. /* TODO: Need this interface from HIF */
  1208. void *hif_get_hal_handle(void *hif_handle);
  1209. /*
  1210. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  1211. * @dp_ctx: DP SOC handle
  1212. * @budget: Number of frames/descriptors that can be processed in one shot
  1213. *
  1214. * Return: remaining budget/quota for the soc device
  1215. */
  1216. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  1217. {
  1218. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1219. struct dp_soc *soc = int_ctx->soc;
  1220. int ring = 0;
  1221. uint32_t work_done = 0;
  1222. int budget = dp_budget;
  1223. uint8_t tx_mask = int_ctx->tx_ring_mask;
  1224. uint8_t rx_mask = int_ctx->rx_ring_mask;
  1225. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  1226. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  1227. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  1228. uint32_t remaining_quota = dp_budget;
  1229. struct dp_pdev *pdev = NULL;
  1230. int mac_id;
  1231. /* Process Tx completion interrupts first to return back buffers */
  1232. while (tx_mask) {
  1233. if (tx_mask & 0x1) {
  1234. work_done = dp_tx_comp_handler(soc,
  1235. soc->tx_comp_ring[ring].hal_srng,
  1236. remaining_quota);
  1237. dp_verbose_debug("tx mask 0x%x ring %d, budget %d, work_done %d",
  1238. tx_mask, ring, budget, work_done);
  1239. budget -= work_done;
  1240. if (budget <= 0)
  1241. goto budget_done;
  1242. remaining_quota = budget;
  1243. }
  1244. tx_mask = tx_mask >> 1;
  1245. ring++;
  1246. }
  1247. /* Process REO Exception ring interrupt */
  1248. if (rx_err_mask) {
  1249. work_done = dp_rx_err_process(soc,
  1250. soc->reo_exception_ring.hal_srng,
  1251. remaining_quota);
  1252. dp_verbose_debug("REO Exception Ring: work_done %d budget %d",
  1253. work_done, budget);
  1254. budget -= work_done;
  1255. if (budget <= 0) {
  1256. goto budget_done;
  1257. }
  1258. remaining_quota = budget;
  1259. }
  1260. /* Process Rx WBM release ring interrupt */
  1261. if (rx_wbm_rel_mask) {
  1262. work_done = dp_rx_wbm_err_process(soc,
  1263. soc->rx_rel_ring.hal_srng, remaining_quota);
  1264. dp_verbose_debug("WBM Release Ring: work_done %d budget %d",
  1265. work_done, budget);
  1266. budget -= work_done;
  1267. if (budget <= 0) {
  1268. goto budget_done;
  1269. }
  1270. remaining_quota = budget;
  1271. }
  1272. /* Process Rx interrupts */
  1273. if (rx_mask) {
  1274. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1275. if (rx_mask & (1 << ring)) {
  1276. work_done = dp_rx_process(int_ctx,
  1277. soc->reo_dest_ring[ring].hal_srng,
  1278. ring,
  1279. remaining_quota);
  1280. dp_verbose_debug("rx mask 0x%x ring %d, work_done %d budget %d",
  1281. rx_mask, ring,
  1282. work_done, budget);
  1283. budget -= work_done;
  1284. if (budget <= 0)
  1285. goto budget_done;
  1286. remaining_quota = budget;
  1287. }
  1288. }
  1289. }
  1290. if (reo_status_mask)
  1291. dp_reo_status_ring_handler(soc);
  1292. /* Process LMAC interrupts */
  1293. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1294. pdev = soc->pdev_list[ring];
  1295. if (!pdev)
  1296. continue;
  1297. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1298. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1299. pdev->pdev_id);
  1300. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1301. work_done = dp_mon_process(soc, mac_for_pdev,
  1302. remaining_quota);
  1303. budget -= work_done;
  1304. if (budget <= 0)
  1305. goto budget_done;
  1306. remaining_quota = budget;
  1307. }
  1308. if (int_ctx->rxdma2host_ring_mask &
  1309. (1 << mac_for_pdev)) {
  1310. work_done = dp_rxdma_err_process(soc,
  1311. mac_for_pdev,
  1312. remaining_quota);
  1313. budget -= work_done;
  1314. if (budget <= 0)
  1315. goto budget_done;
  1316. remaining_quota = budget;
  1317. }
  1318. if (int_ctx->host2rxdma_ring_mask &
  1319. (1 << mac_for_pdev)) {
  1320. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1321. union dp_rx_desc_list_elem_t *tail = NULL;
  1322. struct dp_srng *rx_refill_buf_ring =
  1323. &pdev->rx_refill_buf_ring;
  1324. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1325. 1);
  1326. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1327. rx_refill_buf_ring,
  1328. &soc->rx_desc_buf[mac_for_pdev], 0,
  1329. &desc_list, &tail);
  1330. }
  1331. }
  1332. }
  1333. qdf_lro_flush(int_ctx->lro_ctx);
  1334. budget_done:
  1335. return dp_budget - budget;
  1336. }
  1337. /* dp_interrupt_timer()- timer poll for interrupts
  1338. *
  1339. * @arg: SoC Handle
  1340. *
  1341. * Return:
  1342. *
  1343. */
  1344. static void dp_interrupt_timer(void *arg)
  1345. {
  1346. struct dp_soc *soc = (struct dp_soc *) arg;
  1347. int i;
  1348. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1349. for (i = 0;
  1350. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1351. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1352. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1353. }
  1354. }
  1355. /*
  1356. * dp_soc_attach_poll() - Register handlers for DP interrupts
  1357. * @txrx_soc: DP SOC handle
  1358. *
  1359. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1360. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1361. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1362. *
  1363. * Return: 0 for success, nonzero for failure.
  1364. */
  1365. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1366. {
  1367. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1368. int i;
  1369. soc->intr_mode = DP_INTR_POLL;
  1370. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1371. soc->intr_ctx[i].dp_intr_id = i;
  1372. soc->intr_ctx[i].tx_ring_mask =
  1373. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1374. soc->intr_ctx[i].rx_ring_mask =
  1375. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1376. soc->intr_ctx[i].rx_mon_ring_mask =
  1377. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1378. soc->intr_ctx[i].rx_err_ring_mask =
  1379. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1380. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1381. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1382. soc->intr_ctx[i].reo_status_ring_mask =
  1383. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1384. soc->intr_ctx[i].rxdma2host_ring_mask =
  1385. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1386. soc->intr_ctx[i].soc = soc;
  1387. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1388. }
  1389. qdf_timer_init(soc->osdev, &soc->int_timer,
  1390. dp_interrupt_timer, (void *)soc,
  1391. QDF_TIMER_TYPE_WAKE_APPS);
  1392. return QDF_STATUS_SUCCESS;
  1393. }
  1394. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1395. #if defined(CONFIG_MCL)
  1396. /*
  1397. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1398. * @txrx_soc: DP SOC handle
  1399. *
  1400. * Call the appropriate attach function based on the mode of operation.
  1401. * This is a WAR for enabling monitor mode.
  1402. *
  1403. * Return: 0 for success. nonzero for failure.
  1404. */
  1405. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1406. {
  1407. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1408. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1409. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1410. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1411. "%s: Poll mode", __func__);
  1412. return dp_soc_attach_poll(txrx_soc);
  1413. } else {
  1414. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1415. "%s: Interrupt mode", __func__);
  1416. return dp_soc_interrupt_attach(txrx_soc);
  1417. }
  1418. }
  1419. #else
  1420. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1421. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1422. {
  1423. return dp_soc_attach_poll(txrx_soc);
  1424. }
  1425. #else
  1426. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1427. {
  1428. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1429. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1430. return dp_soc_attach_poll(txrx_soc);
  1431. else
  1432. return dp_soc_interrupt_attach(txrx_soc);
  1433. }
  1434. #endif
  1435. #endif
  1436. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1437. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1438. {
  1439. int j;
  1440. int num_irq = 0;
  1441. int tx_mask =
  1442. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1443. int rx_mask =
  1444. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1445. int rx_mon_mask =
  1446. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1447. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1448. soc->wlan_cfg_ctx, intr_ctx_num);
  1449. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1450. soc->wlan_cfg_ctx, intr_ctx_num);
  1451. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1452. soc->wlan_cfg_ctx, intr_ctx_num);
  1453. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1454. soc->wlan_cfg_ctx, intr_ctx_num);
  1455. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1456. soc->wlan_cfg_ctx, intr_ctx_num);
  1457. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  1458. soc->wlan_cfg_ctx, intr_ctx_num);
  1459. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1460. if (tx_mask & (1 << j)) {
  1461. irq_id_map[num_irq++] =
  1462. (wbm2host_tx_completions_ring1 - j);
  1463. }
  1464. if (rx_mask & (1 << j)) {
  1465. irq_id_map[num_irq++] =
  1466. (reo2host_destination_ring1 - j);
  1467. }
  1468. if (rxdma2host_ring_mask & (1 << j)) {
  1469. irq_id_map[num_irq++] =
  1470. rxdma2host_destination_ring_mac1 -
  1471. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1472. }
  1473. if (host2rxdma_ring_mask & (1 << j)) {
  1474. irq_id_map[num_irq++] =
  1475. host2rxdma_host_buf_ring_mac1 -
  1476. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1477. }
  1478. if (host2rxdma_mon_ring_mask & (1 << j)) {
  1479. irq_id_map[num_irq++] =
  1480. host2rxdma_monitor_ring1 -
  1481. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1482. }
  1483. if (rx_mon_mask & (1 << j)) {
  1484. irq_id_map[num_irq++] =
  1485. ppdu_end_interrupts_mac1 -
  1486. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1487. irq_id_map[num_irq++] =
  1488. rxdma2host_monitor_status_ring_mac1 -
  1489. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1490. }
  1491. if (rx_wbm_rel_ring_mask & (1 << j))
  1492. irq_id_map[num_irq++] = wbm2host_rx_release;
  1493. if (rx_err_ring_mask & (1 << j))
  1494. irq_id_map[num_irq++] = reo2host_exception;
  1495. if (reo_status_ring_mask & (1 << j))
  1496. irq_id_map[num_irq++] = reo2host_status;
  1497. }
  1498. *num_irq_r = num_irq;
  1499. }
  1500. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1501. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1502. int msi_vector_count, int msi_vector_start)
  1503. {
  1504. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1505. soc->wlan_cfg_ctx, intr_ctx_num);
  1506. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1507. soc->wlan_cfg_ctx, intr_ctx_num);
  1508. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1509. soc->wlan_cfg_ctx, intr_ctx_num);
  1510. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1511. soc->wlan_cfg_ctx, intr_ctx_num);
  1512. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1513. soc->wlan_cfg_ctx, intr_ctx_num);
  1514. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1515. soc->wlan_cfg_ctx, intr_ctx_num);
  1516. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1517. soc->wlan_cfg_ctx, intr_ctx_num);
  1518. unsigned int vector =
  1519. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1520. int num_irq = 0;
  1521. soc->intr_mode = DP_INTR_MSI;
  1522. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1523. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1524. irq_id_map[num_irq++] =
  1525. pld_get_msi_irq(soc->osdev->dev, vector);
  1526. *num_irq_r = num_irq;
  1527. }
  1528. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1529. int *irq_id_map, int *num_irq)
  1530. {
  1531. int msi_vector_count, ret;
  1532. uint32_t msi_base_data, msi_vector_start;
  1533. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1534. &msi_vector_count,
  1535. &msi_base_data,
  1536. &msi_vector_start);
  1537. if (ret)
  1538. return dp_soc_interrupt_map_calculate_integrated(soc,
  1539. intr_ctx_num, irq_id_map, num_irq);
  1540. else
  1541. dp_soc_interrupt_map_calculate_msi(soc,
  1542. intr_ctx_num, irq_id_map, num_irq,
  1543. msi_vector_count, msi_vector_start);
  1544. }
  1545. /*
  1546. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1547. * @txrx_soc: DP SOC handle
  1548. *
  1549. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1550. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1551. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1552. *
  1553. * Return: 0 for success. nonzero for failure.
  1554. */
  1555. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1556. {
  1557. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1558. int i = 0;
  1559. int num_irq = 0;
  1560. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1561. int ret = 0;
  1562. /* Map of IRQ ids registered with one interrupt context */
  1563. int irq_id_map[HIF_MAX_GRP_IRQ];
  1564. int tx_mask =
  1565. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1566. int rx_mask =
  1567. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1568. int rx_mon_mask =
  1569. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1570. int rx_err_ring_mask =
  1571. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1572. int rx_wbm_rel_ring_mask =
  1573. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1574. int reo_status_ring_mask =
  1575. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1576. int rxdma2host_ring_mask =
  1577. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1578. int host2rxdma_ring_mask =
  1579. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1580. int host2rxdma_mon_ring_mask =
  1581. wlan_cfg_get_host2rxdma_mon_ring_mask(
  1582. soc->wlan_cfg_ctx, i);
  1583. soc->intr_ctx[i].dp_intr_id = i;
  1584. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1585. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1586. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1587. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1588. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1589. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1590. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1591. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1592. soc->intr_ctx[i].host2rxdma_mon_ring_mask =
  1593. host2rxdma_mon_ring_mask;
  1594. soc->intr_ctx[i].soc = soc;
  1595. num_irq = 0;
  1596. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1597. &num_irq);
  1598. ret = hif_register_ext_group(soc->hif_handle,
  1599. num_irq, irq_id_map, dp_service_srngs,
  1600. &soc->intr_ctx[i], "dp_intr",
  1601. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1602. if (ret) {
  1603. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1604. FL("failed, ret = %d"), ret);
  1605. return QDF_STATUS_E_FAILURE;
  1606. }
  1607. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1608. }
  1609. hif_configure_ext_group_interrupts(soc->hif_handle);
  1610. return QDF_STATUS_SUCCESS;
  1611. }
  1612. /*
  1613. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1614. * @txrx_soc: DP SOC handle
  1615. *
  1616. * Return: void
  1617. */
  1618. static void dp_soc_interrupt_detach(void *txrx_soc)
  1619. {
  1620. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1621. int i;
  1622. if (soc->intr_mode == DP_INTR_POLL) {
  1623. qdf_timer_stop(&soc->int_timer);
  1624. qdf_timer_free(&soc->int_timer);
  1625. } else {
  1626. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1627. }
  1628. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1629. soc->intr_ctx[i].tx_ring_mask = 0;
  1630. soc->intr_ctx[i].rx_ring_mask = 0;
  1631. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1632. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1633. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1634. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1635. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1636. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1637. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  1638. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1639. }
  1640. }
  1641. #define AVG_MAX_MPDUS_PER_TID 128
  1642. #define AVG_TIDS_PER_CLIENT 2
  1643. #define AVG_FLOWS_PER_TID 2
  1644. #define AVG_MSDUS_PER_FLOW 128
  1645. #define AVG_MSDUS_PER_MPDU 4
  1646. /*
  1647. * Allocate and setup link descriptor pool that will be used by HW for
  1648. * various link and queue descriptors and managed by WBM
  1649. */
  1650. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1651. {
  1652. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1653. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1654. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1655. uint32_t num_mpdus_per_link_desc =
  1656. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1657. uint32_t num_msdus_per_link_desc =
  1658. hal_num_msdus_per_link_desc(soc->hal_soc);
  1659. uint32_t num_mpdu_links_per_queue_desc =
  1660. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1661. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1662. uint32_t total_link_descs, total_mem_size;
  1663. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1664. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1665. uint32_t num_link_desc_banks;
  1666. uint32_t last_bank_size = 0;
  1667. uint32_t entry_size, num_entries;
  1668. int i;
  1669. uint32_t desc_id = 0;
  1670. qdf_dma_addr_t *baseaddr = NULL;
  1671. /* Only Tx queue descriptors are allocated from common link descriptor
  1672. * pool Rx queue descriptors are not included in this because (REO queue
  1673. * extension descriptors) they are expected to be allocated contiguously
  1674. * with REO queue descriptors
  1675. */
  1676. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1677. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1678. num_mpdu_queue_descs = num_mpdu_link_descs /
  1679. num_mpdu_links_per_queue_desc;
  1680. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1681. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1682. num_msdus_per_link_desc;
  1683. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1684. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1685. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1686. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1687. /* Round up to power of 2 */
  1688. total_link_descs = 1;
  1689. while (total_link_descs < num_entries)
  1690. total_link_descs <<= 1;
  1691. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1692. FL("total_link_descs: %u, link_desc_size: %d"),
  1693. total_link_descs, link_desc_size);
  1694. total_mem_size = total_link_descs * link_desc_size;
  1695. total_mem_size += link_desc_align;
  1696. if (total_mem_size <= max_alloc_size) {
  1697. num_link_desc_banks = 0;
  1698. last_bank_size = total_mem_size;
  1699. } else {
  1700. num_link_desc_banks = (total_mem_size) /
  1701. (max_alloc_size - link_desc_align);
  1702. last_bank_size = total_mem_size %
  1703. (max_alloc_size - link_desc_align);
  1704. }
  1705. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1706. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1707. total_mem_size, num_link_desc_banks);
  1708. for (i = 0; i < num_link_desc_banks; i++) {
  1709. if (!dp_is_soc_reinit(soc)) {
  1710. baseaddr = &soc->link_desc_banks[i].
  1711. base_paddr_unaligned;
  1712. soc->link_desc_banks[i].base_vaddr_unaligned =
  1713. qdf_mem_alloc_consistent(soc->osdev,
  1714. soc->osdev->dev,
  1715. max_alloc_size,
  1716. baseaddr);
  1717. }
  1718. soc->link_desc_banks[i].size = max_alloc_size;
  1719. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1720. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1721. ((unsigned long)(
  1722. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1723. link_desc_align));
  1724. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1725. soc->link_desc_banks[i].base_paddr_unaligned) +
  1726. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1727. (unsigned long)(
  1728. soc->link_desc_banks[i].base_vaddr_unaligned));
  1729. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1730. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1731. FL("Link descriptor memory alloc failed"));
  1732. goto fail;
  1733. }
  1734. }
  1735. if (last_bank_size) {
  1736. /* Allocate last bank in case total memory required is not exact
  1737. * multiple of max_alloc_size
  1738. */
  1739. if (!dp_is_soc_reinit(soc)) {
  1740. baseaddr = &soc->link_desc_banks[i].
  1741. base_paddr_unaligned;
  1742. soc->link_desc_banks[i].base_vaddr_unaligned =
  1743. qdf_mem_alloc_consistent(soc->osdev,
  1744. soc->osdev->dev,
  1745. last_bank_size,
  1746. baseaddr);
  1747. }
  1748. soc->link_desc_banks[i].size = last_bank_size;
  1749. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1750. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1751. ((unsigned long)(
  1752. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1753. link_desc_align));
  1754. soc->link_desc_banks[i].base_paddr =
  1755. (unsigned long)(
  1756. soc->link_desc_banks[i].base_paddr_unaligned) +
  1757. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1758. (unsigned long)(
  1759. soc->link_desc_banks[i].base_vaddr_unaligned));
  1760. }
  1761. /* Allocate and setup link descriptor idle list for HW internal use */
  1762. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1763. total_mem_size = entry_size * total_link_descs;
  1764. if (total_mem_size <= max_alloc_size) {
  1765. void *desc;
  1766. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1767. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1768. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1769. FL("Link desc idle ring setup failed"));
  1770. goto fail;
  1771. }
  1772. hal_srng_access_start_unlocked(soc->hal_soc,
  1773. soc->wbm_idle_link_ring.hal_srng);
  1774. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1775. soc->link_desc_banks[i].base_paddr; i++) {
  1776. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1777. ((unsigned long)(
  1778. soc->link_desc_banks[i].base_vaddr) -
  1779. (unsigned long)(
  1780. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1781. / link_desc_size;
  1782. unsigned long paddr = (unsigned long)(
  1783. soc->link_desc_banks[i].base_paddr);
  1784. while (num_entries && (desc = hal_srng_src_get_next(
  1785. soc->hal_soc,
  1786. soc->wbm_idle_link_ring.hal_srng))) {
  1787. hal_set_link_desc_addr(desc,
  1788. LINK_DESC_COOKIE(desc_id, i), paddr);
  1789. num_entries--;
  1790. desc_id++;
  1791. paddr += link_desc_size;
  1792. }
  1793. }
  1794. hal_srng_access_end_unlocked(soc->hal_soc,
  1795. soc->wbm_idle_link_ring.hal_srng);
  1796. } else {
  1797. uint32_t num_scatter_bufs;
  1798. uint32_t num_entries_per_buf;
  1799. uint32_t rem_entries;
  1800. uint8_t *scatter_buf_ptr;
  1801. uint16_t scatter_buf_num;
  1802. uint32_t buf_size = 0;
  1803. soc->wbm_idle_scatter_buf_size =
  1804. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1805. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1806. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1807. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1808. soc->hal_soc, total_mem_size,
  1809. soc->wbm_idle_scatter_buf_size);
  1810. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1811. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1812. FL("scatter bufs size out of bounds"));
  1813. goto fail;
  1814. }
  1815. for (i = 0; i < num_scatter_bufs; i++) {
  1816. baseaddr = &soc->wbm_idle_scatter_buf_base_paddr[i];
  1817. if (!dp_is_soc_reinit(soc)) {
  1818. buf_size = soc->wbm_idle_scatter_buf_size;
  1819. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1820. qdf_mem_alloc_consistent(soc->osdev,
  1821. soc->osdev->
  1822. dev,
  1823. buf_size,
  1824. baseaddr);
  1825. }
  1826. if (!soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1827. QDF_TRACE(QDF_MODULE_ID_DP,
  1828. QDF_TRACE_LEVEL_ERROR,
  1829. FL("Scatter lst memory alloc fail"));
  1830. goto fail;
  1831. }
  1832. }
  1833. /* Populate idle list scatter buffers with link descriptor
  1834. * pointers
  1835. */
  1836. scatter_buf_num = 0;
  1837. scatter_buf_ptr = (uint8_t *)(
  1838. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1839. rem_entries = num_entries_per_buf;
  1840. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1841. soc->link_desc_banks[i].base_paddr; i++) {
  1842. uint32_t num_link_descs =
  1843. (soc->link_desc_banks[i].size -
  1844. ((unsigned long)(
  1845. soc->link_desc_banks[i].base_vaddr) -
  1846. (unsigned long)(
  1847. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1848. / link_desc_size;
  1849. unsigned long paddr = (unsigned long)(
  1850. soc->link_desc_banks[i].base_paddr);
  1851. while (num_link_descs) {
  1852. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1853. LINK_DESC_COOKIE(desc_id, i), paddr);
  1854. num_link_descs--;
  1855. desc_id++;
  1856. paddr += link_desc_size;
  1857. rem_entries--;
  1858. if (rem_entries) {
  1859. scatter_buf_ptr += entry_size;
  1860. } else {
  1861. rem_entries = num_entries_per_buf;
  1862. scatter_buf_num++;
  1863. if (scatter_buf_num >= num_scatter_bufs)
  1864. break;
  1865. scatter_buf_ptr = (uint8_t *)(
  1866. soc->wbm_idle_scatter_buf_base_vaddr[
  1867. scatter_buf_num]);
  1868. }
  1869. }
  1870. }
  1871. /* Setup link descriptor idle list in HW */
  1872. hal_setup_link_idle_list(soc->hal_soc,
  1873. soc->wbm_idle_scatter_buf_base_paddr,
  1874. soc->wbm_idle_scatter_buf_base_vaddr,
  1875. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1876. (uint32_t)(scatter_buf_ptr -
  1877. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1878. scatter_buf_num-1])), total_link_descs);
  1879. }
  1880. return 0;
  1881. fail:
  1882. if (soc->wbm_idle_link_ring.hal_srng) {
  1883. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1884. WBM_IDLE_LINK, 0);
  1885. }
  1886. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1887. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1888. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1889. soc->wbm_idle_scatter_buf_size,
  1890. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1891. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1892. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1893. }
  1894. }
  1895. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1896. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1897. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1898. soc->link_desc_banks[i].size,
  1899. soc->link_desc_banks[i].base_vaddr_unaligned,
  1900. soc->link_desc_banks[i].base_paddr_unaligned,
  1901. 0);
  1902. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1903. }
  1904. }
  1905. return QDF_STATUS_E_FAILURE;
  1906. }
  1907. /*
  1908. * Free link descriptor pool that was setup HW
  1909. */
  1910. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1911. {
  1912. int i;
  1913. if (soc->wbm_idle_link_ring.hal_srng) {
  1914. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1915. WBM_IDLE_LINK, 0);
  1916. }
  1917. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1918. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1919. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1920. soc->wbm_idle_scatter_buf_size,
  1921. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1922. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1923. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1924. }
  1925. }
  1926. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1927. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1928. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1929. soc->link_desc_banks[i].size,
  1930. soc->link_desc_banks[i].base_vaddr_unaligned,
  1931. soc->link_desc_banks[i].base_paddr_unaligned,
  1932. 0);
  1933. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1934. }
  1935. }
  1936. }
  1937. #ifdef IPA_OFFLOAD
  1938. #define REO_DST_RING_SIZE_QCA6290 1023
  1939. #ifndef QCA_WIFI_QCA8074_VP
  1940. #define REO_DST_RING_SIZE_QCA8074 1023
  1941. #else
  1942. #define REO_DST_RING_SIZE_QCA8074 8
  1943. #endif /* QCA_WIFI_QCA8074_VP */
  1944. #else
  1945. #define REO_DST_RING_SIZE_QCA6290 1024
  1946. #ifndef QCA_WIFI_QCA8074_VP
  1947. #define REO_DST_RING_SIZE_QCA8074 2048
  1948. #else
  1949. #define REO_DST_RING_SIZE_QCA8074 8
  1950. #endif /* QCA_WIFI_QCA8074_VP */
  1951. #endif /* IPA_OFFLOAD */
  1952. /*
  1953. * dp_ast_aging_timer_fn() - Timer callback function for WDS aging
  1954. * @soc: Datapath SOC handle
  1955. *
  1956. * This is a timer function used to age out stale AST nodes from
  1957. * AST table
  1958. */
  1959. #ifdef FEATURE_WDS
  1960. static void dp_ast_aging_timer_fn(void *soc_hdl)
  1961. {
  1962. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1963. struct dp_pdev *pdev;
  1964. struct dp_vdev *vdev;
  1965. struct dp_peer *peer;
  1966. struct dp_ast_entry *ase, *temp_ase;
  1967. int i;
  1968. bool check_wds_ase = false;
  1969. if (soc->wds_ast_aging_timer_cnt++ >= DP_WDS_AST_AGING_TIMER_CNT) {
  1970. soc->wds_ast_aging_timer_cnt = 0;
  1971. check_wds_ase = true;
  1972. }
  1973. /* Peer list access lock */
  1974. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1975. /* AST list access lock */
  1976. qdf_spin_lock_bh(&soc->ast_lock);
  1977. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1978. pdev = soc->pdev_list[i];
  1979. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1980. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1981. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1982. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1983. /*
  1984. * Do not expire static ast entries
  1985. * and HM WDS entries
  1986. */
  1987. if (ase->type !=
  1988. CDP_TXRX_AST_TYPE_WDS &&
  1989. ase->type !=
  1990. CDP_TXRX_AST_TYPE_MEC &&
  1991. ase->type !=
  1992. CDP_TXRX_AST_TYPE_DA)
  1993. continue;
  1994. /* Expire MEC entry every n sec.
  1995. * This needs to be expired in
  1996. * case if STA backbone is made as
  1997. * AP backbone, In this case it needs
  1998. * to be re-added as a WDS entry.
  1999. */
  2000. if (ase->is_active && ase->type ==
  2001. CDP_TXRX_AST_TYPE_MEC) {
  2002. ase->is_active = FALSE;
  2003. continue;
  2004. } else if (ase->is_active &&
  2005. check_wds_ase) {
  2006. ase->is_active = FALSE;
  2007. continue;
  2008. }
  2009. if (ase->type ==
  2010. CDP_TXRX_AST_TYPE_MEC) {
  2011. DP_STATS_INC(soc,
  2012. ast.aged_out, 1);
  2013. dp_peer_del_ast(soc, ase);
  2014. } else if (check_wds_ase) {
  2015. DP_STATS_INC(soc,
  2016. ast.aged_out, 1);
  2017. dp_peer_del_ast(soc, ase);
  2018. }
  2019. }
  2020. }
  2021. }
  2022. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2023. }
  2024. qdf_spin_unlock_bh(&soc->ast_lock);
  2025. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2026. if (qdf_atomic_read(&soc->cmn_init_done))
  2027. qdf_timer_mod(&soc->ast_aging_timer,
  2028. DP_AST_AGING_TIMER_DEFAULT_MS);
  2029. }
  2030. /*
  2031. * dp_soc_wds_attach() - Setup WDS timer and AST table
  2032. * @soc: Datapath SOC handle
  2033. *
  2034. * Return: None
  2035. */
  2036. static void dp_soc_wds_attach(struct dp_soc *soc)
  2037. {
  2038. soc->wds_ast_aging_timer_cnt = 0;
  2039. qdf_timer_init(soc->osdev, &soc->ast_aging_timer,
  2040. dp_ast_aging_timer_fn, (void *)soc,
  2041. QDF_TIMER_TYPE_WAKE_APPS);
  2042. qdf_timer_mod(&soc->ast_aging_timer, DP_AST_AGING_TIMER_DEFAULT_MS);
  2043. }
  2044. /*
  2045. * dp_soc_wds_detach() - Detach WDS data structures and timers
  2046. * @txrx_soc: DP SOC handle
  2047. *
  2048. * Return: None
  2049. */
  2050. static void dp_soc_wds_detach(struct dp_soc *soc)
  2051. {
  2052. qdf_timer_stop(&soc->ast_aging_timer);
  2053. qdf_timer_free(&soc->ast_aging_timer);
  2054. }
  2055. #else
  2056. static void dp_soc_wds_attach(struct dp_soc *soc)
  2057. {
  2058. }
  2059. static void dp_soc_wds_detach(struct dp_soc *soc)
  2060. {
  2061. }
  2062. #endif
  2063. /*
  2064. * dp_soc_reset_ring_map() - Reset cpu ring map
  2065. * @soc: Datapath soc handler
  2066. *
  2067. * This api resets the default cpu ring map
  2068. */
  2069. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  2070. {
  2071. uint8_t i;
  2072. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2073. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  2074. switch (nss_config) {
  2075. case dp_nss_cfg_first_radio:
  2076. /*
  2077. * Setting Tx ring map for one nss offloaded radio
  2078. */
  2079. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  2080. break;
  2081. case dp_nss_cfg_second_radio:
  2082. /*
  2083. * Setting Tx ring for two nss offloaded radios
  2084. */
  2085. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  2086. break;
  2087. case dp_nss_cfg_dbdc:
  2088. /*
  2089. * Setting Tx ring map for 2 nss offloaded radios
  2090. */
  2091. soc->tx_ring_map[i] =
  2092. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  2093. break;
  2094. case dp_nss_cfg_dbtc:
  2095. /*
  2096. * Setting Tx ring map for 3 nss offloaded radios
  2097. */
  2098. soc->tx_ring_map[i] =
  2099. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  2100. break;
  2101. default:
  2102. dp_err("tx_ring_map failed due to invalid nss cfg");
  2103. break;
  2104. }
  2105. }
  2106. }
  2107. /*
  2108. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  2109. * @dp_soc - DP soc handle
  2110. * @ring_type - ring type
  2111. * @ring_num - ring_num
  2112. *
  2113. * return 0 or 1
  2114. */
  2115. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  2116. {
  2117. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2118. uint8_t status = 0;
  2119. switch (ring_type) {
  2120. case WBM2SW_RELEASE:
  2121. case REO_DST:
  2122. case RXDMA_BUF:
  2123. status = ((nss_config) & (1 << ring_num));
  2124. break;
  2125. default:
  2126. break;
  2127. }
  2128. return status;
  2129. }
  2130. /*
  2131. * dp_soc_reset_intr_mask() - reset interrupt mask
  2132. * @dp_soc - DP Soc handle
  2133. *
  2134. * Return: Return void
  2135. */
  2136. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  2137. {
  2138. uint8_t j;
  2139. int *grp_mask = NULL;
  2140. int group_number, mask, num_ring;
  2141. /* number of tx ring */
  2142. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  2143. /*
  2144. * group mask for tx completion ring.
  2145. */
  2146. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  2147. /* loop and reset the mask for only offloaded ring */
  2148. for (j = 0; j < num_ring; j++) {
  2149. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  2150. continue;
  2151. }
  2152. /*
  2153. * Group number corresponding to tx offloaded ring.
  2154. */
  2155. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2156. if (group_number < 0) {
  2157. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2158. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2159. WBM2SW_RELEASE, j);
  2160. return;
  2161. }
  2162. /* reset the tx mask for offloaded ring */
  2163. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2164. mask &= (~(1 << j));
  2165. /*
  2166. * reset the interrupt mask for offloaded ring.
  2167. */
  2168. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2169. }
  2170. /* number of rx rings */
  2171. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2172. /*
  2173. * group mask for reo destination ring.
  2174. */
  2175. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  2176. /* loop and reset the mask for only offloaded ring */
  2177. for (j = 0; j < num_ring; j++) {
  2178. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  2179. continue;
  2180. }
  2181. /*
  2182. * Group number corresponding to rx offloaded ring.
  2183. */
  2184. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2185. if (group_number < 0) {
  2186. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2187. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2188. REO_DST, j);
  2189. return;
  2190. }
  2191. /* set the interrupt mask for offloaded ring */
  2192. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2193. mask &= (~(1 << j));
  2194. /*
  2195. * set the interrupt mask to zero for rx offloaded radio.
  2196. */
  2197. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2198. }
  2199. /*
  2200. * group mask for Rx buffer refill ring
  2201. */
  2202. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  2203. /* loop and reset the mask for only offloaded ring */
  2204. for (j = 0; j < MAX_PDEV_CNT; j++) {
  2205. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  2206. continue;
  2207. }
  2208. /*
  2209. * Group number corresponding to rx offloaded ring.
  2210. */
  2211. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2212. if (group_number < 0) {
  2213. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2214. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2215. REO_DST, j);
  2216. return;
  2217. }
  2218. /* set the interrupt mask for offloaded ring */
  2219. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2220. group_number);
  2221. mask &= (~(1 << j));
  2222. /*
  2223. * set the interrupt mask to zero for rx offloaded radio.
  2224. */
  2225. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2226. group_number, mask);
  2227. }
  2228. }
  2229. #ifdef IPA_OFFLOAD
  2230. /**
  2231. * dp_reo_remap_config() - configure reo remap register value based
  2232. * nss configuration.
  2233. * based on offload_radio value below remap configuration
  2234. * get applied.
  2235. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  2236. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  2237. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  2238. * 3 - both Radios handled by NSS (remap not required)
  2239. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  2240. *
  2241. * @remap1: output parameter indicates reo remap 1 register value
  2242. * @remap2: output parameter indicates reo remap 2 register value
  2243. * Return: bool type, true if remap is configured else false.
  2244. */
  2245. static bool dp_reo_remap_config(struct dp_soc *soc,
  2246. uint32_t *remap1,
  2247. uint32_t *remap2)
  2248. {
  2249. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  2250. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  2251. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  2252. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  2253. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  2254. return true;
  2255. }
  2256. #else
  2257. static bool dp_reo_remap_config(struct dp_soc *soc,
  2258. uint32_t *remap1,
  2259. uint32_t *remap2)
  2260. {
  2261. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2262. switch (offload_radio) {
  2263. case dp_nss_cfg_default:
  2264. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2265. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2266. (0x3 << 18) | (0x4 << 21)) << 8;
  2267. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2268. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2269. (0x3 << 18) | (0x4 << 21)) << 8;
  2270. break;
  2271. case dp_nss_cfg_first_radio:
  2272. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  2273. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  2274. (0x2 << 18) | (0x3 << 21)) << 8;
  2275. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  2276. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  2277. (0x4 << 18) | (0x2 << 21)) << 8;
  2278. break;
  2279. case dp_nss_cfg_second_radio:
  2280. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  2281. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  2282. (0x1 << 18) | (0x3 << 21)) << 8;
  2283. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  2284. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  2285. (0x4 << 18) | (0x1 << 21)) << 8;
  2286. break;
  2287. case dp_nss_cfg_dbdc:
  2288. case dp_nss_cfg_dbtc:
  2289. /* return false if both or all are offloaded to NSS */
  2290. return false;
  2291. }
  2292. dp_debug("remap1 %x remap2 %x offload_radio %u",
  2293. *remap1, *remap2, offload_radio);
  2294. return true;
  2295. }
  2296. #endif
  2297. /*
  2298. * dp_reo_frag_dst_set() - configure reo register to set the
  2299. * fragment destination ring
  2300. * @soc : Datapath soc
  2301. * @frag_dst_ring : output parameter to set fragment destination ring
  2302. *
  2303. * Based on offload_radio below fragment destination rings is selected
  2304. * 0 - TCL
  2305. * 1 - SW1
  2306. * 2 - SW2
  2307. * 3 - SW3
  2308. * 4 - SW4
  2309. * 5 - Release
  2310. * 6 - FW
  2311. * 7 - alternate select
  2312. *
  2313. * return: void
  2314. */
  2315. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  2316. {
  2317. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2318. switch (offload_radio) {
  2319. case dp_nss_cfg_default:
  2320. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  2321. break;
  2322. case dp_nss_cfg_dbdc:
  2323. case dp_nss_cfg_dbtc:
  2324. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  2325. break;
  2326. default:
  2327. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2328. FL("dp_reo_frag_dst_set invalid offload radio config"));
  2329. break;
  2330. }
  2331. }
  2332. #ifdef ENABLE_VERBOSE_DEBUG
  2333. static void dp_enable_verbose_debug(struct dp_soc *soc)
  2334. {
  2335. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2336. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2337. if (soc_cfg_ctx->per_pkt_trace & dp_verbose_debug_mask)
  2338. is_dp_verbose_debug_enabled = true;
  2339. if (soc_cfg_ctx->per_pkt_trace & hal_verbose_debug_mask)
  2340. hal_set_verbose_debug(true);
  2341. else
  2342. hal_set_verbose_debug(false);
  2343. }
  2344. #else
  2345. static void dp_enable_verbose_debug(struct dp_soc *soc)
  2346. {
  2347. }
  2348. #endif
  2349. /*
  2350. * dp_soc_cmn_setup() - Common SoC level initializion
  2351. * @soc: Datapath SOC handle
  2352. *
  2353. * This is an internal function used to setup common SOC data structures,
  2354. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2355. */
  2356. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2357. {
  2358. int i;
  2359. struct hal_reo_params reo_params;
  2360. int tx_ring_size;
  2361. int tx_comp_ring_size;
  2362. int reo_dst_ring_size;
  2363. uint32_t entries;
  2364. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2365. if (qdf_atomic_read(&soc->cmn_init_done))
  2366. return 0;
  2367. if (dp_hw_link_desc_pool_setup(soc))
  2368. goto fail1;
  2369. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2370. dp_enable_verbose_debug(soc);
  2371. /* Setup SRNG rings */
  2372. /* Common rings */
  2373. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2374. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  2375. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2376. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2377. goto fail1;
  2378. }
  2379. soc->num_tcl_data_rings = 0;
  2380. /* Tx data rings */
  2381. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2382. soc->num_tcl_data_rings =
  2383. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2384. tx_comp_ring_size =
  2385. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2386. tx_ring_size =
  2387. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2388. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2389. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2390. TCL_DATA, i, 0, tx_ring_size)) {
  2391. QDF_TRACE(QDF_MODULE_ID_DP,
  2392. QDF_TRACE_LEVEL_ERROR,
  2393. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2394. goto fail1;
  2395. }
  2396. /*
  2397. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2398. * count
  2399. */
  2400. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2401. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2402. QDF_TRACE(QDF_MODULE_ID_DP,
  2403. QDF_TRACE_LEVEL_ERROR,
  2404. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2405. goto fail1;
  2406. }
  2407. }
  2408. } else {
  2409. /* This will be incremented during per pdev ring setup */
  2410. soc->num_tcl_data_rings = 0;
  2411. }
  2412. if (dp_tx_soc_attach(soc)) {
  2413. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2414. FL("dp_tx_soc_attach failed"));
  2415. goto fail1;
  2416. }
  2417. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2418. /* TCL command and status rings */
  2419. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2420. entries)) {
  2421. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2422. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2423. goto fail1;
  2424. }
  2425. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2426. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2427. entries)) {
  2428. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2429. FL("dp_srng_setup failed for tcl_status_ring"));
  2430. goto fail1;
  2431. }
  2432. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2433. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2434. * descriptors
  2435. */
  2436. /* Rx data rings */
  2437. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2438. soc->num_reo_dest_rings =
  2439. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2440. QDF_TRACE(QDF_MODULE_ID_DP,
  2441. QDF_TRACE_LEVEL_INFO,
  2442. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2443. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2444. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2445. i, 0, reo_dst_ring_size)) {
  2446. QDF_TRACE(QDF_MODULE_ID_DP,
  2447. QDF_TRACE_LEVEL_ERROR,
  2448. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2449. goto fail1;
  2450. }
  2451. }
  2452. } else {
  2453. /* This will be incremented during per pdev ring setup */
  2454. soc->num_reo_dest_rings = 0;
  2455. }
  2456. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2457. /* LMAC RxDMA to SW Rings configuration */
  2458. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2459. /* Only valid for MCL */
  2460. struct dp_pdev *pdev = soc->pdev_list[0];
  2461. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2462. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2463. RXDMA_DST, 0, i,
  2464. entries)) {
  2465. QDF_TRACE(QDF_MODULE_ID_DP,
  2466. QDF_TRACE_LEVEL_ERROR,
  2467. FL(RNG_ERR "rxdma_err_dst_ring"));
  2468. goto fail1;
  2469. }
  2470. }
  2471. }
  2472. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2473. /* REO reinjection ring */
  2474. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2475. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2476. entries)) {
  2477. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2478. FL("dp_srng_setup failed for reo_reinject_ring"));
  2479. goto fail1;
  2480. }
  2481. /* Rx release ring */
  2482. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2483. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2484. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2485. FL("dp_srng_setup failed for rx_rel_ring"));
  2486. goto fail1;
  2487. }
  2488. /* Rx exception ring */
  2489. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2490. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2491. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2492. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2493. FL("dp_srng_setup failed for reo_exception_ring"));
  2494. goto fail1;
  2495. }
  2496. /* REO command and status rings */
  2497. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2498. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2499. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2500. FL("dp_srng_setup failed for reo_cmd_ring"));
  2501. goto fail1;
  2502. }
  2503. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2504. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2505. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2506. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2507. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2508. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2509. FL("dp_srng_setup failed for reo_status_ring"));
  2510. goto fail1;
  2511. }
  2512. /* Reset the cpu ring map if radio is NSS offloaded */
  2513. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2514. dp_soc_reset_cpu_ring_map(soc);
  2515. dp_soc_reset_intr_mask(soc);
  2516. }
  2517. /* Setup HW REO */
  2518. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2519. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2520. /*
  2521. * Reo ring remap is not required if both radios
  2522. * are offloaded to NSS
  2523. */
  2524. if (!dp_reo_remap_config(soc,
  2525. &reo_params.remap1,
  2526. &reo_params.remap2))
  2527. goto out;
  2528. reo_params.rx_hash_enabled = true;
  2529. }
  2530. /* setup the global rx defrag waitlist */
  2531. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2532. soc->rx.defrag.timeout_ms =
  2533. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2534. soc->rx.defrag.next_flush_ms = 0;
  2535. soc->rx.flags.defrag_timeout_check =
  2536. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2537. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2538. out:
  2539. /*
  2540. * set the fragment destination ring
  2541. */
  2542. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2543. hal_reo_setup(soc->hal_soc, &reo_params);
  2544. qdf_atomic_set(&soc->cmn_init_done, 1);
  2545. dp_soc_wds_attach(soc);
  2546. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2547. return 0;
  2548. fail1:
  2549. /*
  2550. * Cleanup will be done as part of soc_detach, which will
  2551. * be called on pdev attach failure
  2552. */
  2553. return QDF_STATUS_E_FAILURE;
  2554. }
  2555. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2556. static QDF_STATUS dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2557. {
  2558. struct cdp_lro_hash_config lro_hash;
  2559. QDF_STATUS status;
  2560. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2561. !wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx) &&
  2562. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2563. dp_err("LRO, GRO and RX hash disabled");
  2564. return QDF_STATUS_E_FAILURE;
  2565. }
  2566. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2567. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) ||
  2568. wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx)) {
  2569. lro_hash.lro_enable = 1;
  2570. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2571. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2572. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2573. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2574. }
  2575. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2576. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2577. LRO_IPV4_SEED_ARR_SZ));
  2578. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2579. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2580. LRO_IPV6_SEED_ARR_SZ));
  2581. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2582. if (!soc->cdp_soc.ol_ops->lro_hash_config) {
  2583. QDF_BUG(0);
  2584. dp_err("lro_hash_config not configured");
  2585. return QDF_STATUS_E_FAILURE;
  2586. }
  2587. status = soc->cdp_soc.ol_ops->lro_hash_config(pdev->ctrl_pdev,
  2588. &lro_hash);
  2589. if (!QDF_IS_STATUS_SUCCESS(status)) {
  2590. dp_err("failed to send lro_hash_config to FW %u", status);
  2591. return status;
  2592. }
  2593. dp_info("LRO CMD config: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2594. lro_hash.lro_enable, lro_hash.tcp_flag,
  2595. lro_hash.tcp_flag_mask);
  2596. dp_info("toeplitz_hash_ipv4:");
  2597. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2598. (void *)lro_hash.toeplitz_hash_ipv4,
  2599. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2600. LRO_IPV4_SEED_ARR_SZ));
  2601. dp_info("toeplitz_hash_ipv6:");
  2602. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2603. (void *)lro_hash.toeplitz_hash_ipv6,
  2604. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2605. LRO_IPV6_SEED_ARR_SZ));
  2606. return status;
  2607. }
  2608. /*
  2609. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2610. * @soc: data path SoC handle
  2611. * @pdev: Physical device handle
  2612. *
  2613. * Return: 0 - success, > 0 - failure
  2614. */
  2615. #ifdef QCA_HOST2FW_RXBUF_RING
  2616. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2617. struct dp_pdev *pdev)
  2618. {
  2619. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2620. int max_mac_rings;
  2621. int i;
  2622. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2623. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2624. for (i = 0; i < max_mac_rings; i++) {
  2625. dp_verbose_debug("pdev_id %d mac_id %d", pdev->pdev_id, i);
  2626. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2627. RXDMA_BUF, 1, i,
  2628. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2629. QDF_TRACE(QDF_MODULE_ID_DP,
  2630. QDF_TRACE_LEVEL_ERROR,
  2631. FL("failed rx mac ring setup"));
  2632. return QDF_STATUS_E_FAILURE;
  2633. }
  2634. }
  2635. return QDF_STATUS_SUCCESS;
  2636. }
  2637. #else
  2638. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2639. struct dp_pdev *pdev)
  2640. {
  2641. return QDF_STATUS_SUCCESS;
  2642. }
  2643. #endif
  2644. /**
  2645. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2646. * @pdev - DP_PDEV handle
  2647. *
  2648. * Return: void
  2649. */
  2650. static inline void
  2651. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2652. {
  2653. uint8_t map_id;
  2654. struct dp_soc *soc = pdev->soc;
  2655. if (!soc)
  2656. return;
  2657. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2658. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2659. default_dscp_tid_map,
  2660. sizeof(default_dscp_tid_map));
  2661. }
  2662. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2663. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2664. default_dscp_tid_map,
  2665. map_id);
  2666. }
  2667. }
  2668. /**
  2669. * dp_pcp_tid_map_setup(): Initialize the pcp-tid maps
  2670. * @pdev - DP_PDEV handle
  2671. *
  2672. * Return: void
  2673. */
  2674. static inline void
  2675. dp_pcp_tid_map_setup(struct dp_pdev *pdev)
  2676. {
  2677. struct dp_soc *soc = pdev->soc;
  2678. if (!soc)
  2679. return;
  2680. qdf_mem_copy(soc->pcp_tid_map, default_pcp_tid_map,
  2681. sizeof(default_pcp_tid_map));
  2682. hal_tx_set_pcp_tid_map_default(soc->hal_soc, default_pcp_tid_map);
  2683. }
  2684. #ifdef IPA_OFFLOAD
  2685. /**
  2686. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2687. * @soc: data path instance
  2688. * @pdev: core txrx pdev context
  2689. *
  2690. * Return: QDF_STATUS_SUCCESS: success
  2691. * QDF_STATUS_E_RESOURCES: Error return
  2692. */
  2693. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2694. struct dp_pdev *pdev)
  2695. {
  2696. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2697. int entries;
  2698. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2699. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2700. /* Setup second Rx refill buffer ring */
  2701. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2702. IPA_RX_REFILL_BUF_RING_IDX,
  2703. pdev->pdev_id,
  2704. entries)) {
  2705. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2706. FL("dp_srng_setup failed second rx refill ring"));
  2707. return QDF_STATUS_E_FAILURE;
  2708. }
  2709. return QDF_STATUS_SUCCESS;
  2710. }
  2711. /**
  2712. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2713. * @soc: data path instance
  2714. * @pdev: core txrx pdev context
  2715. *
  2716. * Return: void
  2717. */
  2718. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2719. struct dp_pdev *pdev)
  2720. {
  2721. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2722. IPA_RX_REFILL_BUF_RING_IDX);
  2723. }
  2724. #else
  2725. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2726. struct dp_pdev *pdev)
  2727. {
  2728. return QDF_STATUS_SUCCESS;
  2729. }
  2730. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2731. struct dp_pdev *pdev)
  2732. {
  2733. }
  2734. #endif
  2735. #if !defined(DISABLE_MON_CONFIG)
  2736. /**
  2737. * dp_mon_rings_setup() - Initialize Monitor rings based on target
  2738. * @soc: soc handle
  2739. * @pdev: physical device handle
  2740. *
  2741. * Return: nonzero on failure and zero on success
  2742. */
  2743. static
  2744. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2745. {
  2746. int mac_id = 0;
  2747. int pdev_id = pdev->pdev_id;
  2748. int entries;
  2749. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2750. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2751. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2752. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2753. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2754. entries =
  2755. wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2756. if (dp_srng_setup(soc,
  2757. &pdev->rxdma_mon_buf_ring[mac_id],
  2758. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2759. entries)) {
  2760. QDF_TRACE(QDF_MODULE_ID_DP,
  2761. QDF_TRACE_LEVEL_ERROR,
  2762. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2763. return QDF_STATUS_E_NOMEM;
  2764. }
  2765. entries =
  2766. wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2767. if (dp_srng_setup(soc,
  2768. &pdev->rxdma_mon_dst_ring[mac_id],
  2769. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2770. entries)) {
  2771. QDF_TRACE(QDF_MODULE_ID_DP,
  2772. QDF_TRACE_LEVEL_ERROR,
  2773. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2774. return QDF_STATUS_E_NOMEM;
  2775. }
  2776. entries =
  2777. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2778. if (dp_srng_setup(soc,
  2779. &pdev->rxdma_mon_status_ring[mac_id],
  2780. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2781. entries)) {
  2782. QDF_TRACE(QDF_MODULE_ID_DP,
  2783. QDF_TRACE_LEVEL_ERROR,
  2784. FL(RNG_ERR "rxdma_mon_status_ring"));
  2785. return QDF_STATUS_E_NOMEM;
  2786. }
  2787. entries =
  2788. wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2789. if (dp_srng_setup(soc,
  2790. &pdev->rxdma_mon_desc_ring[mac_id],
  2791. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2792. entries)) {
  2793. QDF_TRACE(QDF_MODULE_ID_DP,
  2794. QDF_TRACE_LEVEL_ERROR,
  2795. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2796. return QDF_STATUS_E_NOMEM;
  2797. }
  2798. } else {
  2799. entries =
  2800. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2801. if (dp_srng_setup(soc,
  2802. &pdev->rxdma_mon_status_ring[mac_id],
  2803. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2804. entries)) {
  2805. QDF_TRACE(QDF_MODULE_ID_DP,
  2806. QDF_TRACE_LEVEL_ERROR,
  2807. FL(RNG_ERR "rxdma_mon_status_ring"));
  2808. return QDF_STATUS_E_NOMEM;
  2809. }
  2810. }
  2811. }
  2812. return QDF_STATUS_SUCCESS;
  2813. }
  2814. #else
  2815. static
  2816. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2817. {
  2818. return QDF_STATUS_SUCCESS;
  2819. }
  2820. #endif
  2821. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2822. * @pdev_hdl: pdev handle
  2823. */
  2824. #ifdef ATH_SUPPORT_EXT_STAT
  2825. void dp_iterate_update_peer_list(void *pdev_hdl)
  2826. {
  2827. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2828. struct dp_soc *soc = pdev->soc;
  2829. struct dp_vdev *vdev = NULL;
  2830. struct dp_peer *peer = NULL;
  2831. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2832. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2833. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2834. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2835. dp_cal_client_update_peer_stats(&peer->stats);
  2836. }
  2837. }
  2838. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2839. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2840. }
  2841. #else
  2842. void dp_iterate_update_peer_list(void *pdev_hdl)
  2843. {
  2844. }
  2845. #endif
  2846. /*
  2847. * dp_pdev_attach_wifi3() - attach txrx pdev
  2848. * @ctrl_pdev: Opaque PDEV object
  2849. * @txrx_soc: Datapath SOC handle
  2850. * @htc_handle: HTC handle for host-target interface
  2851. * @qdf_osdev: QDF OS device
  2852. * @pdev_id: PDEV ID
  2853. *
  2854. * Return: DP PDEV handle on success, NULL on failure
  2855. */
  2856. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2857. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2858. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2859. {
  2860. int tx_ring_size;
  2861. int tx_comp_ring_size;
  2862. int reo_dst_ring_size;
  2863. int entries;
  2864. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2865. int nss_cfg;
  2866. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2867. struct dp_pdev *pdev = NULL;
  2868. if (dp_is_soc_reinit(soc))
  2869. pdev = soc->pdev_list[pdev_id];
  2870. else
  2871. pdev = qdf_mem_malloc(sizeof(*pdev));
  2872. if (!pdev) {
  2873. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2874. FL("DP PDEV memory allocation failed"));
  2875. goto fail0;
  2876. }
  2877. /*
  2878. * Variable to prevent double pdev deinitialization during
  2879. * radio detach execution .i.e. in the absence of any vdev.
  2880. */
  2881. pdev->pdev_deinit = 0;
  2882. pdev->invalid_peer = qdf_mem_malloc(sizeof(struct dp_peer));
  2883. if (!pdev->invalid_peer) {
  2884. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2885. FL("Invalid peer memory allocation failed"));
  2886. qdf_mem_free(pdev);
  2887. goto fail0;
  2888. }
  2889. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2890. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2891. if (!pdev->wlan_cfg_ctx) {
  2892. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2893. FL("pdev cfg_attach failed"));
  2894. qdf_mem_free(pdev->invalid_peer);
  2895. qdf_mem_free(pdev);
  2896. goto fail0;
  2897. }
  2898. /*
  2899. * set nss pdev config based on soc config
  2900. */
  2901. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2902. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2903. (nss_cfg & (1 << pdev_id)));
  2904. pdev->soc = soc;
  2905. pdev->ctrl_pdev = ctrl_pdev;
  2906. pdev->pdev_id = pdev_id;
  2907. soc->pdev_list[pdev_id] = pdev;
  2908. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  2909. soc->pdev_count++;
  2910. TAILQ_INIT(&pdev->vdev_list);
  2911. qdf_spinlock_create(&pdev->vdev_list_lock);
  2912. pdev->vdev_count = 0;
  2913. qdf_spinlock_create(&pdev->tx_mutex);
  2914. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2915. TAILQ_INIT(&pdev->neighbour_peers_list);
  2916. pdev->neighbour_peers_added = false;
  2917. pdev->monitor_configured = false;
  2918. if (dp_soc_cmn_setup(soc)) {
  2919. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2920. FL("dp_soc_cmn_setup failed"));
  2921. goto fail1;
  2922. }
  2923. /* Setup per PDEV TCL rings if configured */
  2924. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2925. tx_ring_size =
  2926. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2927. tx_comp_ring_size =
  2928. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2929. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2930. pdev_id, pdev_id, tx_ring_size)) {
  2931. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2932. FL("dp_srng_setup failed for tcl_data_ring"));
  2933. goto fail1;
  2934. }
  2935. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2936. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2937. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2938. FL("dp_srng_setup failed for tx_comp_ring"));
  2939. goto fail1;
  2940. }
  2941. soc->num_tcl_data_rings++;
  2942. }
  2943. /* Tx specific init */
  2944. if (dp_tx_pdev_attach(pdev)) {
  2945. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2946. FL("dp_tx_pdev_attach failed"));
  2947. goto fail1;
  2948. }
  2949. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2950. /* Setup per PDEV REO rings if configured */
  2951. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2952. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2953. pdev_id, pdev_id, reo_dst_ring_size)) {
  2954. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2955. FL("dp_srng_setup failed for reo_dest_ringn"));
  2956. goto fail1;
  2957. }
  2958. soc->num_reo_dest_rings++;
  2959. }
  2960. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2961. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2962. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2963. FL("dp_srng_setup failed rx refill ring"));
  2964. goto fail1;
  2965. }
  2966. if (dp_rxdma_ring_setup(soc, pdev)) {
  2967. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2968. FL("RXDMA ring config failed"));
  2969. goto fail1;
  2970. }
  2971. if (dp_mon_rings_setup(soc, pdev)) {
  2972. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2973. FL("MONITOR rings setup failed"));
  2974. goto fail1;
  2975. }
  2976. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2977. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2978. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2979. 0, pdev_id,
  2980. entries)) {
  2981. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2982. FL(RNG_ERR "rxdma_err_dst_ring"));
  2983. goto fail1;
  2984. }
  2985. }
  2986. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2987. goto fail1;
  2988. if (dp_ipa_ring_resource_setup(soc, pdev))
  2989. goto fail1;
  2990. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2991. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2992. FL("dp_ipa_uc_attach failed"));
  2993. goto fail1;
  2994. }
  2995. /* Rx specific init */
  2996. if (dp_rx_pdev_attach(pdev)) {
  2997. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2998. FL("dp_rx_pdev_attach failed"));
  2999. goto fail1;
  3000. }
  3001. DP_STATS_INIT(pdev);
  3002. /* Monitor filter init */
  3003. pdev->mon_filter_mode = MON_FILTER_ALL;
  3004. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  3005. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  3006. pdev->fp_data_filter = FILTER_DATA_ALL;
  3007. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  3008. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  3009. pdev->mo_data_filter = FILTER_DATA_ALL;
  3010. dp_local_peer_id_pool_init(pdev);
  3011. dp_dscp_tid_map_setup(pdev);
  3012. dp_pcp_tid_map_setup(pdev);
  3013. /* Rx monitor mode specific init */
  3014. if (dp_rx_pdev_mon_attach(pdev)) {
  3015. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3016. "dp_rx_pdev_mon_attach failed");
  3017. goto fail1;
  3018. }
  3019. if (dp_wdi_event_attach(pdev)) {
  3020. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3021. "dp_wdi_evet_attach failed");
  3022. goto fail1;
  3023. }
  3024. /* set the reo destination during initialization */
  3025. pdev->reo_dest = pdev->pdev_id + 1;
  3026. /*
  3027. * initialize ppdu tlv list
  3028. */
  3029. TAILQ_INIT(&pdev->ppdu_info_list);
  3030. pdev->tlv_count = 0;
  3031. pdev->list_depth = 0;
  3032. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  3033. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  3034. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  3035. TRUE);
  3036. /* initlialize cal client timer */
  3037. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  3038. &dp_iterate_update_peer_list);
  3039. qdf_event_create(&pdev->fw_peer_stats_event);
  3040. pdev->num_tx_allowed = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  3041. return (struct cdp_pdev *)pdev;
  3042. fail1:
  3043. dp_pdev_detach((struct cdp_pdev *)pdev, 0);
  3044. fail0:
  3045. return NULL;
  3046. }
  3047. /*
  3048. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  3049. * @soc: data path SoC handle
  3050. * @pdev: Physical device handle
  3051. *
  3052. * Return: void
  3053. */
  3054. #ifdef QCA_HOST2FW_RXBUF_RING
  3055. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  3056. struct dp_pdev *pdev)
  3057. {
  3058. int max_mac_rings =
  3059. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  3060. int i;
  3061. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  3062. max_mac_rings : MAX_RX_MAC_RINGS;
  3063. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  3064. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  3065. RXDMA_BUF, 1);
  3066. qdf_timer_free(&soc->mon_reap_timer);
  3067. }
  3068. #else
  3069. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  3070. struct dp_pdev *pdev)
  3071. {
  3072. }
  3073. #endif
  3074. /*
  3075. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  3076. * @pdev: device object
  3077. *
  3078. * Return: void
  3079. */
  3080. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  3081. {
  3082. struct dp_neighbour_peer *peer = NULL;
  3083. struct dp_neighbour_peer *temp_peer = NULL;
  3084. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  3085. neighbour_peer_list_elem, temp_peer) {
  3086. /* delete this peer from the list */
  3087. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3088. peer, neighbour_peer_list_elem);
  3089. qdf_mem_free(peer);
  3090. }
  3091. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  3092. }
  3093. /**
  3094. * dp_htt_ppdu_stats_detach() - detach stats resources
  3095. * @pdev: Datapath PDEV handle
  3096. *
  3097. * Return: void
  3098. */
  3099. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  3100. {
  3101. struct ppdu_info *ppdu_info, *ppdu_info_next;
  3102. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  3103. ppdu_info_list_elem, ppdu_info_next) {
  3104. if (!ppdu_info)
  3105. break;
  3106. qdf_assert_always(ppdu_info->nbuf);
  3107. qdf_nbuf_free(ppdu_info->nbuf);
  3108. qdf_mem_free(ppdu_info);
  3109. }
  3110. }
  3111. #if !defined(DISABLE_MON_CONFIG)
  3112. static
  3113. void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  3114. int mac_id)
  3115. {
  3116. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3117. dp_srng_cleanup(soc,
  3118. &pdev->rxdma_mon_buf_ring[mac_id],
  3119. RXDMA_MONITOR_BUF, 0);
  3120. dp_srng_cleanup(soc,
  3121. &pdev->rxdma_mon_dst_ring[mac_id],
  3122. RXDMA_MONITOR_DST, 0);
  3123. dp_srng_cleanup(soc,
  3124. &pdev->rxdma_mon_status_ring[mac_id],
  3125. RXDMA_MONITOR_STATUS, 0);
  3126. dp_srng_cleanup(soc,
  3127. &pdev->rxdma_mon_desc_ring[mac_id],
  3128. RXDMA_MONITOR_DESC, 0);
  3129. dp_srng_cleanup(soc,
  3130. &pdev->rxdma_err_dst_ring[mac_id],
  3131. RXDMA_DST, 0);
  3132. } else {
  3133. dp_srng_cleanup(soc,
  3134. &pdev->rxdma_mon_status_ring[mac_id],
  3135. RXDMA_MONITOR_STATUS, 0);
  3136. dp_srng_cleanup(soc,
  3137. &pdev->rxdma_err_dst_ring[mac_id],
  3138. RXDMA_DST, 0);
  3139. }
  3140. }
  3141. #else
  3142. static void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  3143. int mac_id)
  3144. {
  3145. }
  3146. #endif
  3147. /**
  3148. * dp_mon_ring_deinit() - Placeholder to deinitialize Monitor rings
  3149. *
  3150. * @soc: soc handle
  3151. * @pdev: datapath physical dev handle
  3152. * @mac_id: mac number
  3153. *
  3154. * Return: None
  3155. */
  3156. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  3157. int mac_id)
  3158. {
  3159. }
  3160. /**
  3161. * dp_pdev_mem_reset() - Reset txrx pdev memory
  3162. * @pdev: dp pdev handle
  3163. *
  3164. * Return: None
  3165. */
  3166. static void dp_pdev_mem_reset(struct dp_pdev *pdev)
  3167. {
  3168. uint16_t len = 0;
  3169. uint8_t *dp_pdev_offset = (uint8_t *)pdev;
  3170. len = sizeof(struct dp_pdev) -
  3171. offsetof(struct dp_pdev, pdev_deinit) -
  3172. sizeof(pdev->pdev_deinit);
  3173. dp_pdev_offset = dp_pdev_offset +
  3174. offsetof(struct dp_pdev, pdev_deinit) +
  3175. sizeof(pdev->pdev_deinit);
  3176. qdf_mem_zero(dp_pdev_offset, len);
  3177. }
  3178. /**
  3179. * dp_pdev_deinit() - Deinit txrx pdev
  3180. * @txrx_pdev: Datapath PDEV handle
  3181. * @force: Force deinit
  3182. *
  3183. * Return: None
  3184. */
  3185. static void dp_pdev_deinit(struct cdp_pdev *txrx_pdev, int force)
  3186. {
  3187. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3188. struct dp_soc *soc = pdev->soc;
  3189. qdf_nbuf_t curr_nbuf, next_nbuf;
  3190. int mac_id;
  3191. /*
  3192. * Prevent double pdev deinitialization during radio detach
  3193. * execution .i.e. in the absence of any vdev
  3194. */
  3195. if (pdev->pdev_deinit)
  3196. return;
  3197. pdev->pdev_deinit = 1;
  3198. dp_wdi_event_detach(pdev);
  3199. dp_tx_pdev_detach(pdev);
  3200. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3201. dp_srng_deinit(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3202. TCL_DATA, pdev->pdev_id);
  3203. dp_srng_deinit(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3204. WBM2SW_RELEASE, pdev->pdev_id);
  3205. }
  3206. dp_pktlogmod_exit(pdev);
  3207. dp_rx_pdev_detach(pdev);
  3208. dp_rx_pdev_mon_detach(pdev);
  3209. dp_neighbour_peers_detach(pdev);
  3210. qdf_spinlock_destroy(&pdev->tx_mutex);
  3211. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  3212. dp_ipa_uc_detach(soc, pdev);
  3213. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  3214. /* Cleanup per PDEV REO rings if configured */
  3215. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3216. dp_srng_deinit(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3217. REO_DST, pdev->pdev_id);
  3218. }
  3219. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3220. dp_rxdma_ring_cleanup(soc, pdev);
  3221. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3222. dp_mon_ring_deinit(soc, pdev, mac_id);
  3223. dp_srng_deinit(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3224. RXDMA_DST, 0);
  3225. }
  3226. curr_nbuf = pdev->invalid_peer_head_msdu;
  3227. while (curr_nbuf) {
  3228. next_nbuf = qdf_nbuf_next(curr_nbuf);
  3229. qdf_nbuf_free(curr_nbuf);
  3230. curr_nbuf = next_nbuf;
  3231. }
  3232. pdev->invalid_peer_head_msdu = NULL;
  3233. pdev->invalid_peer_tail_msdu = NULL;
  3234. dp_htt_ppdu_stats_detach(pdev);
  3235. qdf_nbuf_free(pdev->sojourn_buf);
  3236. dp_cal_client_detach(&pdev->cal_client_ctx);
  3237. soc->pdev_count--;
  3238. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  3239. qdf_mem_free(pdev->invalid_peer);
  3240. qdf_mem_free(pdev->dp_txrx_handle);
  3241. dp_pdev_mem_reset(pdev);
  3242. }
  3243. /**
  3244. * dp_pdev_deinit_wifi3() - Deinit txrx pdev
  3245. * @txrx_pdev: Datapath PDEV handle
  3246. * @force: Force deinit
  3247. *
  3248. * Return: None
  3249. */
  3250. static void dp_pdev_deinit_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3251. {
  3252. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3253. struct dp_soc *soc = pdev->soc;
  3254. soc->dp_soc_reinit = TRUE;
  3255. dp_pdev_deinit(txrx_pdev, force);
  3256. }
  3257. /*
  3258. * dp_pdev_detach() - Complete rest of pdev detach
  3259. * @txrx_pdev: Datapath PDEV handle
  3260. * @force: Force deinit
  3261. *
  3262. * Return: None
  3263. */
  3264. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force)
  3265. {
  3266. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3267. struct dp_soc *soc = pdev->soc;
  3268. struct rx_desc_pool *rx_desc_pool;
  3269. int mac_id, mac_for_pdev;
  3270. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3271. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3272. TCL_DATA, pdev->pdev_id);
  3273. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3274. WBM2SW_RELEASE, pdev->pdev_id);
  3275. }
  3276. dp_mon_link_free(pdev);
  3277. /* Cleanup per PDEV REO rings if configured */
  3278. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3279. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3280. REO_DST, pdev->pdev_id);
  3281. }
  3282. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3283. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3284. dp_mon_ring_cleanup(soc, pdev, mac_id);
  3285. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3286. RXDMA_DST, 0);
  3287. if (dp_is_soc_reinit(soc)) {
  3288. mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  3289. pdev->pdev_id);
  3290. rx_desc_pool = &soc->rx_desc_status[mac_for_pdev];
  3291. dp_rx_desc_free_array(soc, rx_desc_pool);
  3292. rx_desc_pool = &soc->rx_desc_mon[mac_for_pdev];
  3293. dp_rx_desc_free_array(soc, rx_desc_pool);
  3294. }
  3295. }
  3296. if (dp_is_soc_reinit(soc)) {
  3297. rx_desc_pool = &soc->rx_desc_buf[pdev->pdev_id];
  3298. dp_rx_desc_free_array(soc, rx_desc_pool);
  3299. }
  3300. soc->pdev_list[pdev->pdev_id] = NULL;
  3301. qdf_mem_free(pdev);
  3302. }
  3303. /*
  3304. * dp_pdev_detach_wifi3() - detach txrx pdev
  3305. * @txrx_pdev: Datapath PDEV handle
  3306. * @force: Force detach
  3307. *
  3308. * Return: None
  3309. */
  3310. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3311. {
  3312. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3313. struct dp_soc *soc = pdev->soc;
  3314. if (dp_is_soc_reinit(soc)) {
  3315. dp_pdev_detach(txrx_pdev, force);
  3316. } else {
  3317. dp_pdev_deinit(txrx_pdev, force);
  3318. dp_pdev_detach(txrx_pdev, force);
  3319. }
  3320. }
  3321. /*
  3322. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  3323. * @soc: DP SOC handle
  3324. */
  3325. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  3326. {
  3327. struct reo_desc_list_node *desc;
  3328. struct dp_rx_tid *rx_tid;
  3329. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  3330. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  3331. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  3332. rx_tid = &desc->rx_tid;
  3333. qdf_mem_unmap_nbytes_single(soc->osdev,
  3334. rx_tid->hw_qdesc_paddr,
  3335. QDF_DMA_BIDIRECTIONAL,
  3336. rx_tid->hw_qdesc_alloc_size);
  3337. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  3338. qdf_mem_free(desc);
  3339. }
  3340. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  3341. qdf_list_destroy(&soc->reo_desc_freelist);
  3342. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  3343. }
  3344. /**
  3345. * dp_soc_mem_reset() - Reset Dp Soc memory
  3346. * @soc: DP handle
  3347. *
  3348. * Return: None
  3349. */
  3350. static void dp_soc_mem_reset(struct dp_soc *soc)
  3351. {
  3352. uint16_t len = 0;
  3353. uint8_t *dp_soc_offset = (uint8_t *)soc;
  3354. len = sizeof(struct dp_soc) -
  3355. offsetof(struct dp_soc, dp_soc_reinit) -
  3356. sizeof(soc->dp_soc_reinit);
  3357. dp_soc_offset = dp_soc_offset +
  3358. offsetof(struct dp_soc, dp_soc_reinit) +
  3359. sizeof(soc->dp_soc_reinit);
  3360. qdf_mem_zero(dp_soc_offset, len);
  3361. }
  3362. /**
  3363. * dp_soc_deinit() - Deinitialize txrx SOC
  3364. * @txrx_soc: Opaque DP SOC handle
  3365. *
  3366. * Return: None
  3367. */
  3368. static void dp_soc_deinit(void *txrx_soc)
  3369. {
  3370. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3371. int i;
  3372. qdf_atomic_set(&soc->cmn_init_done, 0);
  3373. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3374. if (soc->pdev_list[i])
  3375. dp_pdev_deinit((struct cdp_pdev *)
  3376. soc->pdev_list[i], 1);
  3377. }
  3378. qdf_flush_work(&soc->htt_stats.work);
  3379. qdf_disable_work(&soc->htt_stats.work);
  3380. /* Free pending htt stats messages */
  3381. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  3382. dp_reo_cmdlist_destroy(soc);
  3383. dp_peer_find_detach(soc);
  3384. /* Free the ring memories */
  3385. /* Common rings */
  3386. dp_srng_deinit(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3387. /* Tx data rings */
  3388. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3389. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3390. dp_srng_deinit(soc, &soc->tcl_data_ring[i],
  3391. TCL_DATA, i);
  3392. dp_srng_deinit(soc, &soc->tx_comp_ring[i],
  3393. WBM2SW_RELEASE, i);
  3394. }
  3395. }
  3396. /* TCL command and status rings */
  3397. dp_srng_deinit(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3398. dp_srng_deinit(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3399. /* Rx data rings */
  3400. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3401. soc->num_reo_dest_rings =
  3402. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3403. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3404. /* TODO: Get number of rings and ring sizes
  3405. * from wlan_cfg
  3406. */
  3407. dp_srng_deinit(soc, &soc->reo_dest_ring[i],
  3408. REO_DST, i);
  3409. }
  3410. }
  3411. /* REO reinjection ring */
  3412. dp_srng_deinit(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3413. /* Rx release ring */
  3414. dp_srng_deinit(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3415. /* Rx exception ring */
  3416. /* TODO: Better to store ring_type and ring_num in
  3417. * dp_srng during setup
  3418. */
  3419. dp_srng_deinit(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3420. /* REO command and status rings */
  3421. dp_srng_deinit(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3422. dp_srng_deinit(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3423. dp_soc_wds_detach(soc);
  3424. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  3425. qdf_spinlock_destroy(&soc->htt_stats.lock);
  3426. htt_soc_htc_dealloc(soc->htt_handle);
  3427. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  3428. dp_reo_cmdlist_destroy(soc);
  3429. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  3430. dp_reo_desc_freelist_destroy(soc);
  3431. qdf_spinlock_destroy(&soc->ast_lock);
  3432. dp_soc_mem_reset(soc);
  3433. }
  3434. /**
  3435. * dp_soc_deinit_wifi3() - Deinitialize txrx SOC
  3436. * @txrx_soc: Opaque DP SOC handle
  3437. *
  3438. * Return: None
  3439. */
  3440. static void dp_soc_deinit_wifi3(void *txrx_soc)
  3441. {
  3442. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3443. soc->dp_soc_reinit = 1;
  3444. dp_soc_deinit(txrx_soc);
  3445. }
  3446. /*
  3447. * dp_soc_detach() - Detach rest of txrx SOC
  3448. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3449. *
  3450. * Return: None
  3451. */
  3452. static void dp_soc_detach(void *txrx_soc)
  3453. {
  3454. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3455. int i;
  3456. qdf_atomic_set(&soc->cmn_init_done, 0);
  3457. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  3458. * SW descriptors
  3459. */
  3460. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3461. if (soc->pdev_list[i])
  3462. dp_pdev_detach((struct cdp_pdev *)
  3463. soc->pdev_list[i], 1);
  3464. }
  3465. /* Free the ring memories */
  3466. /* Common rings */
  3467. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3468. dp_tx_soc_detach(soc);
  3469. /* Tx data rings */
  3470. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3471. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3472. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  3473. TCL_DATA, i);
  3474. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  3475. WBM2SW_RELEASE, i);
  3476. }
  3477. }
  3478. /* TCL command and status rings */
  3479. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3480. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3481. /* Rx data rings */
  3482. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3483. soc->num_reo_dest_rings =
  3484. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3485. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3486. /* TODO: Get number of rings and ring sizes
  3487. * from wlan_cfg
  3488. */
  3489. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  3490. REO_DST, i);
  3491. }
  3492. }
  3493. /* REO reinjection ring */
  3494. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3495. /* Rx release ring */
  3496. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3497. /* Rx exception ring */
  3498. /* TODO: Better to store ring_type and ring_num in
  3499. * dp_srng during setup
  3500. */
  3501. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3502. /* REO command and status rings */
  3503. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3504. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3505. dp_hw_link_desc_pool_cleanup(soc);
  3506. htt_soc_detach(soc->htt_handle);
  3507. soc->dp_soc_reinit = 0;
  3508. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  3509. qdf_mem_free(soc);
  3510. }
  3511. /*
  3512. * dp_soc_detach_wifi3() - Detach txrx SOC
  3513. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3514. *
  3515. * Return: None
  3516. */
  3517. static void dp_soc_detach_wifi3(void *txrx_soc)
  3518. {
  3519. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3520. if (dp_is_soc_reinit(soc)) {
  3521. dp_soc_detach(txrx_soc);
  3522. } else {
  3523. dp_soc_deinit(txrx_soc);
  3524. dp_soc_detach(txrx_soc);
  3525. }
  3526. }
  3527. #if !defined(DISABLE_MON_CONFIG)
  3528. /**
  3529. * dp_mon_htt_srng_setup() - Prepare HTT messages for Monitor rings
  3530. * @soc: soc handle
  3531. * @pdev: physical device handle
  3532. * @mac_id: ring number
  3533. * @mac_for_pdev: mac_id
  3534. *
  3535. * Return: non-zero for failure, zero for success
  3536. */
  3537. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3538. struct dp_pdev *pdev,
  3539. int mac_id,
  3540. int mac_for_pdev)
  3541. {
  3542. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3543. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3544. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3545. pdev->rxdma_mon_buf_ring[mac_id]
  3546. .hal_srng,
  3547. RXDMA_MONITOR_BUF);
  3548. if (status != QDF_STATUS_SUCCESS) {
  3549. dp_err("Failed to send htt srng setup message for Rxdma mon buf ring");
  3550. return status;
  3551. }
  3552. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3553. pdev->rxdma_mon_dst_ring[mac_id]
  3554. .hal_srng,
  3555. RXDMA_MONITOR_DST);
  3556. if (status != QDF_STATUS_SUCCESS) {
  3557. dp_err("Failed to send htt srng setup message for Rxdma mon dst ring");
  3558. return status;
  3559. }
  3560. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3561. pdev->rxdma_mon_status_ring[mac_id]
  3562. .hal_srng,
  3563. RXDMA_MONITOR_STATUS);
  3564. if (status != QDF_STATUS_SUCCESS) {
  3565. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3566. return status;
  3567. }
  3568. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3569. pdev->rxdma_mon_desc_ring[mac_id]
  3570. .hal_srng,
  3571. RXDMA_MONITOR_DESC);
  3572. if (status != QDF_STATUS_SUCCESS) {
  3573. dp_err("Failed to send htt srng message for Rxdma mon desc ring");
  3574. return status;
  3575. }
  3576. } else {
  3577. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3578. pdev->rxdma_mon_status_ring[mac_id]
  3579. .hal_srng,
  3580. RXDMA_MONITOR_STATUS);
  3581. if (status != QDF_STATUS_SUCCESS) {
  3582. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3583. return status;
  3584. }
  3585. }
  3586. return status;
  3587. }
  3588. #else
  3589. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3590. struct dp_pdev *pdev,
  3591. int mac_id,
  3592. int mac_for_pdev)
  3593. {
  3594. return QDF_STATUS_SUCCESS;
  3595. }
  3596. #endif
  3597. /*
  3598. * dp_rxdma_ring_config() - configure the RX DMA rings
  3599. *
  3600. * This function is used to configure the MAC rings.
  3601. * On MCL host provides buffers in Host2FW ring
  3602. * FW refills (copies) buffers to the ring and updates
  3603. * ring_idx in register
  3604. *
  3605. * @soc: data path SoC handle
  3606. *
  3607. * Return: zero on success, non-zero on failure
  3608. */
  3609. #ifdef QCA_HOST2FW_RXBUF_RING
  3610. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3611. {
  3612. int i;
  3613. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3614. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3615. struct dp_pdev *pdev = soc->pdev_list[i];
  3616. if (pdev) {
  3617. int mac_id;
  3618. bool dbs_enable = 0;
  3619. int max_mac_rings =
  3620. wlan_cfg_get_num_mac_rings
  3621. (pdev->wlan_cfg_ctx);
  3622. htt_srng_setup(soc->htt_handle, 0,
  3623. pdev->rx_refill_buf_ring.hal_srng,
  3624. RXDMA_BUF);
  3625. if (pdev->rx_refill_buf_ring2.hal_srng)
  3626. htt_srng_setup(soc->htt_handle, 0,
  3627. pdev->rx_refill_buf_ring2.hal_srng,
  3628. RXDMA_BUF);
  3629. if (soc->cdp_soc.ol_ops->
  3630. is_hw_dbs_2x2_capable) {
  3631. dbs_enable = soc->cdp_soc.ol_ops->
  3632. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  3633. }
  3634. if (dbs_enable) {
  3635. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3636. QDF_TRACE_LEVEL_ERROR,
  3637. FL("DBS enabled max_mac_rings %d"),
  3638. max_mac_rings);
  3639. } else {
  3640. max_mac_rings = 1;
  3641. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3642. QDF_TRACE_LEVEL_ERROR,
  3643. FL("DBS disabled, max_mac_rings %d"),
  3644. max_mac_rings);
  3645. }
  3646. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3647. FL("pdev_id %d max_mac_rings %d"),
  3648. pdev->pdev_id, max_mac_rings);
  3649. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3650. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3651. mac_id, pdev->pdev_id);
  3652. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3653. QDF_TRACE_LEVEL_ERROR,
  3654. FL("mac_id %d"), mac_for_pdev);
  3655. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3656. pdev->rx_mac_buf_ring[mac_id]
  3657. .hal_srng,
  3658. RXDMA_BUF);
  3659. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3660. pdev->rxdma_err_dst_ring[mac_id]
  3661. .hal_srng,
  3662. RXDMA_DST);
  3663. /* Configure monitor mode rings */
  3664. status = dp_mon_htt_srng_setup(soc, pdev,
  3665. mac_id,
  3666. mac_for_pdev);
  3667. if (status != QDF_STATUS_SUCCESS) {
  3668. dp_err("Failed to send htt monitor messages to target");
  3669. return status;
  3670. }
  3671. }
  3672. }
  3673. }
  3674. /*
  3675. * Timer to reap rxdma status rings.
  3676. * Needed until we enable ppdu end interrupts
  3677. */
  3678. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3679. dp_service_mon_rings, (void *)soc,
  3680. QDF_TIMER_TYPE_WAKE_APPS);
  3681. soc->reap_timer_init = 1;
  3682. return status;
  3683. }
  3684. #else
  3685. /* This is only for WIN */
  3686. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3687. {
  3688. int i;
  3689. int mac_id;
  3690. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3691. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3692. struct dp_pdev *pdev = soc->pdev_list[i];
  3693. if (!pdev)
  3694. continue;
  3695. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3696. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3697. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3698. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3699. #ifndef DISABLE_MON_CONFIG
  3700. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3701. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3702. RXDMA_MONITOR_BUF);
  3703. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3704. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3705. RXDMA_MONITOR_DST);
  3706. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3707. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3708. RXDMA_MONITOR_STATUS);
  3709. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3710. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3711. RXDMA_MONITOR_DESC);
  3712. #endif
  3713. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3714. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3715. RXDMA_DST);
  3716. }
  3717. }
  3718. return status;
  3719. }
  3720. #endif
  3721. #ifdef NO_RX_PKT_HDR_TLV
  3722. static QDF_STATUS
  3723. dp_rxdma_ring_sel_cfg(struct dp_soc *soc)
  3724. {
  3725. int i;
  3726. int mac_id;
  3727. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  3728. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3729. htt_tlv_filter.mpdu_start = 1;
  3730. htt_tlv_filter.msdu_start = 1;
  3731. htt_tlv_filter.mpdu_end = 1;
  3732. htt_tlv_filter.msdu_end = 1;
  3733. htt_tlv_filter.attention = 1;
  3734. htt_tlv_filter.packet = 1;
  3735. htt_tlv_filter.packet_header = 0;
  3736. htt_tlv_filter.ppdu_start = 0;
  3737. htt_tlv_filter.ppdu_end = 0;
  3738. htt_tlv_filter.ppdu_end_user_stats = 0;
  3739. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  3740. htt_tlv_filter.ppdu_end_status_done = 0;
  3741. htt_tlv_filter.enable_fp = 1;
  3742. htt_tlv_filter.enable_md = 0;
  3743. htt_tlv_filter.enable_md = 0;
  3744. htt_tlv_filter.enable_mo = 0;
  3745. htt_tlv_filter.fp_mgmt_filter = 0;
  3746. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_BA_REQ;
  3747. htt_tlv_filter.fp_data_filter = (FILTER_DATA_UCAST |
  3748. FILTER_DATA_MCAST |
  3749. FILTER_DATA_DATA);
  3750. htt_tlv_filter.mo_mgmt_filter = 0;
  3751. htt_tlv_filter.mo_ctrl_filter = 0;
  3752. htt_tlv_filter.mo_data_filter = 0;
  3753. htt_tlv_filter.md_data_filter = 0;
  3754. htt_tlv_filter.offset_valid = true;
  3755. htt_tlv_filter.rx_packet_offset = RX_PKT_TLVS_LEN;
  3756. /*Not subscribing rx_pkt_header*/
  3757. htt_tlv_filter.rx_header_offset = 0;
  3758. htt_tlv_filter.rx_mpdu_start_offset =
  3759. HAL_RX_PKT_TLV_MPDU_START_OFFSET(soc->hal_soc);
  3760. htt_tlv_filter.rx_mpdu_end_offset =
  3761. HAL_RX_PKT_TLV_MPDU_END_OFFSET(soc->hal_soc);
  3762. htt_tlv_filter.rx_msdu_start_offset =
  3763. HAL_RX_PKT_TLV_MSDU_START_OFFSET(soc->hal_soc);
  3764. htt_tlv_filter.rx_msdu_end_offset =
  3765. HAL_RX_PKT_TLV_MSDU_END_OFFSET(soc->hal_soc);
  3766. htt_tlv_filter.rx_attn_offset =
  3767. HAL_RX_PKT_TLV_ATTN_OFFSET(soc->hal_soc);
  3768. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3769. struct dp_pdev *pdev = soc->pdev_list[i];
  3770. if (!pdev)
  3771. continue;
  3772. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3773. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  3774. pdev->pdev_id);
  3775. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3776. pdev->rx_refill_buf_ring.hal_srng,
  3777. RXDMA_BUF, RX_BUFFER_SIZE,
  3778. &htt_tlv_filter);
  3779. }
  3780. }
  3781. return status;
  3782. }
  3783. #else
  3784. static QDF_STATUS
  3785. dp_rxdma_ring_sel_cfg(struct dp_soc *soc)
  3786. {
  3787. return QDF_STATUS_SUCCESS;
  3788. }
  3789. #endif
  3790. /*
  3791. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3792. * @cdp_soc: Opaque Datapath SOC handle
  3793. *
  3794. * Return: zero on success, non-zero on failure
  3795. */
  3796. static QDF_STATUS
  3797. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3798. {
  3799. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3800. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3801. htt_soc_attach_target(soc->htt_handle);
  3802. status = dp_rxdma_ring_config(soc);
  3803. if (status != QDF_STATUS_SUCCESS) {
  3804. dp_err("Failed to send htt srng setup messages to target");
  3805. return status;
  3806. }
  3807. status = dp_rxdma_ring_sel_cfg(soc);
  3808. if (status != QDF_STATUS_SUCCESS) {
  3809. dp_err("Failed to send htt ring config message to target");
  3810. return status;
  3811. }
  3812. DP_STATS_INIT(soc);
  3813. /* initialize work queue for stats processing */
  3814. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3815. return QDF_STATUS_SUCCESS;
  3816. }
  3817. /*
  3818. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3819. * @txrx_soc: Datapath SOC handle
  3820. */
  3821. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3822. {
  3823. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3824. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3825. }
  3826. /*
  3827. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3828. * @txrx_soc: Datapath SOC handle
  3829. * @nss_cfg: nss config
  3830. */
  3831. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3832. {
  3833. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3834. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3835. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3836. /*
  3837. * TODO: masked out based on the per offloaded radio
  3838. */
  3839. switch (config) {
  3840. case dp_nss_cfg_default:
  3841. break;
  3842. case dp_nss_cfg_dbdc:
  3843. case dp_nss_cfg_dbtc:
  3844. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3845. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3846. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3847. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3848. break;
  3849. default:
  3850. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3851. "Invalid offload config %d", config);
  3852. }
  3853. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3854. FL("nss-wifi<0> nss config is enabled"));
  3855. }
  3856. /*
  3857. * dp_vdev_attach_wifi3() - attach txrx vdev
  3858. * @txrx_pdev: Datapath PDEV handle
  3859. * @vdev_mac_addr: MAC address of the virtual interface
  3860. * @vdev_id: VDEV Id
  3861. * @wlan_op_mode: VDEV operating mode
  3862. *
  3863. * Return: DP VDEV handle on success, NULL on failure
  3864. */
  3865. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3866. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3867. {
  3868. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3869. struct dp_soc *soc = pdev->soc;
  3870. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3871. if (!vdev) {
  3872. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3873. FL("DP VDEV memory allocation failed"));
  3874. goto fail0;
  3875. }
  3876. vdev->pdev = pdev;
  3877. vdev->vdev_id = vdev_id;
  3878. vdev->opmode = op_mode;
  3879. vdev->osdev = soc->osdev;
  3880. vdev->osif_rx = NULL;
  3881. vdev->osif_rsim_rx_decap = NULL;
  3882. vdev->osif_get_key = NULL;
  3883. vdev->osif_rx_mon = NULL;
  3884. vdev->osif_tx_free_ext = NULL;
  3885. vdev->osif_vdev = NULL;
  3886. vdev->delete.pending = 0;
  3887. vdev->safemode = 0;
  3888. vdev->drop_unenc = 1;
  3889. vdev->sec_type = cdp_sec_type_none;
  3890. #ifdef notyet
  3891. vdev->filters_num = 0;
  3892. #endif
  3893. qdf_mem_copy(
  3894. &vdev->mac_addr.raw[0], vdev_mac_addr, QDF_MAC_ADDR_SIZE);
  3895. /* TODO: Initialize default HTT meta data that will be used in
  3896. * TCL descriptors for packets transmitted from this VDEV
  3897. */
  3898. TAILQ_INIT(&vdev->peer_list);
  3899. if ((soc->intr_mode == DP_INTR_POLL) &&
  3900. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3901. if ((pdev->vdev_count == 0) ||
  3902. (wlan_op_mode_monitor == vdev->opmode))
  3903. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3904. }
  3905. if (wlan_op_mode_monitor == vdev->opmode) {
  3906. pdev->monitor_vdev = vdev;
  3907. return (struct cdp_vdev *)vdev;
  3908. }
  3909. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3910. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3911. vdev->dscp_tid_map_id = 0;
  3912. vdev->mcast_enhancement_en = 0;
  3913. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3914. vdev->prev_tx_enq_tstamp = 0;
  3915. vdev->prev_rx_deliver_tstamp = 0;
  3916. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3917. /* add this vdev into the pdev's list */
  3918. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3919. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3920. pdev->vdev_count++;
  3921. dp_tx_vdev_attach(vdev);
  3922. if (pdev->vdev_count == 1)
  3923. dp_lro_hash_setup(soc, pdev);
  3924. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3925. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3926. DP_STATS_INIT(vdev);
  3927. if (wlan_op_mode_sta == vdev->opmode)
  3928. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3929. vdev->mac_addr.raw,
  3930. NULL);
  3931. return (struct cdp_vdev *)vdev;
  3932. fail0:
  3933. return NULL;
  3934. }
  3935. /**
  3936. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3937. * @vdev: Datapath VDEV handle
  3938. * @osif_vdev: OSIF vdev handle
  3939. * @ctrl_vdev: UMAC vdev handle
  3940. * @txrx_ops: Tx and Rx operations
  3941. *
  3942. * Return: DP VDEV handle on success, NULL on failure
  3943. */
  3944. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3945. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3946. struct ol_txrx_ops *txrx_ops)
  3947. {
  3948. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3949. vdev->osif_vdev = osif_vdev;
  3950. vdev->ctrl_vdev = ctrl_vdev;
  3951. vdev->osif_rx = txrx_ops->rx.rx;
  3952. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3953. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3954. vdev->osif_get_key = txrx_ops->get_key;
  3955. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3956. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3957. #ifdef notyet
  3958. #if ATH_SUPPORT_WAPI
  3959. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3960. #endif
  3961. #endif
  3962. #ifdef UMAC_SUPPORT_PROXY_ARP
  3963. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3964. #endif
  3965. vdev->me_convert = txrx_ops->me_convert;
  3966. /* TODO: Enable the following once Tx code is integrated */
  3967. if (vdev->mesh_vdev)
  3968. txrx_ops->tx.tx = dp_tx_send_mesh;
  3969. else
  3970. txrx_ops->tx.tx = dp_tx_send;
  3971. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3972. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3973. "DP Vdev Register success");
  3974. }
  3975. /**
  3976. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3977. * @vdev: Datapath VDEV handle
  3978. * @unmap_only: Flag to indicate "only unmap"
  3979. *
  3980. * Return: void
  3981. */
  3982. static void dp_vdev_flush_peers(struct cdp_vdev *vdev_handle, bool unmap_only)
  3983. {
  3984. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3985. struct dp_pdev *pdev = vdev->pdev;
  3986. struct dp_soc *soc = pdev->soc;
  3987. struct dp_peer *peer;
  3988. uint16_t *peer_ids;
  3989. uint8_t i = 0, j = 0;
  3990. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3991. if (!peer_ids) {
  3992. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3993. "DP alloc failure - unable to flush peers");
  3994. return;
  3995. }
  3996. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3997. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3998. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3999. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  4000. if (j < soc->max_peers)
  4001. peer_ids[j++] = peer->peer_ids[i];
  4002. }
  4003. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4004. for (i = 0; i < j ; i++) {
  4005. if (unmap_only) {
  4006. peer = __dp_peer_find_by_id(soc, peer_ids[i]);
  4007. if (peer) {
  4008. dp_rx_peer_unmap_handler(soc, peer_ids[i],
  4009. vdev->vdev_id,
  4010. peer->mac_addr.raw,
  4011. 0);
  4012. }
  4013. } else {
  4014. peer = dp_peer_find_by_id(soc, peer_ids[i]);
  4015. if (peer) {
  4016. dp_info("peer: %pM is getting flush",
  4017. peer->mac_addr.raw);
  4018. dp_peer_delete_wifi3(peer, 0);
  4019. /*
  4020. * we need to call dp_peer_unref_del_find_by_id
  4021. * to remove additional ref count incremented
  4022. * by dp_peer_find_by_id() call.
  4023. *
  4024. * Hold the ref count while executing
  4025. * dp_peer_delete_wifi3() call.
  4026. *
  4027. */
  4028. dp_peer_unref_del_find_by_id(peer);
  4029. dp_rx_peer_unmap_handler(soc, peer_ids[i],
  4030. vdev->vdev_id,
  4031. peer->mac_addr.raw, 0);
  4032. }
  4033. }
  4034. }
  4035. qdf_mem_free(peer_ids);
  4036. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4037. FL("Flushed peers for vdev object %pK "), vdev);
  4038. }
  4039. /*
  4040. * dp_vdev_detach_wifi3() - Detach txrx vdev
  4041. * @txrx_vdev: Datapath VDEV handle
  4042. * @callback: Callback OL_IF on completion of detach
  4043. * @cb_context: Callback context
  4044. *
  4045. */
  4046. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  4047. ol_txrx_vdev_delete_cb callback, void *cb_context)
  4048. {
  4049. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4050. struct dp_pdev *pdev = vdev->pdev;
  4051. struct dp_soc *soc = pdev->soc;
  4052. struct dp_neighbour_peer *peer = NULL;
  4053. struct dp_neighbour_peer *temp_peer = NULL;
  4054. /* preconditions */
  4055. qdf_assert(vdev);
  4056. if (wlan_op_mode_monitor == vdev->opmode)
  4057. goto free_vdev;
  4058. if (wlan_op_mode_sta == vdev->opmode)
  4059. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  4060. /*
  4061. * If Target is hung, flush all peers before detaching vdev
  4062. * this will free all references held due to missing
  4063. * unmap commands from Target
  4064. */
  4065. if (!hif_is_target_ready(HIF_GET_SOFTC(soc->hif_handle)))
  4066. dp_vdev_flush_peers((struct cdp_vdev *)vdev, false);
  4067. /*
  4068. * Use peer_ref_mutex while accessing peer_list, in case
  4069. * a peer is in the process of being removed from the list.
  4070. */
  4071. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4072. /* check that the vdev has no peers allocated */
  4073. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  4074. /* debug print - will be removed later */
  4075. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  4076. FL("not deleting vdev object %pK (%pM)"
  4077. "until deletion finishes for all its peers"),
  4078. vdev, vdev->mac_addr.raw);
  4079. /* indicate that the vdev needs to be deleted */
  4080. vdev->delete.pending = 1;
  4081. vdev->delete.callback = callback;
  4082. vdev->delete.context = cb_context;
  4083. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4084. return;
  4085. }
  4086. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4087. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4088. if (!soc->hw_nac_monitor_support) {
  4089. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  4090. neighbour_peer_list_elem) {
  4091. QDF_ASSERT(peer->vdev != vdev);
  4092. }
  4093. } else {
  4094. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  4095. neighbour_peer_list_elem, temp_peer) {
  4096. if (peer->vdev == vdev) {
  4097. TAILQ_REMOVE(&pdev->neighbour_peers_list, peer,
  4098. neighbour_peer_list_elem);
  4099. qdf_mem_free(peer);
  4100. }
  4101. }
  4102. }
  4103. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4104. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4105. dp_tx_vdev_detach(vdev);
  4106. /* remove the vdev from its parent pdev's list */
  4107. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4108. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4109. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  4110. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4111. free_vdev:
  4112. qdf_mem_free(vdev);
  4113. if (callback)
  4114. callback(cb_context);
  4115. }
  4116. /*
  4117. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  4118. * @soc - datapath soc handle
  4119. * @peer - datapath peer handle
  4120. *
  4121. * Delete the AST entries belonging to a peer
  4122. */
  4123. #ifdef FEATURE_AST
  4124. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  4125. struct dp_peer *peer)
  4126. {
  4127. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  4128. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  4129. dp_peer_del_ast(soc, ast_entry);
  4130. peer->self_ast_entry = NULL;
  4131. }
  4132. #else
  4133. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  4134. struct dp_peer *peer)
  4135. {
  4136. }
  4137. #endif
  4138. #if ATH_SUPPORT_WRAP
  4139. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  4140. uint8_t *peer_mac_addr)
  4141. {
  4142. struct dp_peer *peer;
  4143. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  4144. 0, vdev->vdev_id);
  4145. if (!peer)
  4146. return NULL;
  4147. if (peer->bss_peer)
  4148. return peer;
  4149. dp_peer_unref_delete(peer);
  4150. return NULL;
  4151. }
  4152. #else
  4153. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  4154. uint8_t *peer_mac_addr)
  4155. {
  4156. struct dp_peer *peer;
  4157. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  4158. 0, vdev->vdev_id);
  4159. if (!peer)
  4160. return NULL;
  4161. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  4162. return peer;
  4163. dp_peer_unref_delete(peer);
  4164. return NULL;
  4165. }
  4166. #endif
  4167. #ifdef FEATURE_AST
  4168. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  4169. struct dp_pdev *pdev,
  4170. uint8_t *peer_mac_addr)
  4171. {
  4172. struct dp_ast_entry *ast_entry;
  4173. qdf_spin_lock_bh(&soc->ast_lock);
  4174. if (soc->ast_override_support)
  4175. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, peer_mac_addr,
  4176. pdev->pdev_id);
  4177. else
  4178. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  4179. if (ast_entry && ast_entry->next_hop &&
  4180. !ast_entry->delete_in_progress)
  4181. dp_peer_del_ast(soc, ast_entry);
  4182. qdf_spin_unlock_bh(&soc->ast_lock);
  4183. }
  4184. #endif
  4185. /*
  4186. * dp_peer_create_wifi3() - attach txrx peer
  4187. * @txrx_vdev: Datapath VDEV handle
  4188. * @peer_mac_addr: Peer MAC address
  4189. *
  4190. * Return: DP peeer handle on success, NULL on failure
  4191. */
  4192. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  4193. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  4194. {
  4195. struct dp_peer *peer;
  4196. int i;
  4197. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4198. struct dp_pdev *pdev;
  4199. struct dp_soc *soc;
  4200. struct cdp_peer_cookie peer_cookie;
  4201. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  4202. /* preconditions */
  4203. qdf_assert(vdev);
  4204. qdf_assert(peer_mac_addr);
  4205. pdev = vdev->pdev;
  4206. soc = pdev->soc;
  4207. /*
  4208. * If a peer entry with given MAC address already exists,
  4209. * reuse the peer and reset the state of peer.
  4210. */
  4211. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  4212. if (peer) {
  4213. qdf_atomic_init(&peer->is_default_route_set);
  4214. dp_peer_cleanup(vdev, peer);
  4215. qdf_spin_lock_bh(&soc->ast_lock);
  4216. dp_peer_delete_ast_entries(soc, peer);
  4217. peer->delete_in_progress = false;
  4218. qdf_spin_unlock_bh(&soc->ast_lock);
  4219. if ((vdev->opmode == wlan_op_mode_sta) &&
  4220. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4221. QDF_MAC_ADDR_SIZE)) {
  4222. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4223. }
  4224. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4225. /*
  4226. * Control path maintains a node count which is incremented
  4227. * for every new peer create command. Since new peer is not being
  4228. * created and earlier reference is reused here,
  4229. * peer_unref_delete event is sent to control path to
  4230. * increment the count back.
  4231. */
  4232. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  4233. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4234. peer->mac_addr.raw, vdev->mac_addr.raw,
  4235. vdev->opmode, peer->ctrl_peer, ctrl_peer);
  4236. }
  4237. peer->ctrl_peer = ctrl_peer;
  4238. dp_local_peer_id_alloc(pdev, peer);
  4239. DP_STATS_INIT(peer);
  4240. return (void *)peer;
  4241. } else {
  4242. /*
  4243. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  4244. * need to remove the AST entry which was earlier added as a WDS
  4245. * entry.
  4246. * If an AST entry exists, but no peer entry exists with a given
  4247. * MAC addresses, we could deduce it as a WDS entry
  4248. */
  4249. dp_peer_ast_handle_roam_del(soc, pdev, peer_mac_addr);
  4250. }
  4251. #ifdef notyet
  4252. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  4253. soc->mempool_ol_ath_peer);
  4254. #else
  4255. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  4256. #endif
  4257. if (!peer)
  4258. return NULL; /* failure */
  4259. qdf_mem_zero(peer, sizeof(struct dp_peer));
  4260. TAILQ_INIT(&peer->ast_entry_list);
  4261. /* store provided params */
  4262. peer->vdev = vdev;
  4263. peer->ctrl_peer = ctrl_peer;
  4264. if ((vdev->opmode == wlan_op_mode_sta) &&
  4265. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4266. QDF_MAC_ADDR_SIZE)) {
  4267. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4268. }
  4269. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4270. qdf_spinlock_create(&peer->peer_info_lock);
  4271. qdf_mem_copy(
  4272. &peer->mac_addr.raw[0], peer_mac_addr, QDF_MAC_ADDR_SIZE);
  4273. /* TODO: See of rx_opt_proc is really required */
  4274. peer->rx_opt_proc = soc->rx_opt_proc;
  4275. /* initialize the peer_id */
  4276. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  4277. peer->peer_ids[i] = HTT_INVALID_PEER;
  4278. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4279. qdf_atomic_init(&peer->ref_cnt);
  4280. /* keep one reference for attach */
  4281. qdf_atomic_inc(&peer->ref_cnt);
  4282. /* add this peer into the vdev's list */
  4283. if (wlan_op_mode_sta == vdev->opmode)
  4284. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  4285. else
  4286. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  4287. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4288. /* TODO: See if hash based search is required */
  4289. dp_peer_find_hash_add(soc, peer);
  4290. /* Initialize the peer state */
  4291. peer->state = OL_TXRX_PEER_STATE_DISC;
  4292. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4293. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  4294. vdev, peer, peer->mac_addr.raw,
  4295. qdf_atomic_read(&peer->ref_cnt));
  4296. /*
  4297. * For every peer MAp message search and set if bss_peer
  4298. */
  4299. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  4300. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4301. "vdev bss_peer!!!!");
  4302. peer->bss_peer = 1;
  4303. vdev->vap_bss_peer = peer;
  4304. }
  4305. for (i = 0; i < DP_MAX_TIDS; i++)
  4306. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  4307. dp_local_peer_id_alloc(pdev, peer);
  4308. DP_STATS_INIT(peer);
  4309. qdf_mem_copy(peer_cookie.mac_addr, peer->mac_addr.raw,
  4310. QDF_MAC_ADDR_SIZE);
  4311. peer_cookie.ctx = NULL;
  4312. peer_cookie.cookie = pdev->next_peer_cookie++;
  4313. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  4314. dp_wdi_event_handler(WDI_EVENT_PEER_CREATE, pdev->soc,
  4315. (void *)&peer_cookie,
  4316. peer->peer_ids[0], WDI_NO_VAL, pdev->pdev_id);
  4317. #endif
  4318. if (soc->wlanstats_enabled) {
  4319. if (!peer_cookie.ctx) {
  4320. pdev->next_peer_cookie--;
  4321. qdf_err("Failed to initialize peer rate stats");
  4322. } else {
  4323. peer->wlanstats_ctx = (void *)peer_cookie.ctx;
  4324. }
  4325. }
  4326. return (void *)peer;
  4327. }
  4328. /*
  4329. * dp_vdev_get_default_reo_hash() - get reo dest ring and hash values for a vdev
  4330. * @vdev: Datapath VDEV handle
  4331. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4332. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4333. *
  4334. * Return: None
  4335. */
  4336. static
  4337. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  4338. enum cdp_host_reo_dest_ring *reo_dest,
  4339. bool *hash_based)
  4340. {
  4341. struct dp_soc *soc;
  4342. struct dp_pdev *pdev;
  4343. pdev = vdev->pdev;
  4344. soc = pdev->soc;
  4345. /*
  4346. * hash based steering is disabled for Radios which are offloaded
  4347. * to NSS
  4348. */
  4349. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  4350. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  4351. /*
  4352. * Below line of code will ensure the proper reo_dest ring is chosen
  4353. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  4354. */
  4355. *reo_dest = pdev->reo_dest;
  4356. }
  4357. #ifdef IPA_OFFLOAD
  4358. /*
  4359. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4360. * @vdev: Datapath VDEV handle
  4361. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4362. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4363. *
  4364. * If IPA is enabled in ini, for SAP mode, disable hash based
  4365. * steering, use default reo_dst ring for RX. Use config values for other modes.
  4366. * Return: None
  4367. */
  4368. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4369. enum cdp_host_reo_dest_ring *reo_dest,
  4370. bool *hash_based)
  4371. {
  4372. struct dp_soc *soc;
  4373. struct dp_pdev *pdev;
  4374. pdev = vdev->pdev;
  4375. soc = pdev->soc;
  4376. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4377. /*
  4378. * If IPA is enabled, disable hash-based flow steering and set
  4379. * reo_dest_ring_4 as the REO ring to receive packets on.
  4380. * IPA is configured to reap reo_dest_ring_4.
  4381. *
  4382. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  4383. * value enum value is from 1 - 4.
  4384. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  4385. */
  4386. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4387. if (vdev->opmode == wlan_op_mode_ap) {
  4388. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  4389. *hash_based = 0;
  4390. }
  4391. }
  4392. }
  4393. #else
  4394. /*
  4395. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4396. * @vdev: Datapath VDEV handle
  4397. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4398. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4399. *
  4400. * Use system config values for hash based steering.
  4401. * Return: None
  4402. */
  4403. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4404. enum cdp_host_reo_dest_ring *reo_dest,
  4405. bool *hash_based)
  4406. {
  4407. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4408. }
  4409. #endif /* IPA_OFFLOAD */
  4410. /*
  4411. * dp_peer_setup_wifi3() - initialize the peer
  4412. * @vdev_hdl: virtual device object
  4413. * @peer: Peer object
  4414. *
  4415. * Return: void
  4416. */
  4417. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  4418. {
  4419. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  4420. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4421. struct dp_pdev *pdev;
  4422. struct dp_soc *soc;
  4423. bool hash_based = 0;
  4424. enum cdp_host_reo_dest_ring reo_dest;
  4425. /* preconditions */
  4426. qdf_assert(vdev);
  4427. qdf_assert(peer);
  4428. pdev = vdev->pdev;
  4429. soc = pdev->soc;
  4430. peer->last_assoc_rcvd = 0;
  4431. peer->last_disassoc_rcvd = 0;
  4432. peer->last_deauth_rcvd = 0;
  4433. dp_peer_setup_get_reo_hash(vdev, &reo_dest, &hash_based);
  4434. dp_info("pdev: %d vdev :%d opmode:%u hash-based-steering:%d default-reo_dest:%u",
  4435. pdev->pdev_id, vdev->vdev_id,
  4436. vdev->opmode, hash_based, reo_dest);
  4437. /*
  4438. * There are corner cases where the AD1 = AD2 = "VAPs address"
  4439. * i.e both the devices have same MAC address. In these
  4440. * cases we want such pkts to be processed in NULL Q handler
  4441. * which is REO2TCL ring. for this reason we should
  4442. * not setup reo_queues and default route for bss_peer.
  4443. */
  4444. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap)
  4445. return;
  4446. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  4447. /* TODO: Check the destination ring number to be passed to FW */
  4448. soc->cdp_soc.ol_ops->peer_set_default_routing(
  4449. pdev->ctrl_pdev, peer->mac_addr.raw,
  4450. peer->vdev->vdev_id, hash_based, reo_dest);
  4451. }
  4452. qdf_atomic_set(&peer->is_default_route_set, 1);
  4453. dp_peer_rx_init(pdev, peer);
  4454. return;
  4455. }
  4456. /*
  4457. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  4458. * @vdev_handle: virtual device object
  4459. * @htt_pkt_type: type of pkt
  4460. *
  4461. * Return: void
  4462. */
  4463. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  4464. enum htt_cmn_pkt_type val)
  4465. {
  4466. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4467. vdev->tx_encap_type = val;
  4468. }
  4469. /*
  4470. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  4471. * @vdev_handle: virtual device object
  4472. * @htt_pkt_type: type of pkt
  4473. *
  4474. * Return: void
  4475. */
  4476. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  4477. enum htt_cmn_pkt_type val)
  4478. {
  4479. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4480. vdev->rx_decap_type = val;
  4481. }
  4482. /*
  4483. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  4484. * @txrx_soc: cdp soc handle
  4485. * @ac: Access category
  4486. * @value: timeout value in millisec
  4487. *
  4488. * Return: void
  4489. */
  4490. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4491. uint8_t ac, uint32_t value)
  4492. {
  4493. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4494. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  4495. }
  4496. /*
  4497. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  4498. * @txrx_soc: cdp soc handle
  4499. * @ac: access category
  4500. * @value: timeout value in millisec
  4501. *
  4502. * Return: void
  4503. */
  4504. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4505. uint8_t ac, uint32_t *value)
  4506. {
  4507. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4508. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  4509. }
  4510. /*
  4511. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  4512. * @pdev_handle: physical device object
  4513. * @val: reo destination ring index (1 - 4)
  4514. *
  4515. * Return: void
  4516. */
  4517. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  4518. enum cdp_host_reo_dest_ring val)
  4519. {
  4520. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4521. if (pdev)
  4522. pdev->reo_dest = val;
  4523. }
  4524. /*
  4525. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  4526. * @pdev_handle: physical device object
  4527. *
  4528. * Return: reo destination ring index
  4529. */
  4530. static enum cdp_host_reo_dest_ring
  4531. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  4532. {
  4533. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4534. if (pdev)
  4535. return pdev->reo_dest;
  4536. else
  4537. return cdp_host_reo_dest_ring_unknown;
  4538. }
  4539. /*
  4540. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  4541. * @pdev_handle: device object
  4542. * @val: value to be set
  4543. *
  4544. * Return: void
  4545. */
  4546. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  4547. uint32_t val)
  4548. {
  4549. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4550. /* Enable/Disable smart mesh filtering. This flag will be checked
  4551. * during rx processing to check if packets are from NAC clients.
  4552. */
  4553. pdev->filter_neighbour_peers = val;
  4554. return 0;
  4555. }
  4556. /*
  4557. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  4558. * address for smart mesh filtering
  4559. * @vdev_handle: virtual device object
  4560. * @cmd: Add/Del command
  4561. * @macaddr: nac client mac address
  4562. *
  4563. * Return: void
  4564. */
  4565. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  4566. uint32_t cmd, uint8_t *macaddr)
  4567. {
  4568. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4569. struct dp_pdev *pdev = vdev->pdev;
  4570. struct dp_neighbour_peer *peer = NULL;
  4571. if (!macaddr)
  4572. goto fail0;
  4573. /* Store address of NAC (neighbour peer) which will be checked
  4574. * against TA of received packets.
  4575. */
  4576. if (cmd == DP_NAC_PARAM_ADD) {
  4577. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  4578. sizeof(*peer));
  4579. if (!peer) {
  4580. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4581. FL("DP neighbour peer node memory allocation failed"));
  4582. goto fail0;
  4583. }
  4584. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  4585. macaddr, QDF_MAC_ADDR_SIZE);
  4586. peer->vdev = vdev;
  4587. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4588. /* add this neighbour peer into the list */
  4589. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  4590. neighbour_peer_list_elem);
  4591. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4592. /* first neighbour */
  4593. if (!pdev->neighbour_peers_added) {
  4594. pdev->neighbour_peers_added = true;
  4595. dp_ppdu_ring_cfg(pdev);
  4596. }
  4597. return 1;
  4598. } else if (cmd == DP_NAC_PARAM_DEL) {
  4599. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4600. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  4601. neighbour_peer_list_elem) {
  4602. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  4603. macaddr, QDF_MAC_ADDR_SIZE)) {
  4604. /* delete this peer from the list */
  4605. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  4606. peer, neighbour_peer_list_elem);
  4607. qdf_mem_free(peer);
  4608. break;
  4609. }
  4610. }
  4611. /* last neighbour deleted */
  4612. if (TAILQ_EMPTY(&pdev->neighbour_peers_list)) {
  4613. pdev->neighbour_peers_added = false;
  4614. dp_ppdu_ring_cfg(pdev);
  4615. }
  4616. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4617. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  4618. !pdev->enhanced_stats_en)
  4619. dp_ppdu_ring_reset(pdev);
  4620. return 1;
  4621. }
  4622. fail0:
  4623. return 0;
  4624. }
  4625. /*
  4626. * dp_get_sec_type() - Get the security type
  4627. * @peer: Datapath peer handle
  4628. * @sec_idx: Security id (mcast, ucast)
  4629. *
  4630. * return sec_type: Security type
  4631. */
  4632. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  4633. {
  4634. struct dp_peer *dpeer = (struct dp_peer *)peer;
  4635. return dpeer->security[sec_idx].sec_type;
  4636. }
  4637. /*
  4638. * dp_peer_authorize() - authorize txrx peer
  4639. * @peer_handle: Datapath peer handle
  4640. * @authorize
  4641. *
  4642. */
  4643. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  4644. {
  4645. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4646. struct dp_soc *soc;
  4647. if (peer) {
  4648. soc = peer->vdev->pdev->soc;
  4649. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4650. peer->authorize = authorize ? 1 : 0;
  4651. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4652. }
  4653. }
  4654. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  4655. struct dp_pdev *pdev,
  4656. struct dp_peer *peer,
  4657. uint32_t vdev_id)
  4658. {
  4659. struct dp_vdev *vdev = NULL;
  4660. struct dp_peer *bss_peer = NULL;
  4661. uint8_t *m_addr = NULL;
  4662. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4663. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4664. if (vdev->vdev_id == vdev_id)
  4665. break;
  4666. }
  4667. if (!vdev) {
  4668. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4669. "vdev is NULL");
  4670. } else {
  4671. if (vdev->vap_bss_peer == peer)
  4672. vdev->vap_bss_peer = NULL;
  4673. m_addr = peer->mac_addr.raw;
  4674. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  4675. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4676. m_addr, vdev->mac_addr.raw, vdev->opmode,
  4677. peer->ctrl_peer, NULL);
  4678. if (vdev && vdev->vap_bss_peer) {
  4679. bss_peer = vdev->vap_bss_peer;
  4680. DP_UPDATE_STATS(vdev, peer);
  4681. }
  4682. }
  4683. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4684. /*
  4685. * Peer AST list hast to be empty here
  4686. */
  4687. DP_AST_ASSERT(TAILQ_EMPTY(&peer->ast_entry_list));
  4688. qdf_mem_free(peer);
  4689. }
  4690. /**
  4691. * dp_delete_pending_vdev() - check and process vdev delete
  4692. * @pdev: DP specific pdev pointer
  4693. * @vdev: DP specific vdev pointer
  4694. * @vdev_id: vdev id corresponding to vdev
  4695. *
  4696. * This API does following:
  4697. * 1) It releases tx flow pools buffers as vdev is
  4698. * going down and no peers are associated.
  4699. * 2) It also detaches vdev before cleaning vdev (struct dp_vdev) memory
  4700. */
  4701. static void dp_delete_pending_vdev(struct dp_pdev *pdev, struct dp_vdev *vdev,
  4702. uint8_t vdev_id)
  4703. {
  4704. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  4705. void *vdev_delete_context = NULL;
  4706. vdev_delete_cb = vdev->delete.callback;
  4707. vdev_delete_context = vdev->delete.context;
  4708. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4709. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  4710. vdev, vdev->mac_addr.raw);
  4711. /* all peers are gone, go ahead and delete it */
  4712. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4713. FLOW_TYPE_VDEV, vdev_id);
  4714. dp_tx_vdev_detach(vdev);
  4715. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4716. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4717. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4718. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4719. FL("deleting vdev object %pK (%pM)"),
  4720. vdev, vdev->mac_addr.raw);
  4721. qdf_mem_free(vdev);
  4722. vdev = NULL;
  4723. if (vdev_delete_cb)
  4724. vdev_delete_cb(vdev_delete_context);
  4725. }
  4726. /*
  4727. * dp_peer_unref_delete() - unref and delete peer
  4728. * @peer_handle: Datapath peer handle
  4729. *
  4730. */
  4731. void dp_peer_unref_delete(void *peer_handle)
  4732. {
  4733. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4734. struct dp_vdev *vdev = peer->vdev;
  4735. struct dp_pdev *pdev = vdev->pdev;
  4736. struct dp_soc *soc = pdev->soc;
  4737. struct dp_peer *tmppeer;
  4738. int found = 0;
  4739. uint16_t peer_id;
  4740. uint16_t vdev_id;
  4741. bool delete_vdev;
  4742. struct cdp_peer_cookie peer_cookie;
  4743. /*
  4744. * Hold the lock all the way from checking if the peer ref count
  4745. * is zero until the peer references are removed from the hash
  4746. * table and vdev list (if the peer ref count is zero).
  4747. * This protects against a new HL tx operation starting to use the
  4748. * peer object just after this function concludes it's done being used.
  4749. * Furthermore, the lock needs to be held while checking whether the
  4750. * vdev's list of peers is empty, to make sure that list is not modified
  4751. * concurrently with the empty check.
  4752. */
  4753. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4754. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  4755. peer_id = peer->peer_ids[0];
  4756. vdev_id = vdev->vdev_id;
  4757. /*
  4758. * Make sure that the reference to the peer in
  4759. * peer object map is removed
  4760. */
  4761. if (peer_id != HTT_INVALID_PEER)
  4762. soc->peer_id_to_obj_map[peer_id] = NULL;
  4763. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  4764. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  4765. /* remove the reference to the peer from the hash table */
  4766. dp_peer_find_hash_remove(soc, peer);
  4767. qdf_spin_lock_bh(&soc->ast_lock);
  4768. if (peer->self_ast_entry) {
  4769. dp_peer_del_ast(soc, peer->self_ast_entry);
  4770. peer->self_ast_entry = NULL;
  4771. }
  4772. qdf_spin_unlock_bh(&soc->ast_lock);
  4773. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  4774. if (tmppeer == peer) {
  4775. found = 1;
  4776. break;
  4777. }
  4778. }
  4779. if (found) {
  4780. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  4781. peer_list_elem);
  4782. } else {
  4783. /*Ignoring the remove operation as peer not found*/
  4784. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  4785. "peer:%pK not found in vdev:%pK peerlist:%pK",
  4786. peer, vdev, &peer->vdev->peer_list);
  4787. }
  4788. /* send peer destroy event to upper layer */
  4789. qdf_mem_copy(peer_cookie.mac_addr, peer->mac_addr.raw,
  4790. QDF_MAC_ADDR_SIZE);
  4791. peer_cookie.ctx = NULL;
  4792. peer_cookie.ctx = (void *)peer->wlanstats_ctx;
  4793. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  4794. dp_wdi_event_handler(WDI_EVENT_PEER_DESTROY,
  4795. pdev->soc,
  4796. (void *)&peer_cookie,
  4797. peer->peer_ids[0],
  4798. WDI_NO_VAL,
  4799. pdev->pdev_id);
  4800. #endif
  4801. peer->wlanstats_ctx = NULL;
  4802. /* cleanup the peer data */
  4803. dp_peer_cleanup(vdev, peer);
  4804. /* check whether the parent vdev has no peers left */
  4805. if (TAILQ_EMPTY(&vdev->peer_list)) {
  4806. /*
  4807. * capture vdev delete pending flag's status
  4808. * while holding peer_ref_mutex lock
  4809. */
  4810. delete_vdev = vdev->delete.pending;
  4811. /*
  4812. * Now that there are no references to the peer, we can
  4813. * release the peer reference lock.
  4814. */
  4815. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4816. /*
  4817. * Check if the parent vdev was waiting for its peers
  4818. * to be deleted, in order for it to be deleted too.
  4819. */
  4820. if (delete_vdev)
  4821. dp_delete_pending_vdev(pdev, vdev, vdev_id);
  4822. } else {
  4823. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4824. }
  4825. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev_id);
  4826. } else {
  4827. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4828. }
  4829. }
  4830. /*
  4831. * dp_peer_detach_wifi3() – Detach txrx peer
  4832. * @peer_handle: Datapath peer handle
  4833. * @bitmap: bitmap indicating special handling of request.
  4834. *
  4835. */
  4836. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4837. {
  4838. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4839. /* redirect the peer's rx delivery function to point to a
  4840. * discard func
  4841. */
  4842. peer->rx_opt_proc = dp_rx_discard;
  4843. /* Do not make ctrl_peer to NULL for connected sta peers.
  4844. * We need ctrl_peer to release the reference during dp
  4845. * peer free. This reference was held for
  4846. * obj_mgr peer during the creation of dp peer.
  4847. */
  4848. if (!(peer->vdev && (peer->vdev->opmode != wlan_op_mode_sta) &&
  4849. !peer->bss_peer))
  4850. peer->ctrl_peer = NULL;
  4851. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4852. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4853. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4854. qdf_spinlock_destroy(&peer->peer_info_lock);
  4855. /*
  4856. * Remove the reference added during peer_attach.
  4857. * The peer will still be left allocated until the
  4858. * PEER_UNMAP message arrives to remove the other
  4859. * reference, added by the PEER_MAP message.
  4860. */
  4861. dp_peer_unref_delete(peer_handle);
  4862. }
  4863. /*
  4864. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4865. * @peer_handle: Datapath peer handle
  4866. *
  4867. */
  4868. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4869. {
  4870. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4871. return vdev->mac_addr.raw;
  4872. }
  4873. /*
  4874. * dp_vdev_set_wds() - Enable per packet stats
  4875. * @vdev_handle: DP VDEV handle
  4876. * @val: value
  4877. *
  4878. * Return: none
  4879. */
  4880. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4881. {
  4882. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4883. vdev->wds_enabled = val;
  4884. return 0;
  4885. }
  4886. /*
  4887. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4888. * @peer_handle: Datapath peer handle
  4889. *
  4890. */
  4891. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4892. uint8_t vdev_id)
  4893. {
  4894. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4895. struct dp_vdev *vdev = NULL;
  4896. if (qdf_unlikely(!pdev))
  4897. return NULL;
  4898. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4899. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4900. if (vdev->vdev_id == vdev_id)
  4901. break;
  4902. }
  4903. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4904. return (struct cdp_vdev *)vdev;
  4905. }
  4906. /*
  4907. * dp_get_mon_vdev_from_pdev_wifi3() - Get vdev handle of monitor mode
  4908. * @dev: PDEV handle
  4909. *
  4910. * Return: VDEV handle of monitor mode
  4911. */
  4912. static struct cdp_vdev *dp_get_mon_vdev_from_pdev_wifi3(struct cdp_pdev *dev)
  4913. {
  4914. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4915. if (qdf_unlikely(!pdev))
  4916. return NULL;
  4917. return (struct cdp_vdev *)pdev->monitor_vdev;
  4918. }
  4919. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4920. {
  4921. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4922. return vdev->opmode;
  4923. }
  4924. static
  4925. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  4926. ol_txrx_rx_fp *stack_fn_p,
  4927. ol_osif_vdev_handle *osif_vdev_p)
  4928. {
  4929. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  4930. qdf_assert(vdev);
  4931. *stack_fn_p = vdev->osif_rx_stack;
  4932. *osif_vdev_p = vdev->osif_vdev;
  4933. }
  4934. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4935. {
  4936. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4937. struct dp_pdev *pdev = vdev->pdev;
  4938. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4939. }
  4940. /**
  4941. * dp_monitor_mode_ring_config() - Send the tlv config to fw for monitor buffer
  4942. * ring based on target
  4943. * @soc: soc handle
  4944. * @mac_for_pdev: pdev_id
  4945. * @pdev: physical device handle
  4946. * @ring_num: mac id
  4947. * @htt_tlv_filter: tlv filter
  4948. *
  4949. * Return: zero on success, non-zero on failure
  4950. */
  4951. static inline
  4952. QDF_STATUS dp_monitor_mode_ring_config(struct dp_soc *soc, uint8_t mac_for_pdev,
  4953. struct dp_pdev *pdev, uint8_t ring_num,
  4954. struct htt_rx_ring_tlv_filter htt_tlv_filter)
  4955. {
  4956. QDF_STATUS status;
  4957. if (soc->wlan_cfg_ctx->rxdma1_enable)
  4958. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4959. pdev->rxdma_mon_buf_ring[ring_num]
  4960. .hal_srng,
  4961. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE,
  4962. &htt_tlv_filter);
  4963. else
  4964. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4965. pdev->rx_mac_buf_ring[ring_num]
  4966. .hal_srng,
  4967. RXDMA_BUF, RX_BUFFER_SIZE,
  4968. &htt_tlv_filter);
  4969. return status;
  4970. }
  4971. /**
  4972. * dp_reset_monitor_mode() - Disable monitor mode
  4973. * @pdev_handle: Datapath PDEV handle
  4974. *
  4975. * Return: 0 on success, not 0 on failure
  4976. */
  4977. static QDF_STATUS dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  4978. {
  4979. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4980. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4981. struct dp_soc *soc = pdev->soc;
  4982. uint8_t pdev_id;
  4983. int mac_id;
  4984. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4985. pdev_id = pdev->pdev_id;
  4986. soc = pdev->soc;
  4987. qdf_spin_lock_bh(&pdev->mon_lock);
  4988. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  4989. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4990. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4991. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4992. pdev, mac_id,
  4993. htt_tlv_filter);
  4994. if (status != QDF_STATUS_SUCCESS) {
  4995. dp_err("Failed to send tlv filter for monitor mode rings");
  4996. return status;
  4997. }
  4998. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4999. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5000. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  5001. &htt_tlv_filter);
  5002. }
  5003. pdev->monitor_vdev = NULL;
  5004. pdev->mcopy_mode = 0;
  5005. pdev->monitor_configured = false;
  5006. qdf_spin_unlock_bh(&pdev->mon_lock);
  5007. return QDF_STATUS_SUCCESS;
  5008. }
  5009. /**
  5010. * dp_set_nac() - set peer_nac
  5011. * @peer_handle: Datapath PEER handle
  5012. *
  5013. * Return: void
  5014. */
  5015. static void dp_set_nac(struct cdp_peer *peer_handle)
  5016. {
  5017. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5018. peer->nac = 1;
  5019. }
  5020. /**
  5021. * dp_get_tx_pending() - read pending tx
  5022. * @pdev_handle: Datapath PDEV handle
  5023. *
  5024. * Return: outstanding tx
  5025. */
  5026. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  5027. {
  5028. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5029. return qdf_atomic_read(&pdev->num_tx_outstanding);
  5030. }
  5031. /**
  5032. * dp_get_peer_mac_from_peer_id() - get peer mac
  5033. * @pdev_handle: Datapath PDEV handle
  5034. * @peer_id: Peer ID
  5035. * @peer_mac: MAC addr of PEER
  5036. *
  5037. * Return: void
  5038. */
  5039. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  5040. uint32_t peer_id, uint8_t *peer_mac)
  5041. {
  5042. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5043. struct dp_peer *peer;
  5044. if (pdev && peer_mac) {
  5045. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  5046. if (peer) {
  5047. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  5048. QDF_MAC_ADDR_SIZE);
  5049. dp_peer_unref_del_find_by_id(peer);
  5050. }
  5051. }
  5052. }
  5053. /**
  5054. * dp_pdev_configure_monitor_rings() - configure monitor rings
  5055. * @vdev_handle: Datapath VDEV handle
  5056. *
  5057. * Return: void
  5058. */
  5059. static QDF_STATUS dp_pdev_configure_monitor_rings(struct dp_pdev *pdev)
  5060. {
  5061. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5062. struct dp_soc *soc;
  5063. uint8_t pdev_id;
  5064. int mac_id;
  5065. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5066. pdev_id = pdev->pdev_id;
  5067. soc = pdev->soc;
  5068. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  5069. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  5070. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  5071. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  5072. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  5073. pdev->mo_data_filter);
  5074. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5075. htt_tlv_filter.mpdu_start = 1;
  5076. htt_tlv_filter.msdu_start = 1;
  5077. htt_tlv_filter.packet = 1;
  5078. htt_tlv_filter.msdu_end = 1;
  5079. htt_tlv_filter.mpdu_end = 1;
  5080. htt_tlv_filter.packet_header = 1;
  5081. htt_tlv_filter.attention = 1;
  5082. htt_tlv_filter.ppdu_start = 0;
  5083. htt_tlv_filter.ppdu_end = 0;
  5084. htt_tlv_filter.ppdu_end_user_stats = 0;
  5085. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  5086. htt_tlv_filter.ppdu_end_status_done = 0;
  5087. htt_tlv_filter.header_per_msdu = 1;
  5088. htt_tlv_filter.enable_fp =
  5089. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  5090. htt_tlv_filter.enable_md = 0;
  5091. htt_tlv_filter.enable_mo =
  5092. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  5093. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  5094. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  5095. if (pdev->mcopy_mode)
  5096. htt_tlv_filter.fp_data_filter = 0;
  5097. else
  5098. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  5099. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  5100. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  5101. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  5102. htt_tlv_filter.offset_valid = false;
  5103. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5104. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5105. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5106. pdev, mac_id,
  5107. htt_tlv_filter);
  5108. if (status != QDF_STATUS_SUCCESS) {
  5109. dp_err("Failed to send tlv filter for monitor mode rings");
  5110. return status;
  5111. }
  5112. }
  5113. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5114. htt_tlv_filter.mpdu_start = 1;
  5115. htt_tlv_filter.msdu_start = 0;
  5116. htt_tlv_filter.packet = 0;
  5117. htt_tlv_filter.msdu_end = 0;
  5118. htt_tlv_filter.mpdu_end = 0;
  5119. htt_tlv_filter.attention = 0;
  5120. htt_tlv_filter.ppdu_start = 1;
  5121. htt_tlv_filter.ppdu_end = 1;
  5122. htt_tlv_filter.ppdu_end_user_stats = 1;
  5123. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5124. htt_tlv_filter.ppdu_end_status_done = 1;
  5125. htt_tlv_filter.enable_fp = 1;
  5126. htt_tlv_filter.enable_md = 0;
  5127. htt_tlv_filter.enable_mo = 1;
  5128. if (pdev->mcopy_mode) {
  5129. htt_tlv_filter.packet_header = 1;
  5130. }
  5131. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5132. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5133. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5134. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5135. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5136. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5137. htt_tlv_filter.offset_valid = false;
  5138. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5139. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5140. pdev->pdev_id);
  5141. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5142. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5143. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5144. }
  5145. return status;
  5146. }
  5147. /**
  5148. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  5149. * @vdev_handle: Datapath VDEV handle
  5150. * @smart_monitor: Flag to denote if its smart monitor mode
  5151. *
  5152. * Return: 0 on success, not 0 on failure
  5153. */
  5154. static QDF_STATUS dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  5155. uint8_t special_monitor)
  5156. {
  5157. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5158. struct dp_pdev *pdev;
  5159. qdf_assert(vdev);
  5160. pdev = vdev->pdev;
  5161. pdev->monitor_vdev = vdev;
  5162. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  5163. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  5164. pdev, pdev->pdev_id, pdev->soc, vdev);
  5165. /*
  5166. * do not configure monitor buf ring and filter for smart and
  5167. * lite monitor
  5168. * for smart monitor filters are added along with first NAC
  5169. * for lite monitor required configuration done through
  5170. * dp_set_pdev_param
  5171. */
  5172. if (special_monitor)
  5173. return QDF_STATUS_SUCCESS;
  5174. /*Check if current pdev's monitor_vdev exists */
  5175. if (pdev->monitor_configured) {
  5176. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5177. "monitor vap already created vdev=%pK\n", vdev);
  5178. qdf_assert(vdev);
  5179. return QDF_STATUS_E_RESOURCES;
  5180. }
  5181. pdev->monitor_configured = true;
  5182. return dp_pdev_configure_monitor_rings(pdev);
  5183. }
  5184. /**
  5185. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  5186. * @pdev_handle: Datapath PDEV handle
  5187. * @filter_val: Flag to select Filter for monitor mode
  5188. * Return: 0 on success, not 0 on failure
  5189. */
  5190. static QDF_STATUS
  5191. dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  5192. struct cdp_monitor_filter *filter_val)
  5193. {
  5194. /* Many monitor VAPs can exists in a system but only one can be up at
  5195. * anytime
  5196. */
  5197. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5198. struct dp_vdev *vdev = pdev->monitor_vdev;
  5199. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5200. struct dp_soc *soc;
  5201. uint8_t pdev_id;
  5202. int mac_id;
  5203. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5204. pdev_id = pdev->pdev_id;
  5205. soc = pdev->soc;
  5206. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  5207. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  5208. pdev, pdev_id, soc, vdev);
  5209. /*Check if current pdev's monitor_vdev exists */
  5210. if (!pdev->monitor_vdev) {
  5211. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5212. "vdev=%pK", vdev);
  5213. qdf_assert(vdev);
  5214. }
  5215. /* update filter mode, type in pdev structure */
  5216. pdev->mon_filter_mode = filter_val->mode;
  5217. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  5218. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  5219. pdev->fp_data_filter = filter_val->fp_data;
  5220. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  5221. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  5222. pdev->mo_data_filter = filter_val->mo_data;
  5223. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  5224. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  5225. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  5226. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  5227. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  5228. pdev->mo_data_filter);
  5229. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5230. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5231. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5232. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5233. pdev, mac_id,
  5234. htt_tlv_filter);
  5235. if (status != QDF_STATUS_SUCCESS) {
  5236. dp_err("Failed to send tlv filter for monitor mode rings");
  5237. return status;
  5238. }
  5239. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5240. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5241. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5242. }
  5243. htt_tlv_filter.mpdu_start = 1;
  5244. htt_tlv_filter.msdu_start = 1;
  5245. htt_tlv_filter.packet = 1;
  5246. htt_tlv_filter.msdu_end = 1;
  5247. htt_tlv_filter.mpdu_end = 1;
  5248. htt_tlv_filter.packet_header = 1;
  5249. htt_tlv_filter.attention = 1;
  5250. htt_tlv_filter.ppdu_start = 0;
  5251. htt_tlv_filter.ppdu_end = 0;
  5252. htt_tlv_filter.ppdu_end_user_stats = 0;
  5253. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  5254. htt_tlv_filter.ppdu_end_status_done = 0;
  5255. htt_tlv_filter.header_per_msdu = 1;
  5256. htt_tlv_filter.enable_fp =
  5257. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  5258. htt_tlv_filter.enable_md = 0;
  5259. htt_tlv_filter.enable_mo =
  5260. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  5261. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  5262. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  5263. if (pdev->mcopy_mode)
  5264. htt_tlv_filter.fp_data_filter = 0;
  5265. else
  5266. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  5267. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  5268. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  5269. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  5270. htt_tlv_filter.offset_valid = false;
  5271. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5272. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5273. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5274. pdev, mac_id,
  5275. htt_tlv_filter);
  5276. if (status != QDF_STATUS_SUCCESS) {
  5277. dp_err("Failed to send tlv filter for monitor mode rings");
  5278. return status;
  5279. }
  5280. }
  5281. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5282. htt_tlv_filter.mpdu_start = 1;
  5283. htt_tlv_filter.msdu_start = 0;
  5284. htt_tlv_filter.packet = 0;
  5285. htt_tlv_filter.msdu_end = 0;
  5286. htt_tlv_filter.mpdu_end = 0;
  5287. htt_tlv_filter.attention = 0;
  5288. htt_tlv_filter.ppdu_start = 1;
  5289. htt_tlv_filter.ppdu_end = 1;
  5290. htt_tlv_filter.ppdu_end_user_stats = 1;
  5291. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5292. htt_tlv_filter.ppdu_end_status_done = 1;
  5293. htt_tlv_filter.enable_fp = 1;
  5294. htt_tlv_filter.enable_md = 0;
  5295. htt_tlv_filter.enable_mo = 1;
  5296. if (pdev->mcopy_mode) {
  5297. htt_tlv_filter.packet_header = 1;
  5298. }
  5299. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5300. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5301. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5302. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5303. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5304. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5305. htt_tlv_filter.offset_valid = false;
  5306. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5307. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5308. pdev->pdev_id);
  5309. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5310. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5311. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5312. }
  5313. return QDF_STATUS_SUCCESS;
  5314. }
  5315. /**
  5316. * dp_get_pdev_id_frm_pdev() - get pdev_id
  5317. * @pdev_handle: Datapath PDEV handle
  5318. *
  5319. * Return: pdev_id
  5320. */
  5321. static
  5322. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  5323. {
  5324. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5325. return pdev->pdev_id;
  5326. }
  5327. /**
  5328. * dp_get_delay_stats_flag() - get delay stats flag
  5329. * @pdev_handle: Datapath PDEV handle
  5330. *
  5331. * Return: 0 if flag is disabled else 1
  5332. */
  5333. static
  5334. bool dp_get_delay_stats_flag(struct cdp_pdev *pdev_handle)
  5335. {
  5336. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5337. return pdev->delay_stats_flag;
  5338. }
  5339. /**
  5340. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  5341. * @pdev_handle: Datapath PDEV handle
  5342. * @chan_noise_floor: Channel Noise Floor
  5343. *
  5344. * Return: void
  5345. */
  5346. static
  5347. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  5348. int16_t chan_noise_floor)
  5349. {
  5350. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5351. pdev->chan_noise_floor = chan_noise_floor;
  5352. }
  5353. /**
  5354. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  5355. * @vdev_handle: Datapath VDEV handle
  5356. * Return: true on ucast filter flag set
  5357. */
  5358. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  5359. {
  5360. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5361. struct dp_pdev *pdev;
  5362. pdev = vdev->pdev;
  5363. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  5364. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  5365. return true;
  5366. return false;
  5367. }
  5368. /**
  5369. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  5370. * @vdev_handle: Datapath VDEV handle
  5371. * Return: true on mcast filter flag set
  5372. */
  5373. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  5374. {
  5375. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5376. struct dp_pdev *pdev;
  5377. pdev = vdev->pdev;
  5378. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  5379. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  5380. return true;
  5381. return false;
  5382. }
  5383. /**
  5384. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  5385. * @vdev_handle: Datapath VDEV handle
  5386. * Return: true on non data filter flag set
  5387. */
  5388. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  5389. {
  5390. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5391. struct dp_pdev *pdev;
  5392. pdev = vdev->pdev;
  5393. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  5394. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  5395. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  5396. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  5397. return true;
  5398. }
  5399. }
  5400. return false;
  5401. }
  5402. #ifdef MESH_MODE_SUPPORT
  5403. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  5404. {
  5405. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5406. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5407. FL("val %d"), val);
  5408. vdev->mesh_vdev = val;
  5409. }
  5410. /*
  5411. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  5412. * @vdev_hdl: virtual device object
  5413. * @val: value to be set
  5414. *
  5415. * Return: void
  5416. */
  5417. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  5418. {
  5419. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5420. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5421. FL("val %d"), val);
  5422. vdev->mesh_rx_filter = val;
  5423. }
  5424. #endif
  5425. /*
  5426. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  5427. * Current scope is bar received count
  5428. *
  5429. * @pdev_handle: DP_PDEV handle
  5430. *
  5431. * Return: void
  5432. */
  5433. #define STATS_PROC_TIMEOUT (HZ/1000)
  5434. static void
  5435. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  5436. {
  5437. struct dp_vdev *vdev;
  5438. struct dp_peer *peer;
  5439. uint32_t waitcnt;
  5440. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5441. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5442. if (!peer) {
  5443. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5444. FL("DP Invalid Peer refernce"));
  5445. return;
  5446. }
  5447. if (peer->delete_in_progress) {
  5448. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5449. FL("DP Peer deletion in progress"));
  5450. continue;
  5451. }
  5452. qdf_atomic_inc(&peer->ref_cnt);
  5453. waitcnt = 0;
  5454. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  5455. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  5456. && waitcnt < 10) {
  5457. schedule_timeout_interruptible(
  5458. STATS_PROC_TIMEOUT);
  5459. waitcnt++;
  5460. }
  5461. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  5462. dp_peer_unref_delete(peer);
  5463. }
  5464. }
  5465. }
  5466. /**
  5467. * dp_rx_bar_stats_cb(): BAR received stats callback
  5468. * @soc: SOC handle
  5469. * @cb_ctxt: Call back context
  5470. * @reo_status: Reo status
  5471. *
  5472. * return: void
  5473. */
  5474. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  5475. union hal_reo_status *reo_status)
  5476. {
  5477. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  5478. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  5479. if (!qdf_atomic_read(&soc->cmn_init_done))
  5480. return;
  5481. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  5482. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  5483. queue_status->header.status);
  5484. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5485. return;
  5486. }
  5487. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  5488. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5489. }
  5490. /**
  5491. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  5492. * @vdev: DP VDEV handle
  5493. *
  5494. * return: void
  5495. */
  5496. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  5497. struct cdp_vdev_stats *vdev_stats)
  5498. {
  5499. struct dp_peer *peer = NULL;
  5500. struct dp_soc *soc = NULL;
  5501. if (!vdev || !vdev->pdev)
  5502. return;
  5503. soc = vdev->pdev->soc;
  5504. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  5505. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  5506. dp_update_vdev_stats(vdev_stats, peer);
  5507. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5508. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5509. vdev_stats, vdev->vdev_id,
  5510. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5511. #endif
  5512. }
  5513. /**
  5514. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  5515. * @pdev: DP PDEV handle
  5516. *
  5517. * return: void
  5518. */
  5519. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  5520. {
  5521. struct dp_vdev *vdev = NULL;
  5522. struct dp_soc *soc;
  5523. struct cdp_vdev_stats *vdev_stats =
  5524. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5525. if (!vdev_stats) {
  5526. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5527. "DP alloc failure - unable to get alloc vdev stats");
  5528. return;
  5529. }
  5530. qdf_mem_zero(&pdev->stats.tx, sizeof(pdev->stats.tx));
  5531. qdf_mem_zero(&pdev->stats.rx, sizeof(pdev->stats.rx));
  5532. qdf_mem_zero(&pdev->stats.tx_i, sizeof(pdev->stats.tx_i));
  5533. if (pdev->mcopy_mode)
  5534. DP_UPDATE_STATS(pdev, pdev->invalid_peer);
  5535. soc = pdev->soc;
  5536. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5537. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  5538. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5539. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5540. dp_update_pdev_stats(pdev, vdev_stats);
  5541. dp_update_pdev_ingress_stats(pdev, vdev);
  5542. }
  5543. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  5544. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5545. qdf_mem_free(vdev_stats);
  5546. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5547. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  5548. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  5549. #endif
  5550. }
  5551. /**
  5552. * dp_vdev_getstats() - get vdev packet level stats
  5553. * @vdev_handle: Datapath VDEV handle
  5554. * @stats: cdp network device stats structure
  5555. *
  5556. * Return: void
  5557. */
  5558. static void dp_vdev_getstats(void *vdev_handle,
  5559. struct cdp_dev_stats *stats)
  5560. {
  5561. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5562. struct dp_pdev *pdev;
  5563. struct dp_soc *soc;
  5564. struct cdp_vdev_stats *vdev_stats;
  5565. if (!vdev)
  5566. return;
  5567. pdev = vdev->pdev;
  5568. if (!pdev)
  5569. return;
  5570. soc = pdev->soc;
  5571. vdev_stats = qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5572. if (!vdev_stats) {
  5573. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5574. "DP alloc failure - unable to get alloc vdev stats");
  5575. return;
  5576. }
  5577. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5578. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5579. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5580. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  5581. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  5582. stats->tx_errors = vdev_stats->tx.tx_failed +
  5583. vdev_stats->tx_i.dropped.dropped_pkt.num;
  5584. stats->tx_dropped = stats->tx_errors;
  5585. stats->rx_packets = vdev_stats->rx.unicast.num +
  5586. vdev_stats->rx.multicast.num +
  5587. vdev_stats->rx.bcast.num;
  5588. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  5589. vdev_stats->rx.multicast.bytes +
  5590. vdev_stats->rx.bcast.bytes;
  5591. }
  5592. /**
  5593. * dp_pdev_getstats() - get pdev packet level stats
  5594. * @pdev_handle: Datapath PDEV handle
  5595. * @stats: cdp network device stats structure
  5596. *
  5597. * Return: void
  5598. */
  5599. static void dp_pdev_getstats(void *pdev_handle,
  5600. struct cdp_dev_stats *stats)
  5601. {
  5602. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5603. dp_aggregate_pdev_stats(pdev);
  5604. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  5605. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  5606. stats->tx_errors = pdev->stats.tx.tx_failed +
  5607. pdev->stats.tx_i.dropped.dropped_pkt.num;
  5608. stats->tx_dropped = stats->tx_errors;
  5609. stats->rx_packets = pdev->stats.rx.unicast.num +
  5610. pdev->stats.rx.multicast.num +
  5611. pdev->stats.rx.bcast.num;
  5612. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  5613. pdev->stats.rx.multicast.bytes +
  5614. pdev->stats.rx.bcast.bytes;
  5615. }
  5616. /**
  5617. * dp_get_device_stats() - get interface level packet stats
  5618. * @handle: device handle
  5619. * @stats: cdp network device stats structure
  5620. * @type: device type pdev/vdev
  5621. *
  5622. * Return: void
  5623. */
  5624. static void dp_get_device_stats(void *handle,
  5625. struct cdp_dev_stats *stats, uint8_t type)
  5626. {
  5627. switch (type) {
  5628. case UPDATE_VDEV_STATS:
  5629. dp_vdev_getstats(handle, stats);
  5630. break;
  5631. case UPDATE_PDEV_STATS:
  5632. dp_pdev_getstats(handle, stats);
  5633. break;
  5634. default:
  5635. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5636. "apstats cannot be updated for this input "
  5637. "type %d", type);
  5638. break;
  5639. }
  5640. }
  5641. /**
  5642. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  5643. * @pdev: DP_PDEV Handle
  5644. *
  5645. * Return:void
  5646. */
  5647. static inline void
  5648. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  5649. {
  5650. uint8_t i = 0, index = 0;
  5651. DP_PRINT_STATS("PDEV Tx Stats:\n");
  5652. DP_PRINT_STATS("Received From Stack:");
  5653. DP_PRINT_STATS(" Packets = %d",
  5654. pdev->stats.tx_i.rcvd.num);
  5655. DP_PRINT_STATS(" Bytes = %llu",
  5656. pdev->stats.tx_i.rcvd.bytes);
  5657. DP_PRINT_STATS("Processed:");
  5658. DP_PRINT_STATS(" Packets = %d",
  5659. pdev->stats.tx_i.processed.num);
  5660. DP_PRINT_STATS(" Bytes = %llu",
  5661. pdev->stats.tx_i.processed.bytes);
  5662. DP_PRINT_STATS("Total Completions:");
  5663. DP_PRINT_STATS(" Packets = %u",
  5664. pdev->stats.tx.comp_pkt.num);
  5665. DP_PRINT_STATS(" Bytes = %llu",
  5666. pdev->stats.tx.comp_pkt.bytes);
  5667. DP_PRINT_STATS("Successful Completions:");
  5668. DP_PRINT_STATS(" Packets = %u",
  5669. pdev->stats.tx.tx_success.num);
  5670. DP_PRINT_STATS(" Bytes = %llu",
  5671. pdev->stats.tx.tx_success.bytes);
  5672. DP_PRINT_STATS("Dropped:");
  5673. DP_PRINT_STATS(" Total = %d",
  5674. pdev->stats.tx_i.dropped.dropped_pkt.num);
  5675. DP_PRINT_STATS(" Dma_map_error = %d",
  5676. pdev->stats.tx_i.dropped.dma_error);
  5677. DP_PRINT_STATS(" Ring Full = %d",
  5678. pdev->stats.tx_i.dropped.ring_full);
  5679. DP_PRINT_STATS(" Descriptor Not available = %d",
  5680. pdev->stats.tx_i.dropped.desc_na.num);
  5681. DP_PRINT_STATS(" HW enqueue failed= %d",
  5682. pdev->stats.tx_i.dropped.enqueue_fail);
  5683. DP_PRINT_STATS(" Resources Full = %d",
  5684. pdev->stats.tx_i.dropped.res_full);
  5685. DP_PRINT_STATS(" FW removed Pkts = %u",
  5686. pdev->stats.tx.dropped.fw_rem.num);
  5687. DP_PRINT_STATS(" FW removed bytes= %llu",
  5688. pdev->stats.tx.dropped.fw_rem.bytes);
  5689. DP_PRINT_STATS(" FW removed transmitted = %d",
  5690. pdev->stats.tx.dropped.fw_rem_tx);
  5691. DP_PRINT_STATS(" FW removed untransmitted = %d",
  5692. pdev->stats.tx.dropped.fw_rem_notx);
  5693. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  5694. pdev->stats.tx.dropped.fw_reason1);
  5695. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  5696. pdev->stats.tx.dropped.fw_reason2);
  5697. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  5698. pdev->stats.tx.dropped.fw_reason3);
  5699. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  5700. pdev->stats.tx.dropped.age_out);
  5701. DP_PRINT_STATS(" headroom insufficient = %d",
  5702. pdev->stats.tx_i.dropped.headroom_insufficient);
  5703. DP_PRINT_STATS(" Multicast:");
  5704. DP_PRINT_STATS(" Packets: %u",
  5705. pdev->stats.tx.mcast.num);
  5706. DP_PRINT_STATS(" Bytes: %llu",
  5707. pdev->stats.tx.mcast.bytes);
  5708. DP_PRINT_STATS("Scatter Gather:");
  5709. DP_PRINT_STATS(" Packets = %d",
  5710. pdev->stats.tx_i.sg.sg_pkt.num);
  5711. DP_PRINT_STATS(" Bytes = %llu",
  5712. pdev->stats.tx_i.sg.sg_pkt.bytes);
  5713. DP_PRINT_STATS(" Dropped By Host = %d",
  5714. pdev->stats.tx_i.sg.dropped_host.num);
  5715. DP_PRINT_STATS(" Dropped By Target = %d",
  5716. pdev->stats.tx_i.sg.dropped_target);
  5717. DP_PRINT_STATS("TSO:");
  5718. DP_PRINT_STATS(" Number of Segments = %d",
  5719. pdev->stats.tx_i.tso.num_seg);
  5720. DP_PRINT_STATS(" Packets = %d",
  5721. pdev->stats.tx_i.tso.tso_pkt.num);
  5722. DP_PRINT_STATS(" Bytes = %llu",
  5723. pdev->stats.tx_i.tso.tso_pkt.bytes);
  5724. DP_PRINT_STATS(" Dropped By Host = %d",
  5725. pdev->stats.tx_i.tso.dropped_host.num);
  5726. DP_PRINT_STATS("Mcast Enhancement:");
  5727. DP_PRINT_STATS(" Packets = %d",
  5728. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  5729. DP_PRINT_STATS(" Bytes = %llu",
  5730. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  5731. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  5732. pdev->stats.tx_i.mcast_en.dropped_map_error);
  5733. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  5734. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  5735. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  5736. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  5737. DP_PRINT_STATS(" Unicast sent = %d",
  5738. pdev->stats.tx_i.mcast_en.ucast);
  5739. DP_PRINT_STATS("Raw:");
  5740. DP_PRINT_STATS(" Packets = %d",
  5741. pdev->stats.tx_i.raw.raw_pkt.num);
  5742. DP_PRINT_STATS(" Bytes = %llu",
  5743. pdev->stats.tx_i.raw.raw_pkt.bytes);
  5744. DP_PRINT_STATS(" DMA map error = %d",
  5745. pdev->stats.tx_i.raw.dma_map_error);
  5746. DP_PRINT_STATS("Reinjected:");
  5747. DP_PRINT_STATS(" Packets = %d",
  5748. pdev->stats.tx_i.reinject_pkts.num);
  5749. DP_PRINT_STATS(" Bytes = %llu\n",
  5750. pdev->stats.tx_i.reinject_pkts.bytes);
  5751. DP_PRINT_STATS("Inspected:");
  5752. DP_PRINT_STATS(" Packets = %d",
  5753. pdev->stats.tx_i.inspect_pkts.num);
  5754. DP_PRINT_STATS(" Bytes = %llu",
  5755. pdev->stats.tx_i.inspect_pkts.bytes);
  5756. DP_PRINT_STATS("Nawds Multicast:");
  5757. DP_PRINT_STATS(" Packets = %d",
  5758. pdev->stats.tx_i.nawds_mcast.num);
  5759. DP_PRINT_STATS(" Bytes = %llu",
  5760. pdev->stats.tx_i.nawds_mcast.bytes);
  5761. DP_PRINT_STATS("CCE Classified:");
  5762. DP_PRINT_STATS(" CCE Classified Packets: %u",
  5763. pdev->stats.tx_i.cce_classified);
  5764. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  5765. pdev->stats.tx_i.cce_classified_raw);
  5766. DP_PRINT_STATS("Mesh stats:");
  5767. DP_PRINT_STATS(" frames to firmware: %u",
  5768. pdev->stats.tx_i.mesh.exception_fw);
  5769. DP_PRINT_STATS(" completions from fw: %u",
  5770. pdev->stats.tx_i.mesh.completion_fw);
  5771. DP_PRINT_STATS("PPDU stats counter");
  5772. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  5773. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  5774. pdev->stats.ppdu_stats_counter[index]);
  5775. }
  5776. for (i = 0; i < CDP_WDI_NUM_EVENTS; i++) {
  5777. if (!pdev->stats.wdi_event[i])
  5778. DP_PRINT_STATS("Wdi msgs received from fw[%d]:%d",
  5779. i, pdev->stats.wdi_event[i]);
  5780. }
  5781. }
  5782. /**
  5783. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  5784. * @pdev: DP_PDEV Handle
  5785. *
  5786. * Return: void
  5787. */
  5788. static inline void
  5789. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  5790. {
  5791. DP_PRINT_STATS("PDEV Rx Stats:\n");
  5792. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  5793. DP_PRINT_STATS(" Packets = %d %d %d %d",
  5794. pdev->stats.rx.rcvd_reo[0].num,
  5795. pdev->stats.rx.rcvd_reo[1].num,
  5796. pdev->stats.rx.rcvd_reo[2].num,
  5797. pdev->stats.rx.rcvd_reo[3].num);
  5798. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  5799. pdev->stats.rx.rcvd_reo[0].bytes,
  5800. pdev->stats.rx.rcvd_reo[1].bytes,
  5801. pdev->stats.rx.rcvd_reo[2].bytes,
  5802. pdev->stats.rx.rcvd_reo[3].bytes);
  5803. DP_PRINT_STATS("Replenished:");
  5804. DP_PRINT_STATS(" Packets = %d",
  5805. pdev->stats.replenish.pkts.num);
  5806. DP_PRINT_STATS(" Bytes = %llu",
  5807. pdev->stats.replenish.pkts.bytes);
  5808. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  5809. pdev->stats.buf_freelist);
  5810. DP_PRINT_STATS(" Low threshold intr = %d",
  5811. pdev->stats.replenish.low_thresh_intrs);
  5812. DP_PRINT_STATS("Dropped:");
  5813. DP_PRINT_STATS(" msdu_not_done = %d",
  5814. pdev->stats.dropped.msdu_not_done);
  5815. DP_PRINT_STATS(" mon_rx_drop = %d",
  5816. pdev->stats.dropped.mon_rx_drop);
  5817. DP_PRINT_STATS(" mec_drop = %d",
  5818. pdev->stats.rx.mec_drop.num);
  5819. DP_PRINT_STATS(" Bytes = %llu",
  5820. pdev->stats.rx.mec_drop.bytes);
  5821. DP_PRINT_STATS("Sent To Stack:");
  5822. DP_PRINT_STATS(" Packets = %d",
  5823. pdev->stats.rx.to_stack.num);
  5824. DP_PRINT_STATS(" Bytes = %llu",
  5825. pdev->stats.rx.to_stack.bytes);
  5826. DP_PRINT_STATS("Multicast/Broadcast:");
  5827. DP_PRINT_STATS(" Packets = %d",
  5828. pdev->stats.rx.multicast.num);
  5829. DP_PRINT_STATS(" Bytes = %llu",
  5830. pdev->stats.rx.multicast.bytes);
  5831. DP_PRINT_STATS("Errors:");
  5832. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  5833. pdev->stats.replenish.rxdma_err);
  5834. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  5835. pdev->stats.err.desc_alloc_fail);
  5836. DP_PRINT_STATS(" IP checksum error = %d",
  5837. pdev->stats.err.ip_csum_err);
  5838. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  5839. pdev->stats.err.tcp_udp_csum_err);
  5840. /* Get bar_recv_cnt */
  5841. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  5842. DP_PRINT_STATS("BAR Received Count: = %d",
  5843. pdev->stats.rx.bar_recv_cnt);
  5844. }
  5845. /**
  5846. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  5847. * @pdev: DP_PDEV Handle
  5848. *
  5849. * Return: void
  5850. */
  5851. static inline void
  5852. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  5853. {
  5854. struct cdp_pdev_mon_stats *rx_mon_stats;
  5855. rx_mon_stats = &pdev->rx_mon_stats;
  5856. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  5857. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  5858. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  5859. rx_mon_stats->status_ppdu_done);
  5860. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  5861. rx_mon_stats->dest_ppdu_done);
  5862. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  5863. rx_mon_stats->dest_mpdu_done);
  5864. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  5865. rx_mon_stats->dest_mpdu_drop);
  5866. DP_PRINT_STATS("dup_mon_linkdesc_cnt = %d",
  5867. rx_mon_stats->dup_mon_linkdesc_cnt);
  5868. DP_PRINT_STATS("dup_mon_buf_cnt = %d",
  5869. rx_mon_stats->dup_mon_buf_cnt);
  5870. }
  5871. /**
  5872. * dp_print_soc_tx_stats(): Print SOC level stats
  5873. * @soc DP_SOC Handle
  5874. *
  5875. * Return: void
  5876. */
  5877. static inline void
  5878. dp_print_soc_tx_stats(struct dp_soc *soc)
  5879. {
  5880. uint8_t desc_pool_id;
  5881. soc->stats.tx.desc_in_use = 0;
  5882. DP_PRINT_STATS("SOC Tx Stats:\n");
  5883. for (desc_pool_id = 0;
  5884. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5885. desc_pool_id++)
  5886. soc->stats.tx.desc_in_use +=
  5887. soc->tx_desc[desc_pool_id].num_allocated;
  5888. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  5889. soc->stats.tx.desc_in_use);
  5890. DP_PRINT_STATS("Tx Invalid peer:");
  5891. DP_PRINT_STATS(" Packets = %d",
  5892. soc->stats.tx.tx_invalid_peer.num);
  5893. DP_PRINT_STATS(" Bytes = %llu",
  5894. soc->stats.tx.tx_invalid_peer.bytes);
  5895. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  5896. soc->stats.tx.tcl_ring_full[0],
  5897. soc->stats.tx.tcl_ring_full[1],
  5898. soc->stats.tx.tcl_ring_full[2]);
  5899. }
  5900. /**
  5901. * dp_print_soc_rx_stats: Print SOC level Rx stats
  5902. * @soc: DP_SOC Handle
  5903. *
  5904. * Return:void
  5905. */
  5906. static inline void
  5907. dp_print_soc_rx_stats(struct dp_soc *soc)
  5908. {
  5909. uint32_t i;
  5910. char reo_error[DP_REO_ERR_LENGTH];
  5911. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  5912. uint8_t index = 0;
  5913. DP_PRINT_STATS("No of AST Entries = %d", soc->num_ast_entries);
  5914. DP_PRINT_STATS("SOC Rx Stats:\n");
  5915. DP_PRINT_STATS("Fragmented packets: %u",
  5916. soc->stats.rx.rx_frags);
  5917. DP_PRINT_STATS("Reo reinjected packets: %u",
  5918. soc->stats.rx.reo_reinject);
  5919. DP_PRINT_STATS("Errors:\n");
  5920. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  5921. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  5922. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  5923. DP_PRINT_STATS("Invalid RBM = %d",
  5924. soc->stats.rx.err.invalid_rbm);
  5925. DP_PRINT_STATS("Invalid Vdev = %d",
  5926. soc->stats.rx.err.invalid_vdev);
  5927. DP_PRINT_STATS("Invalid sa_idx or da_idx = %d",
  5928. soc->stats.rx.err.invalid_sa_da_idx);
  5929. DP_PRINT_STATS("Invalid Pdev = %d",
  5930. soc->stats.rx.err.invalid_pdev);
  5931. DP_PRINT_STATS("Invalid Peer = %d",
  5932. soc->stats.rx.err.rx_invalid_peer.num);
  5933. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  5934. soc->stats.rx.err.hal_ring_access_fail);
  5935. DP_PRINT_STATS("RX frags: %d", soc->stats.rx.rx_frags);
  5936. DP_PRINT_STATS("RX frag wait: %d", soc->stats.rx.rx_frag_wait);
  5937. DP_PRINT_STATS("RX frag err: %d", soc->stats.rx.rx_frag_err);
  5938. DP_PRINT_STATS("RX HP out_of_sync: %d", soc->stats.rx.hp_oos);
  5939. DP_PRINT_STATS("RX DUP DESC: %d",
  5940. soc->stats.rx.err.hal_reo_dest_dup);
  5941. DP_PRINT_STATS("RX REL DUP DESC: %d",
  5942. soc->stats.rx.err.hal_wbm_rel_dup);
  5943. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  5944. index += qdf_snprint(&rxdma_error[index],
  5945. DP_RXDMA_ERR_LENGTH - index,
  5946. " %d", soc->stats.rx.err.rxdma_error[i]);
  5947. }
  5948. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  5949. rxdma_error);
  5950. index = 0;
  5951. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  5952. index += qdf_snprint(&reo_error[index],
  5953. DP_REO_ERR_LENGTH - index,
  5954. " %d", soc->stats.rx.err.reo_error[i]);
  5955. }
  5956. DP_PRINT_STATS("REO Error(0-14):%s",
  5957. reo_error);
  5958. }
  5959. /**
  5960. * dp_srng_get_str_from_ring_type() - Return string name for a ring
  5961. * @ring_type: Ring
  5962. *
  5963. * Return: char const pointer
  5964. */
  5965. static inline const
  5966. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  5967. {
  5968. switch (ring_type) {
  5969. case REO_DST:
  5970. return "Reo_dst";
  5971. case REO_EXCEPTION:
  5972. return "Reo_exception";
  5973. case REO_CMD:
  5974. return "Reo_cmd";
  5975. case REO_REINJECT:
  5976. return "Reo_reinject";
  5977. case REO_STATUS:
  5978. return "Reo_status";
  5979. case WBM2SW_RELEASE:
  5980. return "wbm2sw_release";
  5981. case TCL_DATA:
  5982. return "tcl_data";
  5983. case TCL_CMD:
  5984. return "tcl_cmd";
  5985. case TCL_STATUS:
  5986. return "tcl_status";
  5987. case SW2WBM_RELEASE:
  5988. return "sw2wbm_release";
  5989. case RXDMA_BUF:
  5990. return "Rxdma_buf";
  5991. case RXDMA_DST:
  5992. return "Rxdma_dst";
  5993. case RXDMA_MONITOR_BUF:
  5994. return "Rxdma_monitor_buf";
  5995. case RXDMA_MONITOR_DESC:
  5996. return "Rxdma_monitor_desc";
  5997. case RXDMA_MONITOR_STATUS:
  5998. return "Rxdma_monitor_status";
  5999. default:
  6000. dp_err("Invalid ring type");
  6001. break;
  6002. }
  6003. return "Invalid";
  6004. }
  6005. /**
  6006. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  6007. * @soc: DP_SOC handle
  6008. * @srng: DP_SRNG handle
  6009. * @ring_name: SRNG name
  6010. * @ring_type: srng src/dst ring
  6011. *
  6012. * Return: void
  6013. */
  6014. static void
  6015. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  6016. enum hal_ring_type ring_type)
  6017. {
  6018. uint32_t tailp;
  6019. uint32_t headp;
  6020. int32_t hw_headp = -1;
  6021. int32_t hw_tailp = -1;
  6022. const char *ring_name;
  6023. struct hal_soc *hal_soc;
  6024. if (soc && srng && srng->hal_srng) {
  6025. hal_soc = (struct hal_soc *)soc->hal_soc;
  6026. ring_name = dp_srng_get_str_from_hal_ring_type(ring_type);
  6027. hal_get_sw_hptp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  6028. DP_PRINT_STATS("%s:SW:Head pointer = %d Tail Pointer = %d\n",
  6029. ring_name, headp, tailp);
  6030. hal_get_hw_hptp(soc->hal_soc, srng->hal_srng, &hw_headp,
  6031. &hw_tailp, ring_type);
  6032. DP_PRINT_STATS("%s:HW:Head pointer = %d Tail Pointer = %d\n",
  6033. ring_name, hw_headp, hw_tailp);
  6034. }
  6035. }
  6036. /**
  6037. * dp_print_mon_ring_stats_from_hal() - Print stat for monitor rings based
  6038. * on target
  6039. * @pdev: physical device handle
  6040. * @mac_id: mac id
  6041. *
  6042. * Return: void
  6043. */
  6044. static inline
  6045. void dp_print_mon_ring_stat_from_hal(struct dp_pdev *pdev, uint8_t mac_id)
  6046. {
  6047. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable) {
  6048. dp_print_ring_stat_from_hal(pdev->soc,
  6049. &pdev->rxdma_mon_buf_ring[mac_id],
  6050. RXDMA_MONITOR_BUF);
  6051. dp_print_ring_stat_from_hal(pdev->soc,
  6052. &pdev->rxdma_mon_dst_ring[mac_id],
  6053. RXDMA_MONITOR_DST);
  6054. dp_print_ring_stat_from_hal(pdev->soc,
  6055. &pdev->rxdma_mon_desc_ring[mac_id],
  6056. RXDMA_MONITOR_DESC);
  6057. }
  6058. dp_print_ring_stat_from_hal(pdev->soc,
  6059. &pdev->rxdma_mon_status_ring[mac_id],
  6060. RXDMA_MONITOR_STATUS);
  6061. }
  6062. /**
  6063. * dp_print_ring_stats(): Print tail and head pointer
  6064. * @pdev: DP_PDEV handle
  6065. *
  6066. * Return:void
  6067. */
  6068. static inline void
  6069. dp_print_ring_stats(struct dp_pdev *pdev)
  6070. {
  6071. uint32_t i;
  6072. int mac_id;
  6073. dp_print_ring_stat_from_hal(pdev->soc,
  6074. &pdev->soc->reo_exception_ring,
  6075. REO_EXCEPTION);
  6076. dp_print_ring_stat_from_hal(pdev->soc,
  6077. &pdev->soc->reo_reinject_ring,
  6078. REO_REINJECT);
  6079. dp_print_ring_stat_from_hal(pdev->soc,
  6080. &pdev->soc->reo_cmd_ring,
  6081. REO_CMD);
  6082. dp_print_ring_stat_from_hal(pdev->soc,
  6083. &pdev->soc->reo_status_ring,
  6084. REO_STATUS);
  6085. dp_print_ring_stat_from_hal(pdev->soc,
  6086. &pdev->soc->rx_rel_ring,
  6087. WBM2SW_RELEASE);
  6088. dp_print_ring_stat_from_hal(pdev->soc,
  6089. &pdev->soc->tcl_cmd_ring,
  6090. TCL_CMD);
  6091. dp_print_ring_stat_from_hal(pdev->soc,
  6092. &pdev->soc->tcl_status_ring,
  6093. TCL_STATUS);
  6094. dp_print_ring_stat_from_hal(pdev->soc,
  6095. &pdev->soc->wbm_desc_rel_ring,
  6096. SW2WBM_RELEASE);
  6097. for (i = 0; i < MAX_REO_DEST_RINGS; i++)
  6098. dp_print_ring_stat_from_hal(pdev->soc,
  6099. &pdev->soc->reo_dest_ring[i],
  6100. REO_DST);
  6101. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++)
  6102. dp_print_ring_stat_from_hal(pdev->soc,
  6103. &pdev->soc->tcl_data_ring[i],
  6104. TCL_DATA);
  6105. for (i = 0; i < MAX_TCL_DATA_RINGS; i++)
  6106. dp_print_ring_stat_from_hal(pdev->soc,
  6107. &pdev->soc->tx_comp_ring[i],
  6108. WBM2SW_RELEASE);
  6109. dp_print_ring_stat_from_hal(pdev->soc,
  6110. &pdev->rx_refill_buf_ring,
  6111. RXDMA_BUF);
  6112. dp_print_ring_stat_from_hal(pdev->soc,
  6113. &pdev->rx_refill_buf_ring2,
  6114. RXDMA_BUF);
  6115. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  6116. dp_print_ring_stat_from_hal(pdev->soc,
  6117. &pdev->rx_mac_buf_ring[i],
  6118. RXDMA_BUF);
  6119. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++)
  6120. dp_print_mon_ring_stat_from_hal(pdev, mac_id);
  6121. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++)
  6122. dp_print_ring_stat_from_hal(pdev->soc,
  6123. &pdev->rxdma_err_dst_ring[i],
  6124. RXDMA_DST);
  6125. }
  6126. /**
  6127. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  6128. * @vdev: DP_VDEV handle
  6129. *
  6130. * Return:void
  6131. */
  6132. static inline void
  6133. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  6134. {
  6135. struct dp_peer *peer = NULL;
  6136. if (!vdev || !vdev->pdev)
  6137. return;
  6138. DP_STATS_CLR(vdev->pdev);
  6139. DP_STATS_CLR(vdev->pdev->soc);
  6140. DP_STATS_CLR(vdev);
  6141. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  6142. if (!peer)
  6143. return;
  6144. DP_STATS_CLR(peer);
  6145. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  6146. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  6147. &peer->stats, peer->peer_ids[0],
  6148. UPDATE_PEER_STATS, vdev->pdev->pdev_id);
  6149. #endif
  6150. }
  6151. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  6152. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  6153. &vdev->stats, vdev->vdev_id,
  6154. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  6155. #endif
  6156. }
  6157. /**
  6158. * dp_print_common_rates_info(): Print common rate for tx or rx
  6159. * @pkt_type_array: rate type array contains rate info
  6160. *
  6161. * Return:void
  6162. */
  6163. static inline void
  6164. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  6165. {
  6166. uint8_t mcs, pkt_type;
  6167. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  6168. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  6169. if (!dp_rate_string[pkt_type][mcs].valid)
  6170. continue;
  6171. DP_PRINT_STATS(" %s = %d",
  6172. dp_rate_string[pkt_type][mcs].mcs_type,
  6173. pkt_type_array[pkt_type].mcs_count[mcs]);
  6174. }
  6175. DP_PRINT_STATS("\n");
  6176. }
  6177. }
  6178. /**
  6179. * dp_print_rx_rates(): Print Rx rate stats
  6180. * @vdev: DP_VDEV handle
  6181. *
  6182. * Return:void
  6183. */
  6184. static inline void
  6185. dp_print_rx_rates(struct dp_vdev *vdev)
  6186. {
  6187. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6188. uint8_t i;
  6189. uint8_t index = 0;
  6190. char nss[DP_NSS_LENGTH];
  6191. DP_PRINT_STATS("Rx Rate Info:\n");
  6192. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  6193. index = 0;
  6194. for (i = 0; i < SS_COUNT; i++) {
  6195. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6196. " %d", pdev->stats.rx.nss[i]);
  6197. }
  6198. DP_PRINT_STATS("NSS(1-8) = %s",
  6199. nss);
  6200. DP_PRINT_STATS("SGI ="
  6201. " 0.8us %d,"
  6202. " 0.4us %d,"
  6203. " 1.6us %d,"
  6204. " 3.2us %d,",
  6205. pdev->stats.rx.sgi_count[0],
  6206. pdev->stats.rx.sgi_count[1],
  6207. pdev->stats.rx.sgi_count[2],
  6208. pdev->stats.rx.sgi_count[3]);
  6209. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  6210. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  6211. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  6212. DP_PRINT_STATS("Reception Type ="
  6213. " SU: %d,"
  6214. " MU_MIMO:%d,"
  6215. " MU_OFDMA:%d,"
  6216. " MU_OFDMA_MIMO:%d\n",
  6217. pdev->stats.rx.reception_type[0],
  6218. pdev->stats.rx.reception_type[1],
  6219. pdev->stats.rx.reception_type[2],
  6220. pdev->stats.rx.reception_type[3]);
  6221. DP_PRINT_STATS("Aggregation:\n");
  6222. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  6223. pdev->stats.rx.ampdu_cnt);
  6224. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  6225. pdev->stats.rx.non_ampdu_cnt);
  6226. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  6227. pdev->stats.rx.amsdu_cnt);
  6228. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  6229. pdev->stats.rx.non_amsdu_cnt);
  6230. }
  6231. /**
  6232. * dp_print_tx_rates(): Print tx rates
  6233. * @vdev: DP_VDEV handle
  6234. *
  6235. * Return:void
  6236. */
  6237. static inline void
  6238. dp_print_tx_rates(struct dp_vdev *vdev)
  6239. {
  6240. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6241. uint8_t index;
  6242. char nss[DP_NSS_LENGTH];
  6243. int nss_index;
  6244. DP_PRINT_STATS("Tx Rate Info:\n");
  6245. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  6246. DP_PRINT_STATS("SGI ="
  6247. " 0.8us %d"
  6248. " 0.4us %d"
  6249. " 1.6us %d"
  6250. " 3.2us %d",
  6251. pdev->stats.tx.sgi_count[0],
  6252. pdev->stats.tx.sgi_count[1],
  6253. pdev->stats.tx.sgi_count[2],
  6254. pdev->stats.tx.sgi_count[3]);
  6255. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  6256. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  6257. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  6258. index = 0;
  6259. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  6260. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6261. " %d", pdev->stats.tx.nss[nss_index]);
  6262. }
  6263. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  6264. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  6265. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  6266. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  6267. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  6268. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  6269. DP_PRINT_STATS("Aggregation:\n");
  6270. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  6271. pdev->stats.tx.amsdu_cnt);
  6272. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  6273. pdev->stats.tx.non_amsdu_cnt);
  6274. }
  6275. /**
  6276. * dp_print_peer_stats():print peer stats
  6277. * @peer: DP_PEER handle
  6278. *
  6279. * return void
  6280. */
  6281. static inline void dp_print_peer_stats(struct dp_peer *peer)
  6282. {
  6283. uint8_t i;
  6284. uint32_t index;
  6285. uint32_t j;
  6286. char nss[DP_NSS_LENGTH];
  6287. char mu_group_id[DP_MU_GROUP_LENGTH];
  6288. DP_PRINT_STATS("Node Tx Stats:\n");
  6289. DP_PRINT_STATS("Total Packet Completions = %d",
  6290. peer->stats.tx.comp_pkt.num);
  6291. DP_PRINT_STATS("Total Bytes Completions = %llu",
  6292. peer->stats.tx.comp_pkt.bytes);
  6293. DP_PRINT_STATS("Success Packets = %d",
  6294. peer->stats.tx.tx_success.num);
  6295. DP_PRINT_STATS("Success Bytes = %llu",
  6296. peer->stats.tx.tx_success.bytes);
  6297. DP_PRINT_STATS("Unicast Success Packets = %d",
  6298. peer->stats.tx.ucast.num);
  6299. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  6300. peer->stats.tx.ucast.bytes);
  6301. DP_PRINT_STATS("Multicast Success Packets = %d",
  6302. peer->stats.tx.mcast.num);
  6303. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  6304. peer->stats.tx.mcast.bytes);
  6305. DP_PRINT_STATS("Broadcast Success Packets = %d",
  6306. peer->stats.tx.bcast.num);
  6307. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  6308. peer->stats.tx.bcast.bytes);
  6309. DP_PRINT_STATS("Packets Failed = %d",
  6310. peer->stats.tx.tx_failed);
  6311. DP_PRINT_STATS("Packets In OFDMA = %d",
  6312. peer->stats.tx.ofdma);
  6313. DP_PRINT_STATS("Packets In STBC = %d",
  6314. peer->stats.tx.stbc);
  6315. DP_PRINT_STATS("Packets In LDPC = %d",
  6316. peer->stats.tx.ldpc);
  6317. DP_PRINT_STATS("Packet Retries = %d",
  6318. peer->stats.tx.retries);
  6319. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  6320. peer->stats.tx.amsdu_cnt);
  6321. DP_PRINT_STATS("Last Packet RSSI = %d",
  6322. peer->stats.tx.last_ack_rssi);
  6323. DP_PRINT_STATS("Dropped At FW: Removed Pkts = %u",
  6324. peer->stats.tx.dropped.fw_rem.num);
  6325. DP_PRINT_STATS("Dropped At FW: Removed bytes = %llu",
  6326. peer->stats.tx.dropped.fw_rem.bytes);
  6327. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  6328. peer->stats.tx.dropped.fw_rem_tx);
  6329. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  6330. peer->stats.tx.dropped.fw_rem_notx);
  6331. DP_PRINT_STATS("Dropped : Age Out = %d",
  6332. peer->stats.tx.dropped.age_out);
  6333. DP_PRINT_STATS("NAWDS : ");
  6334. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  6335. peer->stats.tx.nawds_mcast_drop);
  6336. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  6337. peer->stats.tx.nawds_mcast.num);
  6338. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  6339. peer->stats.tx.nawds_mcast.bytes);
  6340. DP_PRINT_STATS("Rate Info:");
  6341. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  6342. DP_PRINT_STATS("SGI = "
  6343. " 0.8us %d"
  6344. " 0.4us %d"
  6345. " 1.6us %d"
  6346. " 3.2us %d",
  6347. peer->stats.tx.sgi_count[0],
  6348. peer->stats.tx.sgi_count[1],
  6349. peer->stats.tx.sgi_count[2],
  6350. peer->stats.tx.sgi_count[3]);
  6351. DP_PRINT_STATS("Excess Retries per AC ");
  6352. DP_PRINT_STATS(" Best effort = %d",
  6353. peer->stats.tx.excess_retries_per_ac[0]);
  6354. DP_PRINT_STATS(" Background= %d",
  6355. peer->stats.tx.excess_retries_per_ac[1]);
  6356. DP_PRINT_STATS(" Video = %d",
  6357. peer->stats.tx.excess_retries_per_ac[2]);
  6358. DP_PRINT_STATS(" Voice = %d",
  6359. peer->stats.tx.excess_retries_per_ac[3]);
  6360. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  6361. peer->stats.tx.bw[0], peer->stats.tx.bw[1],
  6362. peer->stats.tx.bw[2], peer->stats.tx.bw[3]);
  6363. index = 0;
  6364. for (i = 0; i < SS_COUNT; i++) {
  6365. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6366. " %d", peer->stats.tx.nss[i]);
  6367. }
  6368. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  6369. DP_PRINT_STATS("Transmit Type :");
  6370. DP_PRINT_STATS("SU %d, MU_MIMO %d, MU_OFDMA %d, MU_MIMO_OFDMA %d",
  6371. peer->stats.tx.transmit_type[0],
  6372. peer->stats.tx.transmit_type[1],
  6373. peer->stats.tx.transmit_type[2],
  6374. peer->stats.tx.transmit_type[3]);
  6375. for (i = 0; i < MAX_MU_GROUP_ID;) {
  6376. index = 0;
  6377. for (j = 0; j < DP_MU_GROUP_SHOW && i < MAX_MU_GROUP_ID;
  6378. j++) {
  6379. index += qdf_snprint(&mu_group_id[index],
  6380. DP_MU_GROUP_LENGTH - index,
  6381. " %d",
  6382. peer->stats.tx.mu_group_id[i]);
  6383. i++;
  6384. }
  6385. DP_PRINT_STATS("User position list for GID %02d->%d: [%s]",
  6386. i - DP_MU_GROUP_SHOW, i - 1, mu_group_id);
  6387. }
  6388. DP_PRINT_STATS("Last Packet RU index [%d], Size [%d]",
  6389. peer->stats.tx.ru_start, peer->stats.tx.ru_tones);
  6390. DP_PRINT_STATS("RU Locations RU[26 52 106 242 484 996]:");
  6391. DP_PRINT_STATS("RU_26: %d", peer->stats.tx.ru_loc[0]);
  6392. DP_PRINT_STATS("RU 52: %d", peer->stats.tx.ru_loc[1]);
  6393. DP_PRINT_STATS("RU 106: %d", peer->stats.tx.ru_loc[2]);
  6394. DP_PRINT_STATS("RU 242: %d", peer->stats.tx.ru_loc[3]);
  6395. DP_PRINT_STATS("RU 484: %d", peer->stats.tx.ru_loc[4]);
  6396. DP_PRINT_STATS("RU 996: %d", peer->stats.tx.ru_loc[5]);
  6397. DP_PRINT_STATS("Aggregation:");
  6398. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  6399. peer->stats.tx.amsdu_cnt);
  6400. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  6401. peer->stats.tx.non_amsdu_cnt);
  6402. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  6403. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  6404. peer->stats.tx.tx_byte_rate);
  6405. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  6406. peer->stats.tx.tx_data_rate);
  6407. DP_PRINT_STATS("Node Rx Stats:");
  6408. DP_PRINT_STATS("Packets Sent To Stack = %d",
  6409. peer->stats.rx.to_stack.num);
  6410. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  6411. peer->stats.rx.to_stack.bytes);
  6412. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  6413. DP_PRINT_STATS("Ring Id = %d", i);
  6414. DP_PRINT_STATS(" Packets Received = %d",
  6415. peer->stats.rx.rcvd_reo[i].num);
  6416. DP_PRINT_STATS(" Bytes Received = %llu",
  6417. peer->stats.rx.rcvd_reo[i].bytes);
  6418. }
  6419. DP_PRINT_STATS("Multicast Packets Received = %d",
  6420. peer->stats.rx.multicast.num);
  6421. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  6422. peer->stats.rx.multicast.bytes);
  6423. DP_PRINT_STATS("Broadcast Packets Received = %d",
  6424. peer->stats.rx.bcast.num);
  6425. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  6426. peer->stats.rx.bcast.bytes);
  6427. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  6428. peer->stats.rx.intra_bss.pkts.num);
  6429. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  6430. peer->stats.rx.intra_bss.pkts.bytes);
  6431. DP_PRINT_STATS("Raw Packets Received = %d",
  6432. peer->stats.rx.raw.num);
  6433. DP_PRINT_STATS("Raw Bytes Received = %llu",
  6434. peer->stats.rx.raw.bytes);
  6435. DP_PRINT_STATS("Errors: MIC Errors = %d",
  6436. peer->stats.rx.err.mic_err);
  6437. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  6438. peer->stats.rx.err.decrypt_err);
  6439. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  6440. peer->stats.rx.non_ampdu_cnt);
  6441. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  6442. peer->stats.rx.ampdu_cnt);
  6443. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  6444. peer->stats.rx.non_amsdu_cnt);
  6445. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  6446. peer->stats.rx.amsdu_cnt);
  6447. DP_PRINT_STATS("NAWDS : ");
  6448. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  6449. peer->stats.rx.nawds_mcast_drop);
  6450. DP_PRINT_STATS("SGI ="
  6451. " 0.8us %d"
  6452. " 0.4us %d"
  6453. " 1.6us %d"
  6454. " 3.2us %d",
  6455. peer->stats.rx.sgi_count[0],
  6456. peer->stats.rx.sgi_count[1],
  6457. peer->stats.rx.sgi_count[2],
  6458. peer->stats.rx.sgi_count[3]);
  6459. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  6460. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  6461. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  6462. DP_PRINT_STATS("Reception Type ="
  6463. " SU %d,"
  6464. " MU_MIMO %d,"
  6465. " MU_OFDMA %d,"
  6466. " MU_OFDMA_MIMO %d",
  6467. peer->stats.rx.reception_type[0],
  6468. peer->stats.rx.reception_type[1],
  6469. peer->stats.rx.reception_type[2],
  6470. peer->stats.rx.reception_type[3]);
  6471. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  6472. index = 0;
  6473. for (i = 0; i < SS_COUNT; i++) {
  6474. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6475. " %d", peer->stats.rx.nss[i]);
  6476. }
  6477. DP_PRINT_STATS("NSS(1-8) = %s",
  6478. nss);
  6479. DP_PRINT_STATS("Aggregation:");
  6480. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  6481. peer->stats.rx.ampdu_cnt);
  6482. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  6483. peer->stats.rx.non_ampdu_cnt);
  6484. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  6485. peer->stats.rx.amsdu_cnt);
  6486. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  6487. peer->stats.rx.non_amsdu_cnt);
  6488. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  6489. DP_PRINT_STATS(" Bytes received in last sec: %d",
  6490. peer->stats.rx.rx_byte_rate);
  6491. DP_PRINT_STATS(" Data received in last sec: %d",
  6492. peer->stats.rx.rx_data_rate);
  6493. }
  6494. /*
  6495. * dp_get_host_peer_stats()- function to print peer stats
  6496. * @pdev_handle: DP_PDEV handle
  6497. * @mac_addr: mac address of the peer
  6498. *
  6499. * Return: void
  6500. */
  6501. static void
  6502. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  6503. {
  6504. struct dp_peer *peer;
  6505. uint8_t local_id;
  6506. if (!mac_addr) {
  6507. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6508. "Invalid MAC address\n");
  6509. return;
  6510. }
  6511. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  6512. &local_id);
  6513. if (!peer) {
  6514. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6515. "%s: Invalid peer\n", __func__);
  6516. return;
  6517. }
  6518. /* Making sure the peer is for the specific pdev */
  6519. if ((struct dp_pdev *)pdev_handle != peer->vdev->pdev) {
  6520. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6521. "%s: Peer is not for this pdev\n", __func__);
  6522. return;
  6523. }
  6524. dp_print_peer_stats(peer);
  6525. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  6526. }
  6527. /**
  6528. * dp_print_soc_cfg_params()- Dump soc wlan config parameters
  6529. * @soc_handle: Soc handle
  6530. *
  6531. * Return: void
  6532. */
  6533. static void
  6534. dp_print_soc_cfg_params(struct dp_soc *soc)
  6535. {
  6536. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  6537. uint8_t index = 0, i = 0;
  6538. char ring_mask[DP_MAX_INT_CONTEXTS_STRING_LENGTH];
  6539. int num_of_int_contexts;
  6540. if (!soc) {
  6541. dp_err("Context is null");
  6542. return;
  6543. }
  6544. soc_cfg_ctx = soc->wlan_cfg_ctx;
  6545. if (!soc_cfg_ctx) {
  6546. dp_err("Context is null");
  6547. return;
  6548. }
  6549. num_of_int_contexts =
  6550. wlan_cfg_get_num_contexts(soc_cfg_ctx);
  6551. DP_TRACE_STATS(DEBUG, "No. of interrupt contexts: %u",
  6552. soc_cfg_ctx->num_int_ctxts);
  6553. DP_TRACE_STATS(DEBUG, "Max clients: %u",
  6554. soc_cfg_ctx->max_clients);
  6555. DP_TRACE_STATS(DEBUG, "Max alloc size: %u ",
  6556. soc_cfg_ctx->max_alloc_size);
  6557. DP_TRACE_STATS(DEBUG, "Per pdev tx ring: %u ",
  6558. soc_cfg_ctx->per_pdev_tx_ring);
  6559. DP_TRACE_STATS(DEBUG, "Num tcl data rings: %u ",
  6560. soc_cfg_ctx->num_tcl_data_rings);
  6561. DP_TRACE_STATS(DEBUG, "Per pdev rx ring: %u ",
  6562. soc_cfg_ctx->per_pdev_rx_ring);
  6563. DP_TRACE_STATS(DEBUG, "Per pdev lmac ring: %u ",
  6564. soc_cfg_ctx->per_pdev_lmac_ring);
  6565. DP_TRACE_STATS(DEBUG, "Num of reo dest rings: %u ",
  6566. soc_cfg_ctx->num_reo_dest_rings);
  6567. DP_TRACE_STATS(DEBUG, "Num tx desc pool: %u ",
  6568. soc_cfg_ctx->num_tx_desc_pool);
  6569. DP_TRACE_STATS(DEBUG, "Num tx ext desc pool: %u ",
  6570. soc_cfg_ctx->num_tx_ext_desc_pool);
  6571. DP_TRACE_STATS(DEBUG, "Num tx desc: %u ",
  6572. soc_cfg_ctx->num_tx_desc);
  6573. DP_TRACE_STATS(DEBUG, "Num tx ext desc: %u ",
  6574. soc_cfg_ctx->num_tx_ext_desc);
  6575. DP_TRACE_STATS(DEBUG, "Htt packet type: %u ",
  6576. soc_cfg_ctx->htt_packet_type);
  6577. DP_TRACE_STATS(DEBUG, "Max peer_ids: %u ",
  6578. soc_cfg_ctx->max_peer_id);
  6579. DP_TRACE_STATS(DEBUG, "Tx ring size: %u ",
  6580. soc_cfg_ctx->tx_ring_size);
  6581. DP_TRACE_STATS(DEBUG, "Tx comp ring size: %u ",
  6582. soc_cfg_ctx->tx_comp_ring_size);
  6583. DP_TRACE_STATS(DEBUG, "Tx comp ring size nss: %u ",
  6584. soc_cfg_ctx->tx_comp_ring_size_nss);
  6585. DP_TRACE_STATS(DEBUG, "Int batch threshold tx: %u ",
  6586. soc_cfg_ctx->int_batch_threshold_tx);
  6587. DP_TRACE_STATS(DEBUG, "Int timer threshold tx: %u ",
  6588. soc_cfg_ctx->int_timer_threshold_tx);
  6589. DP_TRACE_STATS(DEBUG, "Int batch threshold rx: %u ",
  6590. soc_cfg_ctx->int_batch_threshold_rx);
  6591. DP_TRACE_STATS(DEBUG, "Int timer threshold rx: %u ",
  6592. soc_cfg_ctx->int_timer_threshold_rx);
  6593. DP_TRACE_STATS(DEBUG, "Int batch threshold other: %u ",
  6594. soc_cfg_ctx->int_batch_threshold_other);
  6595. DP_TRACE_STATS(DEBUG, "Int timer threshold other: %u ",
  6596. soc_cfg_ctx->int_timer_threshold_other);
  6597. for (i = 0; i < num_of_int_contexts; i++) {
  6598. index += qdf_snprint(&ring_mask[index],
  6599. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6600. " %d",
  6601. soc_cfg_ctx->int_tx_ring_mask[i]);
  6602. }
  6603. DP_TRACE_STATS(DEBUG, "Tx ring mask (0-%d):%s",
  6604. num_of_int_contexts, ring_mask);
  6605. index = 0;
  6606. for (i = 0; i < num_of_int_contexts; i++) {
  6607. index += qdf_snprint(&ring_mask[index],
  6608. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6609. " %d",
  6610. soc_cfg_ctx->int_rx_ring_mask[i]);
  6611. }
  6612. DP_TRACE_STATS(DEBUG, "Rx ring mask (0-%d):%s",
  6613. num_of_int_contexts, ring_mask);
  6614. index = 0;
  6615. for (i = 0; i < num_of_int_contexts; i++) {
  6616. index += qdf_snprint(&ring_mask[index],
  6617. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6618. " %d",
  6619. soc_cfg_ctx->int_rx_mon_ring_mask[i]);
  6620. }
  6621. DP_TRACE_STATS(DEBUG, "Rx mon ring mask (0-%d):%s",
  6622. num_of_int_contexts, ring_mask);
  6623. index = 0;
  6624. for (i = 0; i < num_of_int_contexts; i++) {
  6625. index += qdf_snprint(&ring_mask[index],
  6626. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6627. " %d",
  6628. soc_cfg_ctx->int_rx_err_ring_mask[i]);
  6629. }
  6630. DP_TRACE_STATS(DEBUG, "Rx err ring mask (0-%d):%s",
  6631. num_of_int_contexts, ring_mask);
  6632. index = 0;
  6633. for (i = 0; i < num_of_int_contexts; i++) {
  6634. index += qdf_snprint(&ring_mask[index],
  6635. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6636. " %d",
  6637. soc_cfg_ctx->int_rx_wbm_rel_ring_mask[i]);
  6638. }
  6639. DP_TRACE_STATS(DEBUG, "Rx wbm rel ring mask (0-%d):%s",
  6640. num_of_int_contexts, ring_mask);
  6641. index = 0;
  6642. for (i = 0; i < num_of_int_contexts; i++) {
  6643. index += qdf_snprint(&ring_mask[index],
  6644. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6645. " %d",
  6646. soc_cfg_ctx->int_reo_status_ring_mask[i]);
  6647. }
  6648. DP_TRACE_STATS(DEBUG, "Reo ring mask (0-%d):%s",
  6649. num_of_int_contexts, ring_mask);
  6650. index = 0;
  6651. for (i = 0; i < num_of_int_contexts; i++) {
  6652. index += qdf_snprint(&ring_mask[index],
  6653. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6654. " %d",
  6655. soc_cfg_ctx->int_rxdma2host_ring_mask[i]);
  6656. }
  6657. DP_TRACE_STATS(DEBUG, "Rxdma2host ring mask (0-%d):%s",
  6658. num_of_int_contexts, ring_mask);
  6659. index = 0;
  6660. for (i = 0; i < num_of_int_contexts; i++) {
  6661. index += qdf_snprint(&ring_mask[index],
  6662. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6663. " %d",
  6664. soc_cfg_ctx->int_host2rxdma_ring_mask[i]);
  6665. }
  6666. DP_TRACE_STATS(DEBUG, "Host2rxdma ring mask (0-%d):%s",
  6667. num_of_int_contexts, ring_mask);
  6668. DP_TRACE_STATS(DEBUG, "Rx hash: %u ",
  6669. soc_cfg_ctx->rx_hash);
  6670. DP_TRACE_STATS(DEBUG, "Tso enabled: %u ",
  6671. soc_cfg_ctx->tso_enabled);
  6672. DP_TRACE_STATS(DEBUG, "Lro enabled: %u ",
  6673. soc_cfg_ctx->lro_enabled);
  6674. DP_TRACE_STATS(DEBUG, "Sg enabled: %u ",
  6675. soc_cfg_ctx->sg_enabled);
  6676. DP_TRACE_STATS(DEBUG, "Gro enabled: %u ",
  6677. soc_cfg_ctx->gro_enabled);
  6678. DP_TRACE_STATS(DEBUG, "rawmode enabled: %u ",
  6679. soc_cfg_ctx->rawmode_enabled);
  6680. DP_TRACE_STATS(DEBUG, "peer flow ctrl enabled: %u ",
  6681. soc_cfg_ctx->peer_flow_ctrl_enabled);
  6682. DP_TRACE_STATS(DEBUG, "napi enabled: %u ",
  6683. soc_cfg_ctx->napi_enabled);
  6684. DP_TRACE_STATS(DEBUG, "Tcp Udp checksum offload: %u ",
  6685. soc_cfg_ctx->tcp_udp_checksumoffload);
  6686. DP_TRACE_STATS(DEBUG, "Defrag timeout check: %u ",
  6687. soc_cfg_ctx->defrag_timeout_check);
  6688. DP_TRACE_STATS(DEBUG, "Rx defrag min timeout: %u ",
  6689. soc_cfg_ctx->rx_defrag_min_timeout);
  6690. DP_TRACE_STATS(DEBUG, "WBM release ring: %u ",
  6691. soc_cfg_ctx->wbm_release_ring);
  6692. DP_TRACE_STATS(DEBUG, "TCL CMD ring: %u ",
  6693. soc_cfg_ctx->tcl_cmd_ring);
  6694. DP_TRACE_STATS(DEBUG, "TCL Status ring: %u ",
  6695. soc_cfg_ctx->tcl_status_ring);
  6696. DP_TRACE_STATS(DEBUG, "REO Reinject ring: %u ",
  6697. soc_cfg_ctx->reo_reinject_ring);
  6698. DP_TRACE_STATS(DEBUG, "RX release ring: %u ",
  6699. soc_cfg_ctx->rx_release_ring);
  6700. DP_TRACE_STATS(DEBUG, "REO Exception ring: %u ",
  6701. soc_cfg_ctx->reo_exception_ring);
  6702. DP_TRACE_STATS(DEBUG, "REO CMD ring: %u ",
  6703. soc_cfg_ctx->reo_cmd_ring);
  6704. DP_TRACE_STATS(DEBUG, "REO STATUS ring: %u ",
  6705. soc_cfg_ctx->reo_status_ring);
  6706. DP_TRACE_STATS(DEBUG, "RXDMA refill ring: %u ",
  6707. soc_cfg_ctx->rxdma_refill_ring);
  6708. DP_TRACE_STATS(DEBUG, "RXDMA err dst ring: %u ",
  6709. soc_cfg_ctx->rxdma_err_dst_ring);
  6710. }
  6711. /**
  6712. * dp_print_vdev_cfg_params() - Print the pdev cfg parameters
  6713. * @pdev_handle: DP pdev handle
  6714. *
  6715. * Return - void
  6716. */
  6717. static void
  6718. dp_print_pdev_cfg_params(struct dp_pdev *pdev)
  6719. {
  6720. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  6721. if (!pdev) {
  6722. dp_err("Context is null");
  6723. return;
  6724. }
  6725. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  6726. if (!pdev_cfg_ctx) {
  6727. dp_err("Context is null");
  6728. return;
  6729. }
  6730. DP_TRACE_STATS(DEBUG, "Rx dma buf ring size: %d ",
  6731. pdev_cfg_ctx->rx_dma_buf_ring_size);
  6732. DP_TRACE_STATS(DEBUG, "DMA Mon buf ring size: %d ",
  6733. pdev_cfg_ctx->dma_mon_buf_ring_size);
  6734. DP_TRACE_STATS(DEBUG, "DMA Mon dest ring size: %d ",
  6735. pdev_cfg_ctx->dma_mon_dest_ring_size);
  6736. DP_TRACE_STATS(DEBUG, "DMA Mon status ring size: %d ",
  6737. pdev_cfg_ctx->dma_mon_status_ring_size);
  6738. DP_TRACE_STATS(DEBUG, "Rxdma monitor desc ring: %d",
  6739. pdev_cfg_ctx->rxdma_monitor_desc_ring);
  6740. DP_TRACE_STATS(DEBUG, "Num mac rings: %d ",
  6741. pdev_cfg_ctx->num_mac_rings);
  6742. }
  6743. /**
  6744. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  6745. *
  6746. * Return: None
  6747. */
  6748. static void dp_txrx_stats_help(void)
  6749. {
  6750. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  6751. dp_info("stats_option:");
  6752. dp_info(" 1 -- HTT Tx Statistics");
  6753. dp_info(" 2 -- HTT Rx Statistics");
  6754. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  6755. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  6756. dp_info(" 5 -- HTT Error Statistics");
  6757. dp_info(" 6 -- HTT TQM Statistics");
  6758. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  6759. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  6760. dp_info(" 9 -- HTT Tx Rate Statistics");
  6761. dp_info(" 10 -- HTT Rx Rate Statistics");
  6762. dp_info(" 11 -- HTT Peer Statistics");
  6763. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  6764. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  6765. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  6766. dp_info(" 15 -- HTT SRNG Statistics");
  6767. dp_info(" 16 -- HTT SFM Info Statistics");
  6768. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  6769. dp_info(" 18 -- HTT Peer List Details");
  6770. dp_info(" 20 -- Clear Host Statistics");
  6771. dp_info(" 21 -- Host Rx Rate Statistics");
  6772. dp_info(" 22 -- Host Tx Rate Statistics");
  6773. dp_info(" 23 -- Host Tx Statistics");
  6774. dp_info(" 24 -- Host Rx Statistics");
  6775. dp_info(" 25 -- Host AST Statistics");
  6776. dp_info(" 26 -- Host SRNG PTR Statistics");
  6777. dp_info(" 27 -- Host Mon Statistics");
  6778. dp_info(" 28 -- Host REO Queue Statistics");
  6779. dp_info(" 29 -- Host Soc cfg param Statistics");
  6780. dp_info(" 30 -- Host pdev cfg param Statistics");
  6781. }
  6782. /**
  6783. * dp_print_host_stats()- Function to print the stats aggregated at host
  6784. * @vdev_handle: DP_VDEV handle
  6785. * @type: host stats type
  6786. *
  6787. * Return: 0 on success, print error message in case of failure
  6788. */
  6789. static int
  6790. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  6791. struct cdp_txrx_stats_req *req)
  6792. {
  6793. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6794. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6795. enum cdp_host_txrx_stats type =
  6796. dp_stats_mapping_table[req->stats][STATS_HOST];
  6797. dp_aggregate_pdev_stats(pdev);
  6798. switch (type) {
  6799. case TXRX_CLEAR_STATS:
  6800. dp_txrx_host_stats_clr(vdev);
  6801. break;
  6802. case TXRX_RX_RATE_STATS:
  6803. dp_print_rx_rates(vdev);
  6804. break;
  6805. case TXRX_TX_RATE_STATS:
  6806. dp_print_tx_rates(vdev);
  6807. break;
  6808. case TXRX_TX_HOST_STATS:
  6809. dp_print_pdev_tx_stats(pdev);
  6810. dp_print_soc_tx_stats(pdev->soc);
  6811. break;
  6812. case TXRX_RX_HOST_STATS:
  6813. dp_print_pdev_rx_stats(pdev);
  6814. dp_print_soc_rx_stats(pdev->soc);
  6815. break;
  6816. case TXRX_AST_STATS:
  6817. dp_print_ast_stats(pdev->soc);
  6818. dp_print_peer_table(vdev);
  6819. break;
  6820. case TXRX_SRNG_PTR_STATS:
  6821. dp_print_ring_stats(pdev);
  6822. break;
  6823. case TXRX_RX_MON_STATS:
  6824. dp_print_pdev_rx_mon_stats(pdev);
  6825. break;
  6826. case TXRX_REO_QUEUE_STATS:
  6827. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  6828. break;
  6829. case TXRX_SOC_CFG_PARAMS:
  6830. dp_print_soc_cfg_params(pdev->soc);
  6831. break;
  6832. case TXRX_PDEV_CFG_PARAMS:
  6833. dp_print_pdev_cfg_params(pdev);
  6834. break;
  6835. default:
  6836. dp_info("Wrong Input For TxRx Host Stats");
  6837. dp_txrx_stats_help();
  6838. break;
  6839. }
  6840. return 0;
  6841. }
  6842. /*
  6843. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  6844. * @pdev: DP_PDEV handle
  6845. *
  6846. * Return: void
  6847. */
  6848. static void
  6849. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  6850. {
  6851. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  6852. int mac_id;
  6853. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  6854. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6855. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6856. pdev->pdev_id);
  6857. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6858. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6859. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6860. }
  6861. }
  6862. /*
  6863. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  6864. * @pdev: DP_PDEV handle
  6865. *
  6866. * Return: void
  6867. */
  6868. static void
  6869. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  6870. {
  6871. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6872. int mac_id;
  6873. htt_tlv_filter.mpdu_start = 1;
  6874. htt_tlv_filter.msdu_start = 0;
  6875. htt_tlv_filter.packet = 0;
  6876. htt_tlv_filter.msdu_end = 0;
  6877. htt_tlv_filter.mpdu_end = 0;
  6878. htt_tlv_filter.attention = 0;
  6879. htt_tlv_filter.ppdu_start = 1;
  6880. htt_tlv_filter.ppdu_end = 1;
  6881. htt_tlv_filter.ppdu_end_user_stats = 1;
  6882. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6883. htt_tlv_filter.ppdu_end_status_done = 1;
  6884. htt_tlv_filter.enable_fp = 1;
  6885. htt_tlv_filter.enable_md = 0;
  6886. if (pdev->neighbour_peers_added &&
  6887. pdev->soc->hw_nac_monitor_support) {
  6888. htt_tlv_filter.enable_md = 1;
  6889. htt_tlv_filter.packet_header = 1;
  6890. }
  6891. if (pdev->mcopy_mode) {
  6892. htt_tlv_filter.packet_header = 1;
  6893. htt_tlv_filter.enable_mo = 1;
  6894. }
  6895. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6896. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6897. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6898. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6899. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6900. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6901. if (pdev->neighbour_peers_added &&
  6902. pdev->soc->hw_nac_monitor_support)
  6903. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  6904. htt_tlv_filter.offset_valid = false;
  6905. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6906. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6907. pdev->pdev_id);
  6908. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6909. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6910. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6911. }
  6912. }
  6913. /*
  6914. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  6915. * modes are enabled or not.
  6916. * @dp_pdev: dp pdev handle.
  6917. *
  6918. * Return: bool
  6919. */
  6920. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  6921. {
  6922. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  6923. !pdev->mcopy_mode)
  6924. return true;
  6925. else
  6926. return false;
  6927. }
  6928. /*
  6929. *dp_set_bpr_enable() - API to enable/disable bpr feature
  6930. *@pdev_handle: DP_PDEV handle.
  6931. *@val: Provided value.
  6932. *
  6933. *Return: 0 for success. nonzero for failure.
  6934. */
  6935. static QDF_STATUS
  6936. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  6937. {
  6938. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6939. switch (val) {
  6940. case CDP_BPR_DISABLE:
  6941. pdev->bpr_enable = CDP_BPR_DISABLE;
  6942. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6943. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6944. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6945. } else if (pdev->enhanced_stats_en &&
  6946. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6947. !pdev->pktlog_ppdu_stats) {
  6948. dp_h2t_cfg_stats_msg_send(pdev,
  6949. DP_PPDU_STATS_CFG_ENH_STATS,
  6950. pdev->pdev_id);
  6951. }
  6952. break;
  6953. case CDP_BPR_ENABLE:
  6954. pdev->bpr_enable = CDP_BPR_ENABLE;
  6955. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  6956. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  6957. dp_h2t_cfg_stats_msg_send(pdev,
  6958. DP_PPDU_STATS_CFG_BPR,
  6959. pdev->pdev_id);
  6960. } else if (pdev->enhanced_stats_en &&
  6961. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6962. !pdev->pktlog_ppdu_stats) {
  6963. dp_h2t_cfg_stats_msg_send(pdev,
  6964. DP_PPDU_STATS_CFG_BPR_ENH,
  6965. pdev->pdev_id);
  6966. } else if (pdev->pktlog_ppdu_stats) {
  6967. dp_h2t_cfg_stats_msg_send(pdev,
  6968. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  6969. pdev->pdev_id);
  6970. }
  6971. break;
  6972. default:
  6973. break;
  6974. }
  6975. return QDF_STATUS_SUCCESS;
  6976. }
  6977. /*
  6978. * dp_pdev_tid_stats_ingress_inc
  6979. * @pdev: pdev handle
  6980. * @val: increase in value
  6981. *
  6982. * Return: void
  6983. */
  6984. static void
  6985. dp_pdev_tid_stats_ingress_inc(struct cdp_pdev *pdev, uint32_t val)
  6986. {
  6987. struct dp_pdev *dp_pdev = (struct dp_pdev *)pdev;
  6988. dp_pdev->stats.tid_stats.ingress_stack += val;
  6989. }
  6990. /*
  6991. * dp_pdev_tid_stats_osif_drop
  6992. * @pdev: pdev handle
  6993. * @val: increase in value
  6994. *
  6995. * Return: void
  6996. */
  6997. static void
  6998. dp_pdev_tid_stats_osif_drop(struct cdp_pdev *pdev, uint32_t val)
  6999. {
  7000. struct dp_pdev *dp_pdev = (struct dp_pdev *)pdev;
  7001. dp_pdev->stats.tid_stats.osif_drop += val;
  7002. }
  7003. /*
  7004. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  7005. * @pdev_handle: DP_PDEV handle
  7006. * @val: user provided value
  7007. *
  7008. * Return: 0 for success. nonzero for failure.
  7009. */
  7010. static QDF_STATUS
  7011. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  7012. {
  7013. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7014. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7015. if (pdev->mcopy_mode)
  7016. dp_reset_monitor_mode(pdev_handle);
  7017. switch (val) {
  7018. case 0:
  7019. pdev->tx_sniffer_enable = 0;
  7020. pdev->mcopy_mode = 0;
  7021. pdev->monitor_configured = false;
  7022. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  7023. !pdev->bpr_enable) {
  7024. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  7025. dp_ppdu_ring_reset(pdev);
  7026. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  7027. dp_h2t_cfg_stats_msg_send(pdev,
  7028. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  7029. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  7030. dp_h2t_cfg_stats_msg_send(pdev,
  7031. DP_PPDU_STATS_CFG_BPR_ENH,
  7032. pdev->pdev_id);
  7033. } else {
  7034. dp_h2t_cfg_stats_msg_send(pdev,
  7035. DP_PPDU_STATS_CFG_BPR,
  7036. pdev->pdev_id);
  7037. }
  7038. break;
  7039. case 1:
  7040. pdev->tx_sniffer_enable = 1;
  7041. pdev->mcopy_mode = 0;
  7042. pdev->monitor_configured = false;
  7043. if (!pdev->pktlog_ppdu_stats)
  7044. dp_h2t_cfg_stats_msg_send(pdev,
  7045. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  7046. break;
  7047. case 2:
  7048. if (pdev->monitor_vdev) {
  7049. status = QDF_STATUS_E_RESOURCES;
  7050. break;
  7051. }
  7052. pdev->mcopy_mode = 1;
  7053. dp_pdev_configure_monitor_rings(pdev);
  7054. pdev->monitor_configured = true;
  7055. pdev->tx_sniffer_enable = 0;
  7056. if (!pdev->pktlog_ppdu_stats)
  7057. dp_h2t_cfg_stats_msg_send(pdev,
  7058. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  7059. break;
  7060. default:
  7061. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7062. "Invalid value");
  7063. break;
  7064. }
  7065. return status;
  7066. }
  7067. /*
  7068. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  7069. * @pdev_handle: DP_PDEV handle
  7070. *
  7071. * Return: void
  7072. */
  7073. static void
  7074. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  7075. {
  7076. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7077. if (pdev->enhanced_stats_en == 0)
  7078. dp_cal_client_timer_start(pdev->cal_client_ctx);
  7079. pdev->enhanced_stats_en = 1;
  7080. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  7081. !pdev->monitor_vdev)
  7082. dp_ppdu_ring_cfg(pdev);
  7083. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  7084. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  7085. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  7086. dp_h2t_cfg_stats_msg_send(pdev,
  7087. DP_PPDU_STATS_CFG_BPR_ENH,
  7088. pdev->pdev_id);
  7089. }
  7090. }
  7091. /*
  7092. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  7093. * @pdev_handle: DP_PDEV handle
  7094. *
  7095. * Return: void
  7096. */
  7097. static void
  7098. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  7099. {
  7100. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7101. if (pdev->enhanced_stats_en == 1)
  7102. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  7103. pdev->enhanced_stats_en = 0;
  7104. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  7105. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  7106. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  7107. dp_h2t_cfg_stats_msg_send(pdev,
  7108. DP_PPDU_STATS_CFG_BPR,
  7109. pdev->pdev_id);
  7110. }
  7111. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  7112. !pdev->monitor_vdev)
  7113. dp_ppdu_ring_reset(pdev);
  7114. }
  7115. /*
  7116. * dp_get_fw_peer_stats()- function to print peer stats
  7117. * @pdev_handle: DP_PDEV handle
  7118. * @mac_addr: mac address of the peer
  7119. * @cap: Type of htt stats requested
  7120. * @is_wait: if set, wait on completion from firmware response
  7121. *
  7122. * Currently Supporting only MAC ID based requests Only
  7123. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  7124. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  7125. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  7126. *
  7127. * Return: void
  7128. */
  7129. static void
  7130. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  7131. uint32_t cap, uint32_t is_wait)
  7132. {
  7133. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7134. int i;
  7135. uint32_t config_param0 = 0;
  7136. uint32_t config_param1 = 0;
  7137. uint32_t config_param2 = 0;
  7138. uint32_t config_param3 = 0;
  7139. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  7140. config_param0 |= (1 << (cap + 1));
  7141. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  7142. config_param1 |= (1 << i);
  7143. }
  7144. config_param2 |= (mac_addr[0] & 0x000000ff);
  7145. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  7146. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  7147. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  7148. config_param3 |= (mac_addr[4] & 0x000000ff);
  7149. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  7150. if (is_wait) {
  7151. qdf_event_reset(&pdev->fw_peer_stats_event);
  7152. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  7153. config_param0, config_param1,
  7154. config_param2, config_param3,
  7155. 0, 1, 0);
  7156. qdf_wait_single_event(&pdev->fw_peer_stats_event,
  7157. DP_FW_PEER_STATS_CMP_TIMEOUT_MSEC);
  7158. } else {
  7159. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  7160. config_param0, config_param1,
  7161. config_param2, config_param3,
  7162. 0, 0, 0);
  7163. }
  7164. }
  7165. /* This struct definition will be removed from here
  7166. * once it get added in FW headers*/
  7167. struct httstats_cmd_req {
  7168. uint32_t config_param0;
  7169. uint32_t config_param1;
  7170. uint32_t config_param2;
  7171. uint32_t config_param3;
  7172. int cookie;
  7173. u_int8_t stats_id;
  7174. };
  7175. /*
  7176. * dp_get_htt_stats: function to process the httstas request
  7177. * @pdev_handle: DP pdev handle
  7178. * @data: pointer to request data
  7179. * @data_len: length for request data
  7180. *
  7181. * return: void
  7182. */
  7183. static void
  7184. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  7185. {
  7186. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7187. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  7188. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  7189. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  7190. req->config_param0, req->config_param1,
  7191. req->config_param2, req->config_param3,
  7192. req->cookie, 0, 0);
  7193. }
  7194. /*
  7195. * dp_set_pdev_param: function to set parameters in pdev
  7196. * @pdev_handle: DP pdev handle
  7197. * @param: parameter type to be set
  7198. * @val: value of parameter to be set
  7199. *
  7200. * Return: 0 for success. nonzero for failure.
  7201. */
  7202. static QDF_STATUS dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  7203. enum cdp_pdev_param_type param,
  7204. uint8_t val)
  7205. {
  7206. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7207. switch (param) {
  7208. case CDP_CONFIG_DEBUG_SNIFFER:
  7209. return dp_config_debug_sniffer(pdev_handle, val);
  7210. case CDP_CONFIG_BPR_ENABLE:
  7211. return dp_set_bpr_enable(pdev_handle, val);
  7212. case CDP_CONFIG_PRIMARY_RADIO:
  7213. pdev->is_primary = val;
  7214. break;
  7215. case CDP_CONFIG_CAPTURE_LATENCY:
  7216. if (val == 1)
  7217. pdev->latency_capture_enable = true;
  7218. else
  7219. pdev->latency_capture_enable = false;
  7220. break;
  7221. case CDP_INGRESS_STATS:
  7222. dp_pdev_tid_stats_ingress_inc(pdev_handle, val);
  7223. break;
  7224. case CDP_OSIF_DROP:
  7225. dp_pdev_tid_stats_osif_drop(pdev_handle, val);
  7226. break;
  7227. default:
  7228. return QDF_STATUS_E_INVAL;
  7229. }
  7230. return QDF_STATUS_SUCCESS;
  7231. }
  7232. /*
  7233. * dp_calculate_delay_stats: function to get rx delay stats
  7234. * @vdev_handle: DP vdev handle
  7235. * @nbuf: skb
  7236. *
  7237. * Return: void
  7238. */
  7239. static void dp_calculate_delay_stats(struct cdp_vdev *vdev_handle,
  7240. qdf_nbuf_t nbuf)
  7241. {
  7242. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7243. dp_rx_compute_delay(vdev, nbuf);
  7244. }
  7245. /*
  7246. * dp_get_vdev_param: function to get parameters from vdev
  7247. * @param: parameter type to get value
  7248. *
  7249. * return: void
  7250. */
  7251. static uint32_t dp_get_vdev_param(struct cdp_vdev *vdev_handle,
  7252. enum cdp_vdev_param_type param)
  7253. {
  7254. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7255. uint32_t val;
  7256. switch (param) {
  7257. case CDP_ENABLE_WDS:
  7258. val = vdev->wds_enabled;
  7259. break;
  7260. case CDP_ENABLE_MEC:
  7261. val = vdev->mec_enabled;
  7262. break;
  7263. case CDP_ENABLE_DA_WAR:
  7264. val = vdev->pdev->soc->da_war_enabled;
  7265. break;
  7266. default:
  7267. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7268. "param value %d is wrong\n",
  7269. param);
  7270. val = -1;
  7271. break;
  7272. }
  7273. return val;
  7274. }
  7275. /*
  7276. * dp_set_vdev_param: function to set parameters in vdev
  7277. * @param: parameter type to be set
  7278. * @val: value of parameter to be set
  7279. *
  7280. * return: void
  7281. */
  7282. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  7283. enum cdp_vdev_param_type param, uint32_t val)
  7284. {
  7285. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7286. switch (param) {
  7287. case CDP_ENABLE_WDS:
  7288. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7289. "wds_enable %d for vdev(%p) id(%d)\n",
  7290. val, vdev, vdev->vdev_id);
  7291. vdev->wds_enabled = val;
  7292. break;
  7293. case CDP_ENABLE_MEC:
  7294. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7295. "mec_enable %d for vdev(%p) id(%d)\n",
  7296. val, vdev, vdev->vdev_id);
  7297. vdev->mec_enabled = val;
  7298. break;
  7299. case CDP_ENABLE_DA_WAR:
  7300. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7301. "da_war_enable %d for vdev(%p) id(%d)\n",
  7302. val, vdev, vdev->vdev_id);
  7303. vdev->pdev->soc->da_war_enabled = val;
  7304. dp_wds_flush_ast_table_wifi3(((struct cdp_soc_t *)
  7305. vdev->pdev->soc));
  7306. break;
  7307. case CDP_ENABLE_NAWDS:
  7308. vdev->nawds_enabled = val;
  7309. break;
  7310. case CDP_ENABLE_MCAST_EN:
  7311. vdev->mcast_enhancement_en = val;
  7312. break;
  7313. case CDP_ENABLE_PROXYSTA:
  7314. vdev->proxysta_vdev = val;
  7315. break;
  7316. case CDP_UPDATE_TDLS_FLAGS:
  7317. vdev->tdls_link_connected = val;
  7318. break;
  7319. case CDP_CFG_WDS_AGING_TIMER:
  7320. if (val == 0)
  7321. qdf_timer_stop(&vdev->pdev->soc->ast_aging_timer);
  7322. else if (val != vdev->wds_aging_timer_val)
  7323. qdf_timer_mod(&vdev->pdev->soc->ast_aging_timer, val);
  7324. vdev->wds_aging_timer_val = val;
  7325. break;
  7326. case CDP_ENABLE_AP_BRIDGE:
  7327. if (wlan_op_mode_sta != vdev->opmode)
  7328. vdev->ap_bridge_enabled = val;
  7329. else
  7330. vdev->ap_bridge_enabled = false;
  7331. break;
  7332. case CDP_ENABLE_CIPHER:
  7333. vdev->sec_type = val;
  7334. break;
  7335. case CDP_ENABLE_QWRAP_ISOLATION:
  7336. vdev->isolation_vdev = val;
  7337. break;
  7338. default:
  7339. break;
  7340. }
  7341. dp_tx_vdev_update_search_flags(vdev);
  7342. }
  7343. /**
  7344. * dp_peer_set_nawds: set nawds bit in peer
  7345. * @peer_handle: pointer to peer
  7346. * @value: enable/disable nawds
  7347. *
  7348. * return: void
  7349. */
  7350. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  7351. {
  7352. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7353. peer->nawds_enabled = value;
  7354. }
  7355. /*
  7356. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  7357. * @vdev_handle: DP_VDEV handle
  7358. * @map_id:ID of map that needs to be updated
  7359. *
  7360. * Return: void
  7361. */
  7362. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  7363. uint8_t map_id)
  7364. {
  7365. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7366. vdev->dscp_tid_map_id = map_id;
  7367. return;
  7368. }
  7369. #ifdef DP_RATETABLE_SUPPORT
  7370. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  7371. int htflag, int gintval)
  7372. {
  7373. uint32_t rix;
  7374. return dp_getrateindex((uint32_t)gintval, (uint16_t)mcs, 1,
  7375. (uint8_t)preamb, 1, &rix);
  7376. }
  7377. #else
  7378. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  7379. int htflag, int gintval)
  7380. {
  7381. return 0;
  7382. }
  7383. #endif
  7384. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  7385. * @peer_handle: DP pdev handle
  7386. *
  7387. * return : cdp_pdev_stats pointer
  7388. */
  7389. static struct cdp_pdev_stats*
  7390. dp_txrx_get_pdev_stats(struct cdp_pdev *pdev_handle)
  7391. {
  7392. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7393. dp_aggregate_pdev_stats(pdev);
  7394. return &pdev->stats;
  7395. }
  7396. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  7397. * @peer_handle: DP_PEER handle
  7398. *
  7399. * return : cdp_peer_stats pointer
  7400. */
  7401. static struct cdp_peer_stats*
  7402. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  7403. {
  7404. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7405. qdf_assert(peer);
  7406. return &peer->stats;
  7407. }
  7408. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  7409. * @peer_handle: DP_PEER handle
  7410. *
  7411. * return : void
  7412. */
  7413. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  7414. {
  7415. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7416. qdf_assert(peer);
  7417. qdf_mem_zero(&peer->stats, sizeof(peer->stats));
  7418. }
  7419. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  7420. * @vdev_handle: DP_VDEV handle
  7421. * @buf: buffer for vdev stats
  7422. *
  7423. * return : int
  7424. */
  7425. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  7426. bool is_aggregate)
  7427. {
  7428. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7429. struct cdp_vdev_stats *vdev_stats;
  7430. struct dp_pdev *pdev;
  7431. struct dp_soc *soc;
  7432. if (!vdev)
  7433. return 1;
  7434. pdev = vdev->pdev;
  7435. if (!pdev)
  7436. return 1;
  7437. soc = pdev->soc;
  7438. vdev_stats = (struct cdp_vdev_stats *)buf;
  7439. if (is_aggregate) {
  7440. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  7441. dp_aggregate_vdev_stats(vdev, buf);
  7442. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  7443. } else {
  7444. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  7445. }
  7446. return 0;
  7447. }
  7448. /*
  7449. * dp_get_total_per(): get total per
  7450. * @pdev_handle: DP_PDEV handle
  7451. *
  7452. * Return: % error rate using retries per packet and success packets
  7453. */
  7454. static int dp_get_total_per(struct cdp_pdev *pdev_handle)
  7455. {
  7456. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7457. dp_aggregate_pdev_stats(pdev);
  7458. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  7459. return 0;
  7460. return ((pdev->stats.tx.retries * 100) /
  7461. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  7462. }
  7463. /*
  7464. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  7465. * @pdev_handle: DP_PDEV handle
  7466. * @buf: to hold pdev_stats
  7467. *
  7468. * Return: int
  7469. */
  7470. static int
  7471. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  7472. {
  7473. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7474. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  7475. struct cdp_txrx_stats_req req = {0,};
  7476. dp_aggregate_pdev_stats(pdev);
  7477. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  7478. req.cookie_val = 1;
  7479. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  7480. req.param1, req.param2, req.param3, 0,
  7481. req.cookie_val, 0);
  7482. msleep(DP_MAX_SLEEP_TIME);
  7483. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  7484. req.cookie_val = 1;
  7485. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  7486. req.param1, req.param2, req.param3, 0,
  7487. req.cookie_val, 0);
  7488. msleep(DP_MAX_SLEEP_TIME);
  7489. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  7490. return TXRX_STATS_LEVEL;
  7491. }
  7492. /**
  7493. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  7494. * @pdev: DP_PDEV handle
  7495. * @map_id: ID of map that needs to be updated
  7496. * @tos: index value in map
  7497. * @tid: tid value passed by the user
  7498. *
  7499. * Return: void
  7500. */
  7501. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  7502. uint8_t map_id, uint8_t tos, uint8_t tid)
  7503. {
  7504. uint8_t dscp;
  7505. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  7506. struct dp_soc *soc = pdev->soc;
  7507. if (!soc)
  7508. return;
  7509. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  7510. pdev->dscp_tid_map[map_id][dscp] = tid;
  7511. if (map_id < soc->num_hw_dscp_tid_map)
  7512. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  7513. map_id, dscp);
  7514. return;
  7515. }
  7516. /**
  7517. * dp_hmmc_tid_override_en_wifi3(): Function to enable hmmc tid override.
  7518. * @pdev_handle: pdev handle
  7519. * @val: hmmc-dscp flag value
  7520. *
  7521. * Return: void
  7522. */
  7523. static void dp_hmmc_tid_override_en_wifi3(struct cdp_pdev *pdev_handle,
  7524. bool val)
  7525. {
  7526. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7527. pdev->hmmc_tid_override_en = val;
  7528. }
  7529. /**
  7530. * dp_set_hmmc_tid_val_wifi3(): Function to set hmmc tid value.
  7531. * @pdev_handle: pdev handle
  7532. * @tid: tid value
  7533. *
  7534. * Return: void
  7535. */
  7536. static void dp_set_hmmc_tid_val_wifi3(struct cdp_pdev *pdev_handle,
  7537. uint8_t tid)
  7538. {
  7539. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7540. pdev->hmmc_tid = tid;
  7541. }
  7542. /**
  7543. * dp_fw_stats_process(): Process TxRX FW stats request
  7544. * @vdev_handle: DP VDEV handle
  7545. * @req: stats request
  7546. *
  7547. * return: int
  7548. */
  7549. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  7550. struct cdp_txrx_stats_req *req)
  7551. {
  7552. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7553. struct dp_pdev *pdev = NULL;
  7554. uint32_t stats = req->stats;
  7555. uint8_t mac_id = req->mac_id;
  7556. if (!vdev) {
  7557. DP_TRACE(NONE, "VDEV not found");
  7558. return 1;
  7559. }
  7560. pdev = vdev->pdev;
  7561. /*
  7562. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  7563. * from param0 to param3 according to below rule:
  7564. *
  7565. * PARAM:
  7566. * - config_param0 : start_offset (stats type)
  7567. * - config_param1 : stats bmask from start offset
  7568. * - config_param2 : stats bmask from start offset + 32
  7569. * - config_param3 : stats bmask from start offset + 64
  7570. */
  7571. if (req->stats == CDP_TXRX_STATS_0) {
  7572. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  7573. req->param1 = 0xFFFFFFFF;
  7574. req->param2 = 0xFFFFFFFF;
  7575. req->param3 = 0xFFFFFFFF;
  7576. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  7577. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  7578. }
  7579. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  7580. req->param1, req->param2, req->param3,
  7581. 0, 0, mac_id);
  7582. }
  7583. /**
  7584. * dp_txrx_stats_request - function to map to firmware and host stats
  7585. * @vdev: virtual handle
  7586. * @req: stats request
  7587. *
  7588. * Return: QDF_STATUS
  7589. */
  7590. static
  7591. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  7592. struct cdp_txrx_stats_req *req)
  7593. {
  7594. int host_stats;
  7595. int fw_stats;
  7596. enum cdp_stats stats;
  7597. int num_stats;
  7598. if (!vdev || !req) {
  7599. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7600. "Invalid vdev/req instance");
  7601. return QDF_STATUS_E_INVAL;
  7602. }
  7603. stats = req->stats;
  7604. if (stats >= CDP_TXRX_MAX_STATS)
  7605. return QDF_STATUS_E_INVAL;
  7606. /*
  7607. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  7608. * has to be updated if new FW HTT stats added
  7609. */
  7610. if (stats > CDP_TXRX_STATS_HTT_MAX)
  7611. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  7612. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  7613. if (stats >= num_stats) {
  7614. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7615. "%s: Invalid stats option: %d", __func__, stats);
  7616. return QDF_STATUS_E_INVAL;
  7617. }
  7618. req->stats = stats;
  7619. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  7620. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  7621. dp_info("stats: %u fw_stats_type: %d host_stats: %d",
  7622. stats, fw_stats, host_stats);
  7623. if (fw_stats != TXRX_FW_STATS_INVALID) {
  7624. /* update request with FW stats type */
  7625. req->stats = fw_stats;
  7626. return dp_fw_stats_process(vdev, req);
  7627. }
  7628. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  7629. (host_stats <= TXRX_HOST_STATS_MAX))
  7630. return dp_print_host_stats(vdev, req);
  7631. else
  7632. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7633. "Wrong Input for TxRx Stats");
  7634. return QDF_STATUS_SUCCESS;
  7635. }
  7636. /*
  7637. * dp_print_napi_stats(): NAPI stats
  7638. * @soc - soc handle
  7639. */
  7640. static void dp_print_napi_stats(struct dp_soc *soc)
  7641. {
  7642. hif_print_napi_stats(soc->hif_handle);
  7643. }
  7644. /*
  7645. * dp_print_per_ring_stats(): Packet count per ring
  7646. * @soc - soc handle
  7647. */
  7648. static void dp_print_per_ring_stats(struct dp_soc *soc)
  7649. {
  7650. uint8_t ring;
  7651. uint16_t core;
  7652. uint64_t total_packets;
  7653. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  7654. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  7655. total_packets = 0;
  7656. DP_TRACE_STATS(INFO_HIGH,
  7657. "Packets on ring %u:", ring);
  7658. for (core = 0; core < NR_CPUS; core++) {
  7659. DP_TRACE_STATS(INFO_HIGH,
  7660. "Packets arriving on core %u: %llu",
  7661. core,
  7662. soc->stats.rx.ring_packets[core][ring]);
  7663. total_packets += soc->stats.rx.ring_packets[core][ring];
  7664. }
  7665. DP_TRACE_STATS(INFO_HIGH,
  7666. "Total packets on ring %u: %llu",
  7667. ring, total_packets);
  7668. }
  7669. }
  7670. /*
  7671. * dp_txrx_path_stats() - Function to display dump stats
  7672. * @soc - soc handle
  7673. *
  7674. * return: none
  7675. */
  7676. static void dp_txrx_path_stats(struct dp_soc *soc)
  7677. {
  7678. uint8_t error_code;
  7679. uint8_t loop_pdev;
  7680. struct dp_pdev *pdev;
  7681. uint8_t i;
  7682. if (!soc) {
  7683. DP_TRACE(ERROR, "%s: Invalid access",
  7684. __func__);
  7685. return;
  7686. }
  7687. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  7688. pdev = soc->pdev_list[loop_pdev];
  7689. dp_aggregate_pdev_stats(pdev);
  7690. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  7691. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  7692. pdev->stats.tx_i.rcvd.num,
  7693. pdev->stats.tx_i.rcvd.bytes);
  7694. DP_TRACE_STATS(INFO_HIGH,
  7695. "processed from host: %u msdus (%llu bytes)",
  7696. pdev->stats.tx_i.processed.num,
  7697. pdev->stats.tx_i.processed.bytes);
  7698. DP_TRACE_STATS(INFO_HIGH,
  7699. "successfully transmitted: %u msdus (%llu bytes)",
  7700. pdev->stats.tx.tx_success.num,
  7701. pdev->stats.tx.tx_success.bytes);
  7702. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  7703. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  7704. pdev->stats.tx_i.dropped.dropped_pkt.num);
  7705. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  7706. pdev->stats.tx_i.dropped.desc_na.num);
  7707. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  7708. pdev->stats.tx_i.dropped.ring_full);
  7709. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  7710. pdev->stats.tx_i.dropped.enqueue_fail);
  7711. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  7712. pdev->stats.tx_i.dropped.dma_error);
  7713. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  7714. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  7715. pdev->stats.tx.tx_failed);
  7716. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  7717. pdev->stats.tx.dropped.age_out);
  7718. DP_TRACE_STATS(INFO_HIGH, "firmware removed packets: %u",
  7719. pdev->stats.tx.dropped.fw_rem.num);
  7720. DP_TRACE_STATS(INFO_HIGH, "firmware removed bytes: %llu",
  7721. pdev->stats.tx.dropped.fw_rem.bytes);
  7722. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  7723. pdev->stats.tx.dropped.fw_rem_tx);
  7724. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  7725. pdev->stats.tx.dropped.fw_rem_notx);
  7726. DP_TRACE_STATS(INFO_HIGH, "Invalid peer on tx path: %u",
  7727. pdev->soc->stats.tx.tx_invalid_peer.num);
  7728. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  7729. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7730. pdev->stats.tx_comp_histogram.pkts_1);
  7731. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7732. pdev->stats.tx_comp_histogram.pkts_2_20);
  7733. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7734. pdev->stats.tx_comp_histogram.pkts_21_40);
  7735. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7736. pdev->stats.tx_comp_histogram.pkts_41_60);
  7737. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7738. pdev->stats.tx_comp_histogram.pkts_61_80);
  7739. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7740. pdev->stats.tx_comp_histogram.pkts_81_100);
  7741. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7742. pdev->stats.tx_comp_histogram.pkts_101_200);
  7743. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7744. pdev->stats.tx_comp_histogram.pkts_201_plus);
  7745. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  7746. DP_TRACE_STATS(INFO_HIGH,
  7747. "delivered %u msdus ( %llu bytes),",
  7748. pdev->stats.rx.to_stack.num,
  7749. pdev->stats.rx.to_stack.bytes);
  7750. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  7751. DP_TRACE_STATS(INFO_HIGH,
  7752. "received on reo[%d] %u msdus( %llu bytes),",
  7753. i, pdev->stats.rx.rcvd_reo[i].num,
  7754. pdev->stats.rx.rcvd_reo[i].bytes);
  7755. DP_TRACE_STATS(INFO_HIGH,
  7756. "intra-bss packets %u msdus ( %llu bytes),",
  7757. pdev->stats.rx.intra_bss.pkts.num,
  7758. pdev->stats.rx.intra_bss.pkts.bytes);
  7759. DP_TRACE_STATS(INFO_HIGH,
  7760. "intra-bss fails %u msdus ( %llu bytes),",
  7761. pdev->stats.rx.intra_bss.fail.num,
  7762. pdev->stats.rx.intra_bss.fail.bytes);
  7763. DP_TRACE_STATS(INFO_HIGH,
  7764. "raw packets %u msdus ( %llu bytes),",
  7765. pdev->stats.rx.raw.num,
  7766. pdev->stats.rx.raw.bytes);
  7767. DP_TRACE_STATS(INFO_HIGH, "dropped: error %u msdus",
  7768. pdev->stats.rx.err.mic_err);
  7769. DP_TRACE_STATS(INFO_HIGH, "Invalid peer on rx path: %u",
  7770. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  7771. DP_TRACE_STATS(INFO_HIGH, "sw_peer_id invalid %u",
  7772. pdev->soc->stats.rx.err.rx_invalid_peer_id.num);
  7773. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  7774. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  7775. pdev->soc->stats.rx.err.invalid_rbm);
  7776. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  7777. pdev->soc->stats.rx.err.hal_ring_access_fail);
  7778. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  7779. error_code++) {
  7780. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  7781. continue;
  7782. DP_TRACE_STATS(INFO_HIGH,
  7783. "Reo error number (%u): %u msdus",
  7784. error_code,
  7785. pdev->soc->stats.rx.err
  7786. .reo_error[error_code]);
  7787. }
  7788. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  7789. error_code++) {
  7790. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  7791. continue;
  7792. DP_TRACE_STATS(INFO_HIGH,
  7793. "Rxdma error number (%u): %u msdus",
  7794. error_code,
  7795. pdev->soc->stats.rx.err
  7796. .rxdma_error[error_code]);
  7797. }
  7798. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  7799. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7800. pdev->stats.rx_ind_histogram.pkts_1);
  7801. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7802. pdev->stats.rx_ind_histogram.pkts_2_20);
  7803. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7804. pdev->stats.rx_ind_histogram.pkts_21_40);
  7805. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7806. pdev->stats.rx_ind_histogram.pkts_41_60);
  7807. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7808. pdev->stats.rx_ind_histogram.pkts_61_80);
  7809. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7810. pdev->stats.rx_ind_histogram.pkts_81_100);
  7811. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7812. pdev->stats.rx_ind_histogram.pkts_101_200);
  7813. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7814. pdev->stats.rx_ind_histogram.pkts_201_plus);
  7815. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  7816. __func__,
  7817. pdev->soc->wlan_cfg_ctx
  7818. ->tso_enabled,
  7819. pdev->soc->wlan_cfg_ctx
  7820. ->lro_enabled,
  7821. pdev->soc->wlan_cfg_ctx
  7822. ->rx_hash,
  7823. pdev->soc->wlan_cfg_ctx
  7824. ->napi_enabled);
  7825. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7826. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  7827. __func__,
  7828. pdev->soc->wlan_cfg_ctx
  7829. ->tx_flow_stop_queue_threshold,
  7830. pdev->soc->wlan_cfg_ctx
  7831. ->tx_flow_start_queue_offset);
  7832. #endif
  7833. }
  7834. }
  7835. /*
  7836. * dp_txrx_dump_stats() - Dump statistics
  7837. * @value - Statistics option
  7838. */
  7839. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  7840. enum qdf_stats_verbosity_level level)
  7841. {
  7842. struct dp_soc *soc =
  7843. (struct dp_soc *)psoc;
  7844. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7845. if (!soc) {
  7846. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7847. "%s: soc is NULL", __func__);
  7848. return QDF_STATUS_E_INVAL;
  7849. }
  7850. switch (value) {
  7851. case CDP_TXRX_PATH_STATS:
  7852. dp_txrx_path_stats(soc);
  7853. break;
  7854. case CDP_RX_RING_STATS:
  7855. dp_print_per_ring_stats(soc);
  7856. break;
  7857. case CDP_TXRX_TSO_STATS:
  7858. /* TODO: NOT IMPLEMENTED */
  7859. break;
  7860. case CDP_DUMP_TX_FLOW_POOL_INFO:
  7861. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  7862. break;
  7863. case CDP_DP_NAPI_STATS:
  7864. dp_print_napi_stats(soc);
  7865. break;
  7866. case CDP_TXRX_DESC_STATS:
  7867. /* TODO: NOT IMPLEMENTED */
  7868. break;
  7869. default:
  7870. status = QDF_STATUS_E_INVAL;
  7871. break;
  7872. }
  7873. return status;
  7874. }
  7875. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7876. /**
  7877. * dp_update_flow_control_parameters() - API to store datapath
  7878. * config parameters
  7879. * @soc: soc handle
  7880. * @cfg: ini parameter handle
  7881. *
  7882. * Return: void
  7883. */
  7884. static inline
  7885. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7886. struct cdp_config_params *params)
  7887. {
  7888. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  7889. params->tx_flow_stop_queue_threshold;
  7890. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  7891. params->tx_flow_start_queue_offset;
  7892. }
  7893. #else
  7894. static inline
  7895. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7896. struct cdp_config_params *params)
  7897. {
  7898. }
  7899. #endif
  7900. /**
  7901. * dp_update_config_parameters() - API to store datapath
  7902. * config parameters
  7903. * @soc: soc handle
  7904. * @cfg: ini parameter handle
  7905. *
  7906. * Return: status
  7907. */
  7908. static
  7909. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  7910. struct cdp_config_params *params)
  7911. {
  7912. struct dp_soc *soc = (struct dp_soc *)psoc;
  7913. if (!(soc)) {
  7914. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7915. "%s: Invalid handle", __func__);
  7916. return QDF_STATUS_E_INVAL;
  7917. }
  7918. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  7919. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  7920. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  7921. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  7922. params->tcp_udp_checksumoffload;
  7923. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  7924. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  7925. soc->wlan_cfg_ctx->gro_enabled = params->gro_enable;
  7926. dp_update_flow_control_parameters(soc, params);
  7927. return QDF_STATUS_SUCCESS;
  7928. }
  7929. /**
  7930. * dp_txrx_set_wds_rx_policy() - API to store datapath
  7931. * config parameters
  7932. * @vdev_handle - datapath vdev handle
  7933. * @cfg: ini parameter handle
  7934. *
  7935. * Return: status
  7936. */
  7937. #ifdef WDS_VENDOR_EXTENSION
  7938. void
  7939. dp_txrx_set_wds_rx_policy(
  7940. struct cdp_vdev *vdev_handle,
  7941. u_int32_t val)
  7942. {
  7943. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7944. struct dp_peer *peer;
  7945. if (vdev->opmode == wlan_op_mode_ap) {
  7946. /* for ap, set it on bss_peer */
  7947. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  7948. if (peer->bss_peer) {
  7949. peer->wds_ecm.wds_rx_filter = 1;
  7950. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7951. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7952. break;
  7953. }
  7954. }
  7955. } else if (vdev->opmode == wlan_op_mode_sta) {
  7956. peer = TAILQ_FIRST(&vdev->peer_list);
  7957. peer->wds_ecm.wds_rx_filter = 1;
  7958. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7959. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7960. }
  7961. }
  7962. /**
  7963. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  7964. *
  7965. * @peer_handle - datapath peer handle
  7966. * @wds_tx_ucast: policy for unicast transmission
  7967. * @wds_tx_mcast: policy for multicast transmission
  7968. *
  7969. * Return: void
  7970. */
  7971. void
  7972. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  7973. int wds_tx_ucast, int wds_tx_mcast)
  7974. {
  7975. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7976. if (wds_tx_ucast || wds_tx_mcast) {
  7977. peer->wds_enabled = 1;
  7978. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  7979. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  7980. } else {
  7981. peer->wds_enabled = 0;
  7982. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  7983. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  7984. }
  7985. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7986. FL("Policy Update set to :\
  7987. peer->wds_enabled %d\
  7988. peer->wds_ecm.wds_tx_ucast_4addr %d\
  7989. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  7990. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  7991. peer->wds_ecm.wds_tx_mcast_4addr);
  7992. return;
  7993. }
  7994. #endif
  7995. static struct cdp_wds_ops dp_ops_wds = {
  7996. .vdev_set_wds = dp_vdev_set_wds,
  7997. #ifdef WDS_VENDOR_EXTENSION
  7998. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  7999. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  8000. #endif
  8001. };
  8002. /*
  8003. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  8004. * @vdev_handle - datapath vdev handle
  8005. * @callback - callback function
  8006. * @ctxt: callback context
  8007. *
  8008. */
  8009. static void
  8010. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  8011. ol_txrx_data_tx_cb callback, void *ctxt)
  8012. {
  8013. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8014. vdev->tx_non_std_data_callback.func = callback;
  8015. vdev->tx_non_std_data_callback.ctxt = ctxt;
  8016. }
  8017. /**
  8018. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  8019. * @pdev_hdl: datapath pdev handle
  8020. *
  8021. * Return: opaque pointer to dp txrx handle
  8022. */
  8023. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  8024. {
  8025. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  8026. return pdev->dp_txrx_handle;
  8027. }
  8028. /**
  8029. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  8030. * @pdev_hdl: datapath pdev handle
  8031. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  8032. *
  8033. * Return: void
  8034. */
  8035. static void
  8036. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  8037. {
  8038. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  8039. pdev->dp_txrx_handle = dp_txrx_hdl;
  8040. }
  8041. /**
  8042. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  8043. * @soc_handle: datapath soc handle
  8044. *
  8045. * Return: opaque pointer to external dp (non-core DP)
  8046. */
  8047. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  8048. {
  8049. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  8050. return soc->external_txrx_handle;
  8051. }
  8052. /**
  8053. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  8054. * @soc_handle: datapath soc handle
  8055. * @txrx_handle: opaque pointer to external dp (non-core DP)
  8056. *
  8057. * Return: void
  8058. */
  8059. static void
  8060. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  8061. {
  8062. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  8063. soc->external_txrx_handle = txrx_handle;
  8064. }
  8065. /**
  8066. * dp_get_cfg_capabilities() - get dp capabilities
  8067. * @soc_handle: datapath soc handle
  8068. * @dp_caps: enum for dp capabilities
  8069. *
  8070. * Return: bool to determine if dp caps is enabled
  8071. */
  8072. static bool
  8073. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  8074. enum cdp_capabilities dp_caps)
  8075. {
  8076. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  8077. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  8078. }
  8079. #ifdef FEATURE_AST
  8080. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  8081. {
  8082. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  8083. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  8084. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  8085. /*
  8086. * For BSS peer, new peer is not created on alloc_node if the
  8087. * peer with same address already exists , instead refcnt is
  8088. * increased for existing peer. Correspondingly in delete path,
  8089. * only refcnt is decreased; and peer is only deleted , when all
  8090. * references are deleted. So delete_in_progress should not be set
  8091. * for bss_peer, unless only 2 reference remains (peer map reference
  8092. * and peer hash table reference).
  8093. */
  8094. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  8095. return;
  8096. }
  8097. qdf_spin_lock_bh(&soc->ast_lock);
  8098. peer->delete_in_progress = true;
  8099. dp_peer_delete_ast_entries(soc, peer);
  8100. qdf_spin_unlock_bh(&soc->ast_lock);
  8101. }
  8102. #endif
  8103. #ifdef ATH_SUPPORT_NAC_RSSI
  8104. /**
  8105. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  8106. * @vdev_hdl: DP vdev handle
  8107. * @rssi: rssi value
  8108. *
  8109. * Return: 0 for success. nonzero for failure.
  8110. */
  8111. static QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  8112. char *mac_addr,
  8113. uint8_t *rssi)
  8114. {
  8115. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  8116. struct dp_pdev *pdev = vdev->pdev;
  8117. struct dp_neighbour_peer *peer = NULL;
  8118. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  8119. *rssi = 0;
  8120. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  8121. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  8122. neighbour_peer_list_elem) {
  8123. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  8124. mac_addr, QDF_MAC_ADDR_SIZE) == 0) {
  8125. *rssi = peer->rssi;
  8126. status = QDF_STATUS_SUCCESS;
  8127. break;
  8128. }
  8129. }
  8130. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  8131. return status;
  8132. }
  8133. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  8134. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  8135. uint8_t chan_num)
  8136. {
  8137. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8138. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  8139. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  8140. pdev->nac_rssi_filtering = 1;
  8141. /* Store address of NAC (neighbour peer) which will be checked
  8142. * against TA of received packets.
  8143. */
  8144. if (cmd == CDP_NAC_PARAM_ADD) {
  8145. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  8146. client_macaddr);
  8147. } else if (cmd == CDP_NAC_PARAM_DEL) {
  8148. dp_update_filter_neighbour_peers(vdev_handle,
  8149. DP_NAC_PARAM_DEL,
  8150. client_macaddr);
  8151. }
  8152. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  8153. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  8154. ((void *)vdev->pdev->ctrl_pdev,
  8155. vdev->vdev_id, cmd, bssid);
  8156. return QDF_STATUS_SUCCESS;
  8157. }
  8158. #endif
  8159. /**
  8160. * dp_enable_peer_based_pktlog() - Set Flag for peer based filtering
  8161. * for pktlog
  8162. * @txrx_pdev_handle: cdp_pdev handle
  8163. * @enb_dsb: Enable or disable peer based filtering
  8164. *
  8165. * Return: QDF_STATUS
  8166. */
  8167. static int
  8168. dp_enable_peer_based_pktlog(
  8169. struct cdp_pdev *txrx_pdev_handle,
  8170. char *mac_addr, uint8_t enb_dsb)
  8171. {
  8172. struct dp_peer *peer;
  8173. uint8_t local_id;
  8174. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev_handle;
  8175. peer = (struct dp_peer *)dp_find_peer_by_addr(txrx_pdev_handle,
  8176. mac_addr, &local_id);
  8177. if (!peer) {
  8178. dp_err("Invalid Peer");
  8179. return QDF_STATUS_E_FAILURE;
  8180. }
  8181. peer->peer_based_pktlog_filter = enb_dsb;
  8182. pdev->dp_peer_based_pktlog = enb_dsb;
  8183. return QDF_STATUS_SUCCESS;
  8184. }
  8185. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  8186. uint32_t max_peers,
  8187. uint32_t max_ast_index,
  8188. bool peer_map_unmap_v2)
  8189. {
  8190. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  8191. soc->max_peers = max_peers;
  8192. qdf_print ("%s max_peers %u, max_ast_index: %u\n",
  8193. __func__, max_peers, max_ast_index);
  8194. wlan_cfg_set_max_ast_idx(soc->wlan_cfg_ctx, max_ast_index);
  8195. if (dp_peer_find_attach(soc))
  8196. return QDF_STATUS_E_FAILURE;
  8197. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  8198. return QDF_STATUS_SUCCESS;
  8199. }
  8200. /**
  8201. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  8202. * @dp_pdev: dp pdev handle
  8203. * @ctrl_pdev: UMAC ctrl pdev handle
  8204. *
  8205. * Return: void
  8206. */
  8207. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  8208. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  8209. {
  8210. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  8211. pdev->ctrl_pdev = ctrl_pdev;
  8212. }
  8213. static void dp_set_rate_stats_cap(struct cdp_soc_t *soc_hdl,
  8214. uint8_t val)
  8215. {
  8216. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  8217. soc->wlanstats_enabled = val;
  8218. }
  8219. static void dp_soc_set_rate_stats_ctx(struct cdp_soc_t *soc_handle,
  8220. void *stats_ctx)
  8221. {
  8222. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  8223. soc->rate_stats_ctx = stats_ctx;
  8224. }
  8225. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8226. static void dp_flush_rate_stats_req(struct cdp_soc_t *soc_hdl,
  8227. struct cdp_pdev *pdev_hdl)
  8228. {
  8229. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  8230. struct dp_soc *soc = (struct dp_soc *)pdev->soc;
  8231. struct dp_vdev *vdev = NULL;
  8232. struct dp_peer *peer = NULL;
  8233. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  8234. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  8235. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  8236. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  8237. if (peer)
  8238. dp_wdi_event_handler(
  8239. WDI_EVENT_FLUSH_RATE_STATS_REQ,
  8240. pdev->soc, peer->wlanstats_ctx,
  8241. peer->peer_ids[0],
  8242. WDI_NO_VAL, pdev->pdev_id);
  8243. }
  8244. }
  8245. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  8246. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  8247. }
  8248. #else
  8249. static inline void
  8250. dp_flush_rate_stats_req(struct cdp_soc_t *soc_hdl,
  8251. struct cdp_pdev *pdev_hdl)
  8252. {
  8253. }
  8254. #endif
  8255. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8256. static void dp_peer_flush_rate_stats(struct cdp_soc_t *soc,
  8257. struct cdp_pdev *pdev_handle,
  8258. void *buf)
  8259. {
  8260. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8261. dp_wdi_event_handler(WDI_EVENT_PEER_FLUSH_RATE_STATS,
  8262. pdev->soc, buf, HTT_INVALID_PEER,
  8263. WDI_NO_VAL, pdev->pdev_id);
  8264. }
  8265. #else
  8266. static inline void
  8267. dp_peer_flush_rate_stats(struct cdp_soc_t *soc,
  8268. struct cdp_pdev *pdev_handle,
  8269. void *buf)
  8270. {
  8271. }
  8272. #endif
  8273. static void *dp_soc_get_rate_stats_ctx(struct cdp_soc_t *soc_handle)
  8274. {
  8275. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  8276. return soc->rate_stats_ctx;
  8277. }
  8278. /*
  8279. * dp_get_cfg() - get dp cfg
  8280. * @soc: cdp soc handle
  8281. * @cfg: cfg enum
  8282. *
  8283. * Return: cfg value
  8284. */
  8285. static uint32_t dp_get_cfg(void *soc, enum cdp_dp_cfg cfg)
  8286. {
  8287. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  8288. uint32_t value = 0;
  8289. switch (cfg) {
  8290. case cfg_dp_enable_data_stall:
  8291. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  8292. break;
  8293. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  8294. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  8295. break;
  8296. case cfg_dp_tso_enable:
  8297. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  8298. break;
  8299. case cfg_dp_lro_enable:
  8300. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  8301. break;
  8302. case cfg_dp_gro_enable:
  8303. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  8304. break;
  8305. case cfg_dp_tx_flow_start_queue_offset:
  8306. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  8307. break;
  8308. case cfg_dp_tx_flow_stop_queue_threshold:
  8309. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  8310. break;
  8311. case cfg_dp_disable_intra_bss_fwd:
  8312. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  8313. break;
  8314. default:
  8315. value = 0;
  8316. }
  8317. return value;
  8318. }
  8319. #ifdef CONFIG_WIN
  8320. /**
  8321. * dp_tx_flow_ctrl_configure_pdev() - Configure flow control params
  8322. * @pdev_hdl: datapath pdev handle
  8323. * @param: ol ath params
  8324. * @value: value of the flag
  8325. * @buff: Buffer to be passed
  8326. *
  8327. * Implemented this function same as legacy function. In legacy code, single
  8328. * function is used to display stats and update pdev params.
  8329. *
  8330. * Return: 0 for success. nonzero for failure.
  8331. */
  8332. static uint32_t dp_tx_flow_ctrl_configure_pdev(void *pdev_handle,
  8333. enum _ol_ath_param_t param,
  8334. uint32_t value, void *buff)
  8335. {
  8336. struct dp_soc *soc = NULL;
  8337. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8338. if (qdf_unlikely(!pdev))
  8339. return 1;
  8340. soc = pdev->soc;
  8341. if (!soc)
  8342. return 1;
  8343. switch (param) {
  8344. case OL_ATH_PARAM_VIDEO_DELAY_STATS_FC:
  8345. if (value)
  8346. pdev->delay_stats_flag = true;
  8347. else
  8348. pdev->delay_stats_flag = false;
  8349. break;
  8350. case OL_ATH_PARAM_VIDEO_STATS_FC:
  8351. qdf_print("------- TID Stats ------\n");
  8352. dp_pdev_print_tid_stats(pdev);
  8353. qdf_print("------ Delay Stats ------\n");
  8354. dp_pdev_print_delay_stats(pdev);
  8355. break;
  8356. case OL_ATH_PARAM_TOTAL_Q_SIZE:
  8357. {
  8358. uint32_t tx_min, tx_max;
  8359. tx_min = wlan_cfg_get_min_tx_desc(soc->wlan_cfg_ctx);
  8360. tx_max = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  8361. if (!buff) {
  8362. if ((value >= tx_min) && (value <= tx_max)) {
  8363. pdev->num_tx_allowed = value;
  8364. } else {
  8365. QDF_TRACE(QDF_MODULE_ID_DP,
  8366. QDF_TRACE_LEVEL_INFO,
  8367. "Failed to update num_tx_allowed, Q_min = %d Q_max = %d",
  8368. tx_min, tx_max);
  8369. break;
  8370. }
  8371. } else {
  8372. *(int *)buff = pdev->num_tx_allowed;
  8373. }
  8374. }
  8375. break;
  8376. default:
  8377. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  8378. "%s: not handled param %d ", __func__, param);
  8379. break;
  8380. }
  8381. return 0;
  8382. }
  8383. #endif
  8384. /**
  8385. * dp_set_pdev_pcp_tid_map_wifi3(): update pcp tid map in pdev
  8386. * @vdev: DP_PDEV handle
  8387. * @pcp: pcp value
  8388. * @tid: tid value passed by the user
  8389. *
  8390. * Return: QDF_STATUS_SUCCESS on success
  8391. */
  8392. static QDF_STATUS dp_set_pdev_pcp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  8393. uint8_t pcp, uint8_t tid)
  8394. {
  8395. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8396. struct dp_soc *soc = pdev->soc;
  8397. soc->pcp_tid_map[pcp] = tid;
  8398. hal_tx_update_pcp_tid_map(soc->hal_soc, pcp, tid);
  8399. return QDF_STATUS_SUCCESS;
  8400. }
  8401. /**
  8402. * dp_set_pdev_tidmap_prty_wifi3(): update tidmap priority in pdev
  8403. * @vdev: DP_PDEV handle
  8404. * @prio: tidmap priority value passed by the user
  8405. *
  8406. * Return: QDF_STATUS_SUCCESS on success
  8407. */
  8408. static QDF_STATUS dp_set_pdev_tidmap_prty_wifi3(struct cdp_pdev *pdev_handle,
  8409. uint8_t prio)
  8410. {
  8411. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8412. struct dp_soc *soc = pdev->soc;
  8413. soc->tidmap_prty = prio;
  8414. hal_tx_set_tidmap_prty(soc->hal_soc, prio);
  8415. return QDF_STATUS_SUCCESS;
  8416. }
  8417. /**
  8418. * dp_set_vdev_pcp_tid_map_wifi3(): update pcp tid map in vdev
  8419. * @vdev: DP_VDEV handle
  8420. * @pcp: pcp value
  8421. * @tid: tid value passed by the user
  8422. *
  8423. * Return: QDF_STATUS_SUCCESS on success
  8424. */
  8425. static QDF_STATUS dp_set_vdev_pcp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  8426. uint8_t pcp, uint8_t tid)
  8427. {
  8428. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8429. vdev->pcp_tid_map[pcp] = tid;
  8430. return QDF_STATUS_SUCCESS;
  8431. }
  8432. /**
  8433. * dp_set_vdev_tidmap_tbl_id_wifi3(): update tidmapi tbl id in vdev
  8434. * @vdev: DP_VDEV handle
  8435. * @mapid: map_id value passed by the user
  8436. *
  8437. * Return: QDF_STATUS_SUCCESS on success
  8438. */
  8439. static QDF_STATUS dp_set_vdev_tidmap_tbl_id_wifi3(struct cdp_vdev *vdev_handle,
  8440. uint8_t mapid)
  8441. {
  8442. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8443. vdev->tidmap_tbl_id = mapid;
  8444. return QDF_STATUS_SUCCESS;
  8445. }
  8446. /**
  8447. * dp_set_vdev_tidmap_prty_wifi3(): update tidmap priority in vdev
  8448. * @vdev: DP_VDEV handle
  8449. * @prio: tidmap priority value passed by the user
  8450. *
  8451. * Return: QDF_STATUS_SUCCESS on success
  8452. */
  8453. static QDF_STATUS dp_set_vdev_tidmap_prty_wifi3(struct cdp_vdev *vdev_handle,
  8454. uint8_t prio)
  8455. {
  8456. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8457. vdev->tidmap_prty = prio;
  8458. return QDF_STATUS_SUCCESS;
  8459. }
  8460. static struct cdp_cmn_ops dp_ops_cmn = {
  8461. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  8462. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  8463. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  8464. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  8465. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  8466. .txrx_pdev_deinit = dp_pdev_deinit_wifi3,
  8467. .txrx_peer_create = dp_peer_create_wifi3,
  8468. .txrx_peer_setup = dp_peer_setup_wifi3,
  8469. #ifdef FEATURE_AST
  8470. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  8471. #else
  8472. .txrx_peer_teardown = NULL,
  8473. #endif
  8474. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  8475. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  8476. .txrx_peer_get_ast_info_by_soc = dp_peer_get_ast_info_by_soc_wifi3,
  8477. .txrx_peer_get_ast_info_by_pdev =
  8478. dp_peer_get_ast_info_by_pdevid_wifi3,
  8479. .txrx_peer_ast_delete_by_soc =
  8480. dp_peer_ast_entry_del_by_soc,
  8481. .txrx_peer_ast_delete_by_pdev =
  8482. dp_peer_ast_entry_del_by_pdev,
  8483. .txrx_peer_delete = dp_peer_delete_wifi3,
  8484. .txrx_vdev_register = dp_vdev_register_wifi3,
  8485. .txrx_vdev_flush_peers = dp_vdev_flush_peers,
  8486. .txrx_soc_detach = dp_soc_detach_wifi3,
  8487. .txrx_soc_deinit = dp_soc_deinit_wifi3,
  8488. .txrx_soc_init = dp_soc_init_wifi3,
  8489. .txrx_tso_soc_attach = dp_tso_soc_attach,
  8490. .txrx_tso_soc_detach = dp_tso_soc_detach,
  8491. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  8492. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  8493. .txrx_get_mon_vdev_from_pdev = dp_get_mon_vdev_from_pdev_wifi3,
  8494. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  8495. .txrx_ath_getstats = dp_get_device_stats,
  8496. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  8497. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  8498. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  8499. .delba_process = dp_delba_process_wifi3,
  8500. .set_addba_response = dp_set_addba_response,
  8501. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  8502. .flush_cache_rx_queue = NULL,
  8503. /* TODO: get API's for dscp-tid need to be added*/
  8504. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  8505. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  8506. .hmmc_tid_override_en = dp_hmmc_tid_override_en_wifi3,
  8507. .set_hmmc_tid_val = dp_set_hmmc_tid_val_wifi3,
  8508. .txrx_get_total_per = dp_get_total_per,
  8509. .txrx_stats_request = dp_txrx_stats_request,
  8510. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  8511. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  8512. .txrx_get_vow_config_frm_pdev = dp_get_delay_stats_flag,
  8513. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  8514. .txrx_set_nac = dp_set_nac,
  8515. .txrx_get_tx_pending = dp_get_tx_pending,
  8516. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  8517. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  8518. .display_stats = dp_txrx_dump_stats,
  8519. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  8520. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  8521. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  8522. .txrx_intr_detach = dp_soc_interrupt_detach,
  8523. .set_pn_check = dp_set_pn_check_wifi3,
  8524. .update_config_parameters = dp_update_config_parameters,
  8525. /* TODO: Add other functions */
  8526. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  8527. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  8528. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  8529. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  8530. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  8531. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  8532. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  8533. .tx_send = dp_tx_send,
  8534. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  8535. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  8536. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  8537. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  8538. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  8539. .txrx_get_os_rx_handles_from_vdev =
  8540. dp_get_os_rx_handles_from_vdev_wifi3,
  8541. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  8542. .get_dp_capabilities = dp_get_cfg_capabilities,
  8543. .txrx_get_cfg = dp_get_cfg,
  8544. .set_rate_stats_ctx = dp_soc_set_rate_stats_ctx,
  8545. .get_rate_stats_ctx = dp_soc_get_rate_stats_ctx,
  8546. .txrx_peer_flush_rate_stats = dp_peer_flush_rate_stats,
  8547. .txrx_flush_rate_stats_request = dp_flush_rate_stats_req,
  8548. .set_pdev_pcp_tid_map = dp_set_pdev_pcp_tid_map_wifi3,
  8549. .set_pdev_tidmap_prty = dp_set_pdev_tidmap_prty_wifi3,
  8550. .set_vdev_pcp_tid_map = dp_set_vdev_pcp_tid_map_wifi3,
  8551. .set_vdev_tidmap_prty = dp_set_vdev_tidmap_prty_wifi3,
  8552. .set_vdev_tidmap_tbl_id = dp_set_vdev_tidmap_tbl_id_wifi3,
  8553. };
  8554. static struct cdp_ctrl_ops dp_ops_ctrl = {
  8555. .txrx_peer_authorize = dp_peer_authorize,
  8556. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  8557. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  8558. #ifdef MESH_MODE_SUPPORT
  8559. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  8560. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  8561. #endif
  8562. .txrx_set_vdev_param = dp_set_vdev_param,
  8563. .txrx_peer_set_nawds = dp_peer_set_nawds,
  8564. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  8565. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  8566. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  8567. .txrx_update_filter_neighbour_peers =
  8568. dp_update_filter_neighbour_peers,
  8569. .txrx_get_sec_type = dp_get_sec_type,
  8570. /* TODO: Add other functions */
  8571. .txrx_wdi_event_sub = dp_wdi_event_sub,
  8572. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  8573. #ifdef WDI_EVENT_ENABLE
  8574. .txrx_get_pldev = dp_get_pldev,
  8575. #endif
  8576. .txrx_set_pdev_param = dp_set_pdev_param,
  8577. #ifdef ATH_SUPPORT_NAC_RSSI
  8578. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  8579. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  8580. #endif
  8581. .set_key = dp_set_michael_key,
  8582. .txrx_get_vdev_param = dp_get_vdev_param,
  8583. .enable_peer_based_pktlog = dp_enable_peer_based_pktlog,
  8584. .calculate_delay_stats = dp_calculate_delay_stats,
  8585. };
  8586. static struct cdp_me_ops dp_ops_me = {
  8587. #ifdef ATH_SUPPORT_IQUE
  8588. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  8589. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  8590. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  8591. #endif
  8592. };
  8593. static struct cdp_mon_ops dp_ops_mon = {
  8594. .txrx_monitor_set_filter_ucast_data = NULL,
  8595. .txrx_monitor_set_filter_mcast_data = NULL,
  8596. .txrx_monitor_set_filter_non_data = NULL,
  8597. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  8598. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  8599. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  8600. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  8601. /* Added support for HK advance filter */
  8602. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  8603. };
  8604. static struct cdp_host_stats_ops dp_ops_host_stats = {
  8605. .txrx_per_peer_stats = dp_get_host_peer_stats,
  8606. .get_fw_peer_stats = dp_get_fw_peer_stats,
  8607. .get_htt_stats = dp_get_htt_stats,
  8608. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  8609. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  8610. .txrx_stats_publish = dp_txrx_stats_publish,
  8611. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  8612. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  8613. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  8614. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  8615. .txrx_get_ratekbps = dp_txrx_get_ratekbps,
  8616. .configure_rate_stats = dp_set_rate_stats_cap,
  8617. /* TODO */
  8618. };
  8619. static struct cdp_raw_ops dp_ops_raw = {
  8620. /* TODO */
  8621. };
  8622. #ifdef CONFIG_WIN
  8623. static struct cdp_pflow_ops dp_ops_pflow = {
  8624. dp_tx_flow_ctrl_configure_pdev,
  8625. };
  8626. #endif /* CONFIG_WIN */
  8627. #ifdef FEATURE_RUNTIME_PM
  8628. /**
  8629. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  8630. * @opaque_pdev: DP pdev context
  8631. *
  8632. * DP is ready to runtime suspend if there are no pending TX packets.
  8633. *
  8634. * Return: QDF_STATUS
  8635. */
  8636. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  8637. {
  8638. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8639. struct dp_soc *soc = pdev->soc;
  8640. /* Abort if there are any pending TX packets */
  8641. if (dp_get_tx_pending(opaque_pdev) > 0) {
  8642. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  8643. FL("Abort suspend due to pending TX packets"));
  8644. return QDF_STATUS_E_AGAIN;
  8645. }
  8646. if (soc->intr_mode == DP_INTR_POLL)
  8647. qdf_timer_stop(&soc->int_timer);
  8648. return QDF_STATUS_SUCCESS;
  8649. }
  8650. /**
  8651. * dp_runtime_resume() - ensure DP is ready to runtime resume
  8652. * @opaque_pdev: DP pdev context
  8653. *
  8654. * Resume DP for runtime PM.
  8655. *
  8656. * Return: QDF_STATUS
  8657. */
  8658. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  8659. {
  8660. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8661. struct dp_soc *soc = pdev->soc;
  8662. void *hal_srng;
  8663. int i;
  8664. if (soc->intr_mode == DP_INTR_POLL)
  8665. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  8666. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  8667. hal_srng = soc->tcl_data_ring[i].hal_srng;
  8668. if (hal_srng) {
  8669. /* We actually only need to acquire the lock */
  8670. hal_srng_access_start(soc->hal_soc, hal_srng);
  8671. /* Update SRC ring head pointer for HW to send
  8672. all pending packets */
  8673. hal_srng_access_end(soc->hal_soc, hal_srng);
  8674. }
  8675. }
  8676. return QDF_STATUS_SUCCESS;
  8677. }
  8678. #endif /* FEATURE_RUNTIME_PM */
  8679. #ifndef CONFIG_WIN
  8680. static struct cdp_misc_ops dp_ops_misc = {
  8681. #ifdef FEATURE_WLAN_TDLS
  8682. .tx_non_std = dp_tx_non_std,
  8683. #endif /* FEATURE_WLAN_TDLS */
  8684. .get_opmode = dp_get_opmode,
  8685. #ifdef FEATURE_RUNTIME_PM
  8686. .runtime_suspend = dp_runtime_suspend,
  8687. .runtime_resume = dp_runtime_resume,
  8688. #endif /* FEATURE_RUNTIME_PM */
  8689. .pkt_log_init = dp_pkt_log_init,
  8690. .pkt_log_con_service = dp_pkt_log_con_service,
  8691. .get_num_rx_contexts = dp_get_num_rx_contexts,
  8692. };
  8693. static struct cdp_flowctl_ops dp_ops_flowctl = {
  8694. /* WIFI 3.0 DP implement as required. */
  8695. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  8696. .flow_pool_map_handler = dp_tx_flow_pool_map,
  8697. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  8698. .register_pause_cb = dp_txrx_register_pause_cb,
  8699. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  8700. .tx_desc_thresh_reached = dp_tx_desc_thresh_reached,
  8701. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  8702. };
  8703. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  8704. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8705. };
  8706. #ifdef IPA_OFFLOAD
  8707. static struct cdp_ipa_ops dp_ops_ipa = {
  8708. .ipa_get_resource = dp_ipa_get_resource,
  8709. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  8710. .ipa_op_response = dp_ipa_op_response,
  8711. .ipa_register_op_cb = dp_ipa_register_op_cb,
  8712. .ipa_get_stat = dp_ipa_get_stat,
  8713. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  8714. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  8715. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  8716. .ipa_setup = dp_ipa_setup,
  8717. .ipa_cleanup = dp_ipa_cleanup,
  8718. .ipa_setup_iface = dp_ipa_setup_iface,
  8719. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  8720. .ipa_enable_pipes = dp_ipa_enable_pipes,
  8721. .ipa_disable_pipes = dp_ipa_disable_pipes,
  8722. .ipa_set_perf_level = dp_ipa_set_perf_level
  8723. };
  8724. #endif
  8725. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  8726. {
  8727. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8728. struct dp_soc *soc = pdev->soc;
  8729. int timeout = SUSPEND_DRAIN_WAIT;
  8730. int drain_wait_delay = 50; /* 50 ms */
  8731. /* Abort if there are any pending TX packets */
  8732. while (dp_get_tx_pending(opaque_pdev) > 0) {
  8733. qdf_sleep(drain_wait_delay);
  8734. if (timeout <= 0) {
  8735. dp_err("TX frames are pending, abort suspend");
  8736. return QDF_STATUS_E_TIMEOUT;
  8737. }
  8738. timeout = timeout - drain_wait_delay;
  8739. }
  8740. if (soc->intr_mode == DP_INTR_POLL)
  8741. qdf_timer_stop(&soc->int_timer);
  8742. return QDF_STATUS_SUCCESS;
  8743. }
  8744. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  8745. {
  8746. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8747. struct dp_soc *soc = pdev->soc;
  8748. if (soc->intr_mode == DP_INTR_POLL)
  8749. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  8750. return QDF_STATUS_SUCCESS;
  8751. }
  8752. static struct cdp_bus_ops dp_ops_bus = {
  8753. .bus_suspend = dp_bus_suspend,
  8754. .bus_resume = dp_bus_resume
  8755. };
  8756. static struct cdp_ocb_ops dp_ops_ocb = {
  8757. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8758. };
  8759. static struct cdp_throttle_ops dp_ops_throttle = {
  8760. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8761. };
  8762. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  8763. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8764. };
  8765. static struct cdp_cfg_ops dp_ops_cfg = {
  8766. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8767. };
  8768. /*
  8769. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  8770. * @dev: physical device instance
  8771. * @peer_mac_addr: peer mac address
  8772. * @local_id: local id for the peer
  8773. * @debug_id: to track enum peer access
  8774. *
  8775. * Return: peer instance pointer
  8776. */
  8777. static inline void *
  8778. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, uint8_t *peer_mac_addr,
  8779. uint8_t *local_id,
  8780. enum peer_debug_id_type debug_id)
  8781. {
  8782. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  8783. struct dp_peer *peer;
  8784. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  8785. if (!peer)
  8786. return NULL;
  8787. *local_id = peer->local_id;
  8788. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  8789. return peer;
  8790. }
  8791. /*
  8792. * dp_peer_release_ref - release peer ref count
  8793. * @peer: peer handle
  8794. * @debug_id: to track enum peer access
  8795. *
  8796. * Return: None
  8797. */
  8798. static inline
  8799. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  8800. {
  8801. dp_peer_unref_delete(peer);
  8802. }
  8803. static struct cdp_peer_ops dp_ops_peer = {
  8804. .register_peer = dp_register_peer,
  8805. .clear_peer = dp_clear_peer,
  8806. .find_peer_by_addr = dp_find_peer_by_addr,
  8807. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  8808. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  8809. .peer_release_ref = dp_peer_release_ref,
  8810. .local_peer_id = dp_local_peer_id,
  8811. .peer_find_by_local_id = dp_peer_find_by_local_id,
  8812. .peer_state_update = dp_peer_state_update,
  8813. .get_vdevid = dp_get_vdevid,
  8814. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  8815. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  8816. .get_vdev_for_peer = dp_get_vdev_for_peer,
  8817. .get_peer_state = dp_get_peer_state,
  8818. };
  8819. #endif
  8820. static struct cdp_ops dp_txrx_ops = {
  8821. .cmn_drv_ops = &dp_ops_cmn,
  8822. .ctrl_ops = &dp_ops_ctrl,
  8823. .me_ops = &dp_ops_me,
  8824. .mon_ops = &dp_ops_mon,
  8825. .host_stats_ops = &dp_ops_host_stats,
  8826. .wds_ops = &dp_ops_wds,
  8827. .raw_ops = &dp_ops_raw,
  8828. #ifdef CONFIG_WIN
  8829. .pflow_ops = &dp_ops_pflow,
  8830. #endif /* CONFIG_WIN */
  8831. #ifndef CONFIG_WIN
  8832. .misc_ops = &dp_ops_misc,
  8833. .cfg_ops = &dp_ops_cfg,
  8834. .flowctl_ops = &dp_ops_flowctl,
  8835. .l_flowctl_ops = &dp_ops_l_flowctl,
  8836. #ifdef IPA_OFFLOAD
  8837. .ipa_ops = &dp_ops_ipa,
  8838. #endif
  8839. .bus_ops = &dp_ops_bus,
  8840. .ocb_ops = &dp_ops_ocb,
  8841. .peer_ops = &dp_ops_peer,
  8842. .throttle_ops = &dp_ops_throttle,
  8843. .mob_stats_ops = &dp_ops_mob_stats,
  8844. #endif
  8845. };
  8846. /*
  8847. * dp_soc_set_txrx_ring_map()
  8848. * @dp_soc: DP handler for soc
  8849. *
  8850. * Return: Void
  8851. */
  8852. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  8853. {
  8854. uint32_t i;
  8855. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  8856. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  8857. }
  8858. }
  8859. #ifdef QCA_WIFI_QCA8074
  8860. #ifndef QCA_MEM_ATTACH_ON_WIFI3
  8861. /**
  8862. * dp_soc_attach_wifi3() - Attach txrx SOC
  8863. * @ctrl_psoc: Opaque SOC handle from control plane
  8864. * @htc_handle: Opaque HTC handle
  8865. * @hif_handle: Opaque HIF handle
  8866. * @qdf_osdev: QDF device
  8867. * @ol_ops: Offload Operations
  8868. * @device_id: Device ID
  8869. *
  8870. * Return: DP SOC handle on success, NULL on failure
  8871. */
  8872. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8873. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8874. struct ol_if_ops *ol_ops, uint16_t device_id)
  8875. {
  8876. struct dp_soc *dp_soc = NULL;
  8877. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8878. ol_ops, device_id);
  8879. if (!dp_soc)
  8880. return NULL;
  8881. if (!dp_soc_init(dp_soc, htc_handle, hif_handle))
  8882. return NULL;
  8883. return (void *)dp_soc;
  8884. }
  8885. #else
  8886. /**
  8887. * dp_soc_attach_wifi3() - Attach txrx SOC
  8888. * @ctrl_psoc: Opaque SOC handle from control plane
  8889. * @htc_handle: Opaque HTC handle
  8890. * @hif_handle: Opaque HIF handle
  8891. * @qdf_osdev: QDF device
  8892. * @ol_ops: Offload Operations
  8893. * @device_id: Device ID
  8894. *
  8895. * Return: DP SOC handle on success, NULL on failure
  8896. */
  8897. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8898. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8899. struct ol_if_ops *ol_ops, uint16_t device_id)
  8900. {
  8901. struct dp_soc *dp_soc = NULL;
  8902. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8903. ol_ops, device_id);
  8904. return (void *)dp_soc;
  8905. }
  8906. #endif
  8907. /**
  8908. * dp_soc_attach() - Attach txrx SOC
  8909. * @ctrl_psoc: Opaque SOC handle from control plane
  8910. * @htc_handle: Opaque HTC handle
  8911. * @qdf_osdev: QDF device
  8912. * @ol_ops: Offload Operations
  8913. * @device_id: Device ID
  8914. *
  8915. * Return: DP SOC handle on success, NULL on failure
  8916. */
  8917. static struct dp_soc *
  8918. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8919. struct ol_if_ops *ol_ops, uint16_t device_id)
  8920. {
  8921. int int_ctx;
  8922. struct dp_soc *soc = NULL;
  8923. struct htt_soc *htt_soc = NULL;
  8924. soc = qdf_mem_malloc(sizeof(*soc));
  8925. if (!soc) {
  8926. dp_err("DP SOC memory allocation failed");
  8927. goto fail0;
  8928. }
  8929. int_ctx = 0;
  8930. soc->device_id = device_id;
  8931. soc->cdp_soc.ops = &dp_txrx_ops;
  8932. soc->cdp_soc.ol_ops = ol_ops;
  8933. soc->ctrl_psoc = ctrl_psoc;
  8934. soc->osdev = qdf_osdev;
  8935. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  8936. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  8937. if (!soc->wlan_cfg_ctx) {
  8938. dp_err("wlan_cfg_ctx failed\n");
  8939. goto fail1;
  8940. }
  8941. htt_soc = qdf_mem_malloc(sizeof(*htt_soc));
  8942. if (!htt_soc) {
  8943. dp_err("HTT attach failed");
  8944. goto fail1;
  8945. }
  8946. soc->htt_handle = htt_soc;
  8947. htt_soc->dp_soc = soc;
  8948. htt_soc->htc_soc = htc_handle;
  8949. if (htt_soc_htc_prealloc(htt_soc) != QDF_STATUS_SUCCESS)
  8950. goto fail2;
  8951. return (void *)soc;
  8952. fail2:
  8953. qdf_mem_free(htt_soc);
  8954. fail1:
  8955. qdf_mem_free(soc);
  8956. fail0:
  8957. return NULL;
  8958. }
  8959. /**
  8960. * dp_soc_init() - Initialize txrx SOC
  8961. * @dp_soc: Opaque DP SOC handle
  8962. * @htc_handle: Opaque HTC handle
  8963. * @hif_handle: Opaque HIF handle
  8964. *
  8965. * Return: DP SOC handle on success, NULL on failure
  8966. */
  8967. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle)
  8968. {
  8969. int target_type;
  8970. struct dp_soc *soc = (struct dp_soc *)dpsoc;
  8971. struct htt_soc *htt_soc = (struct htt_soc *)soc->htt_handle;
  8972. htt_soc->htc_soc = htc_handle;
  8973. soc->hif_handle = hif_handle;
  8974. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  8975. if (!soc->hal_soc)
  8976. return NULL;
  8977. htt_soc_initialize(soc->htt_handle, soc->ctrl_psoc, htt_soc->htc_soc,
  8978. soc->hal_soc, soc->osdev);
  8979. target_type = hal_get_target_type(soc->hal_soc);
  8980. switch (target_type) {
  8981. case TARGET_TYPE_QCA6290:
  8982. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8983. REO_DST_RING_SIZE_QCA6290);
  8984. soc->ast_override_support = 1;
  8985. soc->da_war_enabled = false;
  8986. break;
  8987. #ifdef QCA_WIFI_QCA6390
  8988. case TARGET_TYPE_QCA6390:
  8989. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8990. REO_DST_RING_SIZE_QCA6290);
  8991. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8992. soc->ast_override_support = 1;
  8993. if (con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  8994. int int_ctx;
  8995. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  8996. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  8997. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  8998. }
  8999. }
  9000. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  9001. break;
  9002. #endif
  9003. case TARGET_TYPE_QCA8074:
  9004. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  9005. REO_DST_RING_SIZE_QCA8074);
  9006. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  9007. soc->hw_nac_monitor_support = 1;
  9008. soc->da_war_enabled = true;
  9009. break;
  9010. case TARGET_TYPE_QCA8074V2:
  9011. case TARGET_TYPE_QCA6018:
  9012. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  9013. REO_DST_RING_SIZE_QCA8074);
  9014. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  9015. soc->hw_nac_monitor_support = 1;
  9016. soc->ast_override_support = 1;
  9017. soc->per_tid_basize_max_tid = 8;
  9018. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  9019. soc->da_war_enabled = false;
  9020. break;
  9021. default:
  9022. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  9023. qdf_assert_always(0);
  9024. break;
  9025. }
  9026. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  9027. cfg_get(soc->ctrl_psoc, CFG_DP_RX_HASH));
  9028. soc->cce_disable = false;
  9029. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  9030. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  9031. CDP_CFG_MAX_PEER_ID);
  9032. if (ret != -EINVAL) {
  9033. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  9034. }
  9035. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  9036. CDP_CFG_CCE_DISABLE);
  9037. if (ret == 1)
  9038. soc->cce_disable = true;
  9039. }
  9040. qdf_spinlock_create(&soc->peer_ref_mutex);
  9041. qdf_spinlock_create(&soc->ast_lock);
  9042. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  9043. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  9044. /* fill the tx/rx cpu ring map*/
  9045. dp_soc_set_txrx_ring_map(soc);
  9046. qdf_spinlock_create(&soc->htt_stats.lock);
  9047. /* initialize work queue for stats processing */
  9048. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  9049. return soc;
  9050. }
  9051. /**
  9052. * dp_soc_init_wifi3() - Initialize txrx SOC
  9053. * @dp_soc: Opaque DP SOC handle
  9054. * @ctrl_psoc: Opaque SOC handle from control plane(Unused)
  9055. * @hif_handle: Opaque HIF handle
  9056. * @htc_handle: Opaque HTC handle
  9057. * @qdf_osdev: QDF device (Unused)
  9058. * @ol_ops: Offload Operations (Unused)
  9059. * @device_id: Device ID (Unused)
  9060. *
  9061. * Return: DP SOC handle on success, NULL on failure
  9062. */
  9063. void *dp_soc_init_wifi3(void *dpsoc, void *ctrl_psoc, void *hif_handle,
  9064. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  9065. struct ol_if_ops *ol_ops, uint16_t device_id)
  9066. {
  9067. return dp_soc_init(dpsoc, htc_handle, hif_handle);
  9068. }
  9069. #endif
  9070. /*
  9071. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  9072. *
  9073. * @soc: handle to DP soc
  9074. * @mac_id: MAC id
  9075. *
  9076. * Return: Return pdev corresponding to MAC
  9077. */
  9078. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  9079. {
  9080. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  9081. return soc->pdev_list[mac_id];
  9082. /* Typically for MCL as there only 1 PDEV*/
  9083. return soc->pdev_list[0];
  9084. }
  9085. /*
  9086. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  9087. * @soc: DP SoC context
  9088. * @max_mac_rings: No of MAC rings
  9089. *
  9090. * Return: None
  9091. */
  9092. static
  9093. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  9094. int *max_mac_rings)
  9095. {
  9096. bool dbs_enable = false;
  9097. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  9098. dbs_enable = soc->cdp_soc.ol_ops->
  9099. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  9100. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  9101. }
  9102. /*
  9103. * dp_is_soc_reinit() - Check if soc reinit is true
  9104. * @soc: DP SoC context
  9105. *
  9106. * Return: true or false
  9107. */
  9108. bool dp_is_soc_reinit(struct dp_soc *soc)
  9109. {
  9110. return soc->dp_soc_reinit;
  9111. }
  9112. /*
  9113. * dp_set_pktlog_wifi3() - attach txrx vdev
  9114. * @pdev: Datapath PDEV handle
  9115. * @event: which event's notifications are being subscribed to
  9116. * @enable: WDI event subscribe or not. (True or False)
  9117. *
  9118. * Return: Success, NULL on failure
  9119. */
  9120. #ifdef WDI_EVENT_ENABLE
  9121. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  9122. bool enable)
  9123. {
  9124. struct dp_soc *soc = NULL;
  9125. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  9126. int max_mac_rings = wlan_cfg_get_num_mac_rings
  9127. (pdev->wlan_cfg_ctx);
  9128. uint8_t mac_id = 0;
  9129. soc = pdev->soc;
  9130. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  9131. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  9132. FL("Max_mac_rings %d "),
  9133. max_mac_rings);
  9134. if (enable) {
  9135. switch (event) {
  9136. case WDI_EVENT_RX_DESC:
  9137. if (pdev->monitor_vdev) {
  9138. /* Nothing needs to be done if monitor mode is
  9139. * enabled
  9140. */
  9141. return 0;
  9142. }
  9143. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  9144. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  9145. htt_tlv_filter.mpdu_start = 1;
  9146. htt_tlv_filter.msdu_start = 1;
  9147. htt_tlv_filter.msdu_end = 1;
  9148. htt_tlv_filter.mpdu_end = 1;
  9149. htt_tlv_filter.packet_header = 1;
  9150. htt_tlv_filter.attention = 1;
  9151. htt_tlv_filter.ppdu_start = 1;
  9152. htt_tlv_filter.ppdu_end = 1;
  9153. htt_tlv_filter.ppdu_end_user_stats = 1;
  9154. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  9155. htt_tlv_filter.ppdu_end_status_done = 1;
  9156. htt_tlv_filter.enable_fp = 1;
  9157. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  9158. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  9159. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  9160. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  9161. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  9162. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  9163. htt_tlv_filter.offset_valid = false;
  9164. for (mac_id = 0; mac_id < max_mac_rings;
  9165. mac_id++) {
  9166. int mac_for_pdev =
  9167. dp_get_mac_id_for_pdev(mac_id,
  9168. pdev->pdev_id);
  9169. htt_h2t_rx_ring_cfg(soc->htt_handle,
  9170. mac_for_pdev,
  9171. pdev->rxdma_mon_status_ring[mac_id]
  9172. .hal_srng,
  9173. RXDMA_MONITOR_STATUS,
  9174. RX_BUFFER_SIZE,
  9175. &htt_tlv_filter);
  9176. }
  9177. if (soc->reap_timer_init)
  9178. qdf_timer_mod(&soc->mon_reap_timer,
  9179. DP_INTR_POLL_TIMER_MS);
  9180. }
  9181. break;
  9182. case WDI_EVENT_LITE_RX:
  9183. if (pdev->monitor_vdev) {
  9184. /* Nothing needs to be done if monitor mode is
  9185. * enabled
  9186. */
  9187. return 0;
  9188. }
  9189. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  9190. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  9191. htt_tlv_filter.ppdu_start = 1;
  9192. htt_tlv_filter.ppdu_end = 1;
  9193. htt_tlv_filter.ppdu_end_user_stats = 1;
  9194. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  9195. htt_tlv_filter.ppdu_end_status_done = 1;
  9196. htt_tlv_filter.mpdu_start = 1;
  9197. htt_tlv_filter.enable_fp = 1;
  9198. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  9199. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  9200. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  9201. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  9202. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  9203. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  9204. htt_tlv_filter.offset_valid = false;
  9205. for (mac_id = 0; mac_id < max_mac_rings;
  9206. mac_id++) {
  9207. int mac_for_pdev =
  9208. dp_get_mac_id_for_pdev(mac_id,
  9209. pdev->pdev_id);
  9210. htt_h2t_rx_ring_cfg(soc->htt_handle,
  9211. mac_for_pdev,
  9212. pdev->rxdma_mon_status_ring[mac_id]
  9213. .hal_srng,
  9214. RXDMA_MONITOR_STATUS,
  9215. RX_BUFFER_SIZE_PKTLOG_LITE,
  9216. &htt_tlv_filter);
  9217. }
  9218. if (soc->reap_timer_init)
  9219. qdf_timer_mod(&soc->mon_reap_timer,
  9220. DP_INTR_POLL_TIMER_MS);
  9221. }
  9222. break;
  9223. case WDI_EVENT_LITE_T2H:
  9224. if (pdev->monitor_vdev) {
  9225. /* Nothing needs to be done if monitor mode is
  9226. * enabled
  9227. */
  9228. return 0;
  9229. }
  9230. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  9231. int mac_for_pdev = dp_get_mac_id_for_pdev(
  9232. mac_id, pdev->pdev_id);
  9233. pdev->pktlog_ppdu_stats = true;
  9234. dp_h2t_cfg_stats_msg_send(pdev,
  9235. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  9236. mac_for_pdev);
  9237. }
  9238. break;
  9239. default:
  9240. /* Nothing needs to be done for other pktlog types */
  9241. break;
  9242. }
  9243. } else {
  9244. switch (event) {
  9245. case WDI_EVENT_RX_DESC:
  9246. case WDI_EVENT_LITE_RX:
  9247. if (pdev->monitor_vdev) {
  9248. /* Nothing needs to be done if monitor mode is
  9249. * enabled
  9250. */
  9251. return 0;
  9252. }
  9253. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  9254. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  9255. for (mac_id = 0; mac_id < max_mac_rings;
  9256. mac_id++) {
  9257. int mac_for_pdev =
  9258. dp_get_mac_id_for_pdev(mac_id,
  9259. pdev->pdev_id);
  9260. htt_h2t_rx_ring_cfg(soc->htt_handle,
  9261. mac_for_pdev,
  9262. pdev->rxdma_mon_status_ring[mac_id]
  9263. .hal_srng,
  9264. RXDMA_MONITOR_STATUS,
  9265. RX_BUFFER_SIZE,
  9266. &htt_tlv_filter);
  9267. }
  9268. if (soc->reap_timer_init)
  9269. qdf_timer_stop(&soc->mon_reap_timer);
  9270. }
  9271. break;
  9272. case WDI_EVENT_LITE_T2H:
  9273. if (pdev->monitor_vdev) {
  9274. /* Nothing needs to be done if monitor mode is
  9275. * enabled
  9276. */
  9277. return 0;
  9278. }
  9279. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  9280. * passing value 0. Once these macros will define in htt
  9281. * header file will use proper macros
  9282. */
  9283. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  9284. int mac_for_pdev =
  9285. dp_get_mac_id_for_pdev(mac_id,
  9286. pdev->pdev_id);
  9287. pdev->pktlog_ppdu_stats = false;
  9288. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  9289. dp_h2t_cfg_stats_msg_send(pdev, 0,
  9290. mac_for_pdev);
  9291. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  9292. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  9293. mac_for_pdev);
  9294. } else if (pdev->enhanced_stats_en) {
  9295. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  9296. mac_for_pdev);
  9297. }
  9298. }
  9299. break;
  9300. default:
  9301. /* Nothing needs to be done for other pktlog types */
  9302. break;
  9303. }
  9304. }
  9305. return 0;
  9306. }
  9307. #endif
  9308. /**
  9309. * dp_bucket_index() - Return index from array
  9310. *
  9311. * @delay: delay measured
  9312. * @array: array used to index corresponding delay
  9313. *
  9314. * Return: index
  9315. */
  9316. static uint8_t dp_bucket_index(uint32_t delay, uint16_t *array)
  9317. {
  9318. uint8_t i = CDP_DELAY_BUCKET_0;
  9319. for (; i < CDP_DELAY_BUCKET_MAX; i++) {
  9320. if (delay >= array[i] && delay <= array[i + 1])
  9321. return i;
  9322. }
  9323. return (CDP_DELAY_BUCKET_MAX - 1);
  9324. }
  9325. /**
  9326. * dp_fill_delay_buckets() - Fill delay statistics bucket for each
  9327. * type of delay
  9328. *
  9329. * @pdev: pdev handle
  9330. * @delay: delay in ms
  9331. * @t: tid value
  9332. * @mode: type of tx delay mode
  9333. * Return: pointer to cdp_delay_stats structure
  9334. */
  9335. static struct cdp_delay_stats *
  9336. dp_fill_delay_buckets(struct dp_pdev *pdev, uint32_t delay,
  9337. uint8_t tid, uint8_t mode)
  9338. {
  9339. uint8_t delay_index = 0;
  9340. struct cdp_tid_tx_stats *tstats =
  9341. &pdev->stats.tid_stats.tid_tx_stats[tid];
  9342. struct cdp_tid_rx_stats *rstats =
  9343. &pdev->stats.tid_stats.tid_rx_stats[tid];
  9344. /*
  9345. * cdp_fw_to_hw_delay_range
  9346. * Fw to hw delay ranges in milliseconds
  9347. */
  9348. uint16_t cdp_fw_to_hw_delay[CDP_DELAY_BUCKET_MAX] = {
  9349. 0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 250, 500};
  9350. /*
  9351. * cdp_sw_enq_delay_range
  9352. * Software enqueue delay ranges in milliseconds
  9353. */
  9354. uint16_t cdp_sw_enq_delay[CDP_DELAY_BUCKET_MAX] = {
  9355. 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12};
  9356. /*
  9357. * cdp_intfrm_delay_range
  9358. * Interframe delay ranges in milliseconds
  9359. */
  9360. uint16_t cdp_intfrm_delay[CDP_DELAY_BUCKET_MAX] = {
  9361. 0, 5, 10, 15, 20, 25, 30, 35, 40, 45, 50, 55, 60};
  9362. /*
  9363. * Update delay stats in proper bucket
  9364. */
  9365. switch (mode) {
  9366. /* Software Enqueue delay ranges */
  9367. case CDP_DELAY_STATS_SW_ENQ:
  9368. delay_index = dp_bucket_index(delay, cdp_sw_enq_delay);
  9369. tstats->swq_delay.delay_bucket[delay_index]++;
  9370. return &tstats->swq_delay;
  9371. /* Tx Completion delay ranges */
  9372. case CDP_DELAY_STATS_FW_HW_TRANSMIT:
  9373. delay_index = dp_bucket_index(delay, cdp_fw_to_hw_delay);
  9374. tstats->hwtx_delay.delay_bucket[delay_index]++;
  9375. return &tstats->hwtx_delay;
  9376. /* Interframe tx delay ranges */
  9377. case CDP_DELAY_STATS_TX_INTERFRAME:
  9378. delay_index = dp_bucket_index(delay, cdp_intfrm_delay);
  9379. tstats->intfrm_delay.delay_bucket[delay_index]++;
  9380. return &tstats->intfrm_delay;
  9381. /* Interframe rx delay ranges */
  9382. case CDP_DELAY_STATS_RX_INTERFRAME:
  9383. delay_index = dp_bucket_index(delay, cdp_intfrm_delay);
  9384. rstats->intfrm_delay.delay_bucket[delay_index]++;
  9385. return &rstats->intfrm_delay;
  9386. /* Ring reap to indication to network stack */
  9387. case CDP_DELAY_STATS_REAP_STACK:
  9388. delay_index = dp_bucket_index(delay, cdp_intfrm_delay);
  9389. rstats->to_stack_delay.delay_bucket[delay_index]++;
  9390. return &rstats->to_stack_delay;
  9391. default:
  9392. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  9393. "%s Incorrect delay mode: %d", __func__, mode);
  9394. }
  9395. return NULL;
  9396. }
  9397. /**
  9398. * dp_update_delay_stats() - Update delay statistics in structure
  9399. * and fill min, max and avg delay
  9400. *
  9401. * @pdev: pdev handle
  9402. * @delay: delay in ms
  9403. * @tid: tid value
  9404. * @mode: type of tx delay mode
  9405. * Return: none
  9406. */
  9407. void dp_update_delay_stats(struct dp_pdev *pdev, uint32_t delay,
  9408. uint8_t tid, uint8_t mode)
  9409. {
  9410. struct cdp_delay_stats *dstats = NULL;
  9411. /*
  9412. * Delay ranges are different for different delay modes
  9413. * Get the correct index to update delay bucket
  9414. */
  9415. dstats = dp_fill_delay_buckets(pdev, delay, tid, mode);
  9416. if (qdf_unlikely(!dstats))
  9417. return;
  9418. if (delay != 0) {
  9419. /*
  9420. * Compute minimum,average and maximum
  9421. * delay
  9422. */
  9423. if (delay < dstats->min_delay)
  9424. dstats->min_delay = delay;
  9425. if (delay > dstats->max_delay)
  9426. dstats->max_delay = delay;
  9427. /*
  9428. * Average over delay measured till now
  9429. */
  9430. if (!dstats->avg_delay)
  9431. dstats->avg_delay = delay;
  9432. else
  9433. dstats->avg_delay = ((delay + dstats->avg_delay) / 2);
  9434. }
  9435. }