dp_main.c 271 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709771077117712771377147715771677177718771977207721772277237724772577267727772877297730773177327733773477357736773777387739774077417742774377447745774677477748774977507751775277537754775577567757775877597760776177627763776477657766776777687769777077717772777377747775777677777778777977807781778277837784778577867787778877897790779177927793779477957796779777987799780078017802780378047805780678077808780978107811781278137814781578167817781878197820782178227823782478257826782778287829783078317832783378347835783678377838783978407841784278437844784578467847784878497850785178527853785478557856785778587859786078617862786378647865786678677868786978707871787278737874787578767877787878797880788178827883788478857886788778887889789078917892789378947895789678977898789979007901790279037904790579067907790879097910791179127913791479157916791779187919792079217922792379247925792679277928792979307931793279337934793579367937793879397940794179427943794479457946794779487949795079517952795379547955795679577958795979607961796279637964796579667967796879697970797179727973797479757976797779787979798079817982798379847985798679877988798979907991799279937994799579967997799879998000800180028003800480058006800780088009801080118012801380148015801680178018801980208021802280238024802580268027802880298030803180328033803480358036803780388039804080418042804380448045804680478048804980508051805280538054805580568057805880598060806180628063806480658066806780688069807080718072807380748075807680778078807980808081808280838084808580868087808880898090809180928093809480958096809780988099810081018102810381048105810681078108810981108111811281138114811581168117811881198120812181228123812481258126812781288129813081318132813381348135813681378138813981408141814281438144814581468147814881498150815181528153815481558156815781588159816081618162816381648165816681678168816981708171817281738174817581768177817881798180818181828183818481858186818781888189819081918192819381948195819681978198819982008201820282038204820582068207820882098210821182128213821482158216821782188219822082218222822382248225822682278228822982308231823282338234823582368237823882398240824182428243824482458246824782488249825082518252825382548255825682578258825982608261826282638264826582668267826882698270827182728273827482758276827782788279828082818282828382848285828682878288828982908291829282938294829582968297829882998300830183028303830483058306830783088309831083118312831383148315831683178318831983208321832283238324832583268327832883298330833183328333833483358336833783388339834083418342834383448345834683478348834983508351835283538354835583568357835883598360836183628363836483658366836783688369837083718372837383748375837683778378837983808381838283838384838583868387838883898390839183928393839483958396839783988399840084018402840384048405840684078408840984108411841284138414841584168417841884198420842184228423842484258426842784288429843084318432843384348435843684378438843984408441844284438444844584468447844884498450845184528453845484558456845784588459846084618462846384648465846684678468846984708471847284738474847584768477847884798480848184828483848484858486848784888489849084918492849384948495849684978498849985008501850285038504850585068507850885098510851185128513851485158516851785188519852085218522852385248525852685278528852985308531853285338534853585368537853885398540854185428543854485458546854785488549855085518552855385548555855685578558855985608561856285638564856585668567856885698570857185728573857485758576857785788579858085818582858385848585858685878588858985908591859285938594859585968597859885998600860186028603860486058606860786088609861086118612861386148615861686178618861986208621862286238624862586268627862886298630863186328633863486358636863786388639864086418642864386448645864686478648864986508651865286538654865586568657865886598660866186628663866486658666866786688669867086718672867386748675867686778678867986808681868286838684868586868687868886898690869186928693869486958696869786988699870087018702870387048705870687078708870987108711871287138714871587168717871887198720872187228723872487258726872787288729873087318732873387348735873687378738873987408741874287438744874587468747874887498750875187528753875487558756875787588759876087618762876387648765876687678768876987708771877287738774877587768777877887798780878187828783878487858786878787888789879087918792879387948795879687978798879988008801880288038804880588068807880888098810881188128813881488158816881788188819882088218822882388248825882688278828882988308831883288338834883588368837883888398840884188428843884488458846884788488849885088518852885388548855885688578858885988608861886288638864886588668867886888698870887188728873887488758876887788788879888088818882888388848885888688878888888988908891889288938894889588968897889888998900890189028903890489058906890789088909891089118912891389148915891689178918891989208921892289238924892589268927892889298930893189328933893489358936893789388939894089418942894389448945894689478948894989508951895289538954895589568957895889598960896189628963896489658966896789688969897089718972897389748975897689778978897989808981898289838984898589868987898889898990899189928993899489958996899789988999900090019002900390049005900690079008900990109011901290139014901590169017901890199020902190229023902490259026902790289029903090319032903390349035903690379038903990409041904290439044904590469047904890499050905190529053905490559056905790589059906090619062906390649065906690679068906990709071907290739074907590769077907890799080908190829083908490859086908790889089909090919092909390949095909690979098909991009101910291039104910591069107910891099110911191129113911491159116911791189119912091219122912391249125912691279128912991309131913291339134913591369137913891399140914191429143914491459146914791489149915091519152915391549155915691579158915991609161916291639164916591669167916891699170917191729173917491759176917791789179918091819182918391849185918691879188918991909191919291939194919591969197919891999200920192029203920492059206920792089209921092119212921392149215921692179218921992209221922292239224922592269227922892299230923192329233923492359236923792389239924092419242924392449245924692479248924992509251925292539254925592569257925892599260926192629263926492659266926792689269927092719272927392749275927692779278927992809281928292839284928592869287928892899290929192929293929492959296929792989299930093019302930393049305930693079308930993109311931293139314931593169317931893199320932193229323932493259326932793289329933093319332933393349335933693379338933993409341934293439344934593469347934893499350935193529353935493559356935793589359936093619362936393649365936693679368936993709371937293739374937593769377937893799380938193829383938493859386938793889389939093919392939393949395939693979398939994009401940294039404940594069407940894099410941194129413941494159416941794189419942094219422942394249425942694279428942994309431943294339434943594369437943894399440944194429443944494459446944794489449945094519452945394549455945694579458945994609461946294639464946594669467946894699470947194729473947494759476947794789479948094819482948394849485948694879488948994909491949294939494949594969497949894999500950195029503950495059506950795089509951095119512951395149515951695179518951995209521952295239524952595269527952895299530953195329533953495359536953795389539954095419542954395449545954695479548954995509551955295539554955595569557955895599560956195629563956495659566956795689569957095719572957395749575957695779578957995809581958295839584958595869587958895899590959195929593959495959596959795989599960096019602960396049605960696079608960996109611961296139614961596169617961896199620962196229623962496259626962796289629963096319632963396349635963696379638963996409641964296439644964596469647964896499650965196529653965496559656965796589659966096619662966396649665966696679668966996709671967296739674967596769677967896799680968196829683968496859686968796889689969096919692969396949695969696979698969997009701970297039704970597069707970897099710971197129713971497159716971797189719972097219722972397249725972697279728972997309731973297339734973597369737973897399740974197429743974497459746974797489749975097519752975397549755975697579758975997609761976297639764976597669767976897699770977197729773977497759776977797789779978097819782978397849785978697879788978997909791979297939794979597969797979897999800980198029803980498059806980798089809981098119812981398149815981698179818981998209821982298239824982598269827982898299830983198329833983498359836983798389839984098419842984398449845984698479848984998509851985298539854985598569857985898599860986198629863986498659866986798689869987098719872987398749875987698779878987998809881988298839884988598869887988898899890989198929893989498959896
  1. /*
  2. * Copyright (c) 2016-2019 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #include <cdp_txrx_handle.h>
  36. #include <wlan_cfg.h>
  37. #include "cdp_txrx_cmn_struct.h"
  38. #include "cdp_txrx_stats_struct.h"
  39. #include "cdp_txrx_cmn_reg.h"
  40. #include <qdf_util.h>
  41. #include "dp_peer.h"
  42. #include "dp_rx_mon.h"
  43. #include "htt_stats.h"
  44. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  45. #include "cfg_ucfg_api.h"
  46. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  47. #include "cdp_txrx_flow_ctrl_v2.h"
  48. #else
  49. static inline void
  50. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  51. {
  52. return;
  53. }
  54. #endif
  55. #include "dp_ipa.h"
  56. #include "dp_cal_client_api.h"
  57. #ifdef CONFIG_MCL
  58. extern int con_mode_monitor;
  59. #ifndef REMOVE_PKT_LOG
  60. #include <pktlog_ac_api.h>
  61. #include <pktlog_ac.h>
  62. #endif
  63. #endif
  64. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle);
  65. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force);
  66. static struct dp_soc *
  67. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  68. struct ol_if_ops *ol_ops, uint16_t device_id);
  69. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  70. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  71. uint8_t *peer_mac_addr,
  72. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  73. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  74. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  75. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  76. #define DP_INTR_POLL_TIMER_MS 10
  77. /* Generic AST entry aging timer value */
  78. #define DP_AST_AGING_TIMER_DEFAULT_MS 1000
  79. /* WDS AST entry aging timer value */
  80. #define DP_WDS_AST_AGING_TIMER_DEFAULT_MS 120000
  81. #define DP_WDS_AST_AGING_TIMER_CNT \
  82. ((DP_WDS_AST_AGING_TIMER_DEFAULT_MS / DP_AST_AGING_TIMER_DEFAULT_MS) - 1)
  83. #define DP_MCS_LENGTH (6*MAX_MCS)
  84. #define DP_NSS_LENGTH (6*SS_COUNT)
  85. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  86. #define DP_MAX_INT_CONTEXTS_STRING_LENGTH (6 * WLAN_CFG_INT_NUM_CONTEXTS)
  87. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  88. #define DP_MAX_MCS_STRING_LEN 30
  89. #define DP_CURR_FW_STATS_AVAIL 19
  90. #define DP_HTT_DBG_EXT_STATS_MAX 256
  91. #define DP_MAX_SLEEP_TIME 100
  92. #ifndef QCA_WIFI_3_0_EMU
  93. #define SUSPEND_DRAIN_WAIT 500
  94. #else
  95. #define SUSPEND_DRAIN_WAIT 3000
  96. #endif
  97. #ifdef IPA_OFFLOAD
  98. /* Exclude IPA rings from the interrupt context */
  99. #define TX_RING_MASK_VAL 0xb
  100. #define RX_RING_MASK_VAL 0x7
  101. #else
  102. #define TX_RING_MASK_VAL 0xF
  103. #define RX_RING_MASK_VAL 0xF
  104. #endif
  105. #define STR_MAXLEN 64
  106. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  107. /* PPDU stats mask sent to FW to enable enhanced stats */
  108. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  109. /* PPDU stats mask sent to FW to support debug sniffer feature */
  110. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  111. /* PPDU stats mask sent to FW to support BPR feature*/
  112. #define DP_PPDU_STATS_CFG_BPR 0x2000
  113. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  114. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  115. DP_PPDU_STATS_CFG_ENH_STATS)
  116. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  117. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  118. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  119. #define RNG_ERR "SRNG setup failed for"
  120. /**
  121. * default_dscp_tid_map - Default DSCP-TID mapping
  122. *
  123. * DSCP TID
  124. * 000000 0
  125. * 001000 1
  126. * 010000 2
  127. * 011000 3
  128. * 100000 4
  129. * 101000 5
  130. * 110000 6
  131. * 111000 7
  132. */
  133. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  134. 0, 0, 0, 0, 0, 0, 0, 0,
  135. 1, 1, 1, 1, 1, 1, 1, 1,
  136. 2, 2, 2, 2, 2, 2, 2, 2,
  137. 3, 3, 3, 3, 3, 3, 3, 3,
  138. 4, 4, 4, 4, 4, 4, 4, 4,
  139. 5, 5, 5, 5, 5, 5, 5, 5,
  140. 6, 6, 6, 6, 6, 6, 6, 6,
  141. 7, 7, 7, 7, 7, 7, 7, 7,
  142. };
  143. /*
  144. * struct dp_rate_debug
  145. *
  146. * @mcs_type: print string for a given mcs
  147. * @valid: valid mcs rate?
  148. */
  149. struct dp_rate_debug {
  150. char mcs_type[DP_MAX_MCS_STRING_LEN];
  151. uint8_t valid;
  152. };
  153. #define MCS_VALID 1
  154. #define MCS_INVALID 0
  155. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  156. {
  157. {"OFDM 48 Mbps", MCS_VALID},
  158. {"OFDM 24 Mbps", MCS_VALID},
  159. {"OFDM 12 Mbps", MCS_VALID},
  160. {"OFDM 6 Mbps ", MCS_VALID},
  161. {"OFDM 54 Mbps", MCS_VALID},
  162. {"OFDM 36 Mbps", MCS_VALID},
  163. {"OFDM 18 Mbps", MCS_VALID},
  164. {"OFDM 9 Mbps ", MCS_VALID},
  165. {"INVALID ", MCS_INVALID},
  166. {"INVALID ", MCS_INVALID},
  167. {"INVALID ", MCS_INVALID},
  168. {"INVALID ", MCS_INVALID},
  169. {"INVALID ", MCS_VALID},
  170. },
  171. {
  172. {"CCK 11 Mbps Long ", MCS_VALID},
  173. {"CCK 5.5 Mbps Long ", MCS_VALID},
  174. {"CCK 2 Mbps Long ", MCS_VALID},
  175. {"CCK 1 Mbps Long ", MCS_VALID},
  176. {"CCK 11 Mbps Short ", MCS_VALID},
  177. {"CCK 5.5 Mbps Short", MCS_VALID},
  178. {"CCK 2 Mbps Short ", MCS_VALID},
  179. {"INVALID ", MCS_INVALID},
  180. {"INVALID ", MCS_INVALID},
  181. {"INVALID ", MCS_INVALID},
  182. {"INVALID ", MCS_INVALID},
  183. {"INVALID ", MCS_INVALID},
  184. {"INVALID ", MCS_VALID},
  185. },
  186. {
  187. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  188. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  189. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  190. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  191. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  192. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  193. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  194. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  195. {"INVALID ", MCS_INVALID},
  196. {"INVALID ", MCS_INVALID},
  197. {"INVALID ", MCS_INVALID},
  198. {"INVALID ", MCS_INVALID},
  199. {"INVALID ", MCS_VALID},
  200. },
  201. {
  202. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  203. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  204. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  205. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  206. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  207. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  208. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  209. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  210. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  211. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  212. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  213. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  214. {"INVALID ", MCS_VALID},
  215. },
  216. {
  217. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  218. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  219. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  220. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  221. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  222. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  223. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  224. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  225. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  226. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  227. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  228. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  229. {"INVALID ", MCS_VALID},
  230. }
  231. };
  232. /**
  233. * dp_cpu_ring_map_type - dp tx cpu ring map
  234. * @DP_NSS_DEFAULT_MAP: Default mode with no NSS offloaded
  235. * @DP_NSS_FIRST_RADIO_OFFLOADED_MAP: Only First Radio is offloaded
  236. * @DP_NSS_SECOND_RADIO_OFFLOADED_MAP: Only second radio is offloaded
  237. * @DP_NSS_DBDC_OFFLOADED_MAP: Both radios are offloaded
  238. * @DP_NSS_DBTC_OFFLOADED_MAP: All three radios are offloaded
  239. * @DP_NSS_CPU_RING_MAP_MAX: Max cpu ring map val
  240. */
  241. enum dp_cpu_ring_map_types {
  242. DP_NSS_DEFAULT_MAP,
  243. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  244. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  245. DP_NSS_DBDC_OFFLOADED_MAP,
  246. DP_NSS_DBTC_OFFLOADED_MAP,
  247. DP_NSS_CPU_RING_MAP_MAX
  248. };
  249. /**
  250. * @brief Cpu to tx ring map
  251. */
  252. #ifdef CONFIG_WIN
  253. static uint8_t
  254. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  255. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  256. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  257. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  258. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  259. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  260. };
  261. #else
  262. static uint8_t
  263. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  264. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  265. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  266. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  267. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  268. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  269. };
  270. #endif
  271. /**
  272. * @brief Select the type of statistics
  273. */
  274. enum dp_stats_type {
  275. STATS_FW = 0,
  276. STATS_HOST = 1,
  277. STATS_TYPE_MAX = 2,
  278. };
  279. /**
  280. * @brief General Firmware statistics options
  281. *
  282. */
  283. enum dp_fw_stats {
  284. TXRX_FW_STATS_INVALID = -1,
  285. };
  286. /**
  287. * dp_stats_mapping_table - Firmware and Host statistics
  288. * currently supported
  289. */
  290. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  291. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  292. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  293. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  294. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  295. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  296. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  297. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  298. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  299. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  300. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  301. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  302. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  303. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  304. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  305. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  306. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  307. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  308. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  309. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  310. /* Last ENUM for HTT FW STATS */
  311. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  312. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  313. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  314. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  315. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  316. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  317. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  318. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  319. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  320. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  321. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  322. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  323. };
  324. /* MCL specific functions */
  325. #ifdef CONFIG_MCL
  326. /**
  327. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  328. * @soc: pointer to dp_soc handle
  329. * @intr_ctx_num: interrupt context number for which mon mask is needed
  330. *
  331. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  332. * This function is returning 0, since in interrupt mode(softirq based RX),
  333. * we donot want to process monitor mode rings in a softirq.
  334. *
  335. * So, in case packet log is enabled for SAP/STA/P2P modes,
  336. * regular interrupt processing will not process monitor mode rings. It would be
  337. * done in a separate timer context.
  338. *
  339. * Return: 0
  340. */
  341. static inline
  342. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  343. {
  344. return 0;
  345. }
  346. /*
  347. * dp_service_mon_rings()- timer to reap monitor rings
  348. * reqd as we are not getting ppdu end interrupts
  349. * @arg: SoC Handle
  350. *
  351. * Return:
  352. *
  353. */
  354. static void dp_service_mon_rings(void *arg)
  355. {
  356. struct dp_soc *soc = (struct dp_soc *)arg;
  357. int ring = 0, work_done, mac_id;
  358. struct dp_pdev *pdev = NULL;
  359. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  360. pdev = soc->pdev_list[ring];
  361. if (!pdev)
  362. continue;
  363. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  364. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  365. pdev->pdev_id);
  366. work_done = dp_mon_process(soc, mac_for_pdev,
  367. QCA_NAPI_BUDGET);
  368. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  369. FL("Reaped %d descs from Monitor rings"),
  370. work_done);
  371. }
  372. }
  373. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  374. }
  375. #ifndef REMOVE_PKT_LOG
  376. /**
  377. * dp_pkt_log_init() - API to initialize packet log
  378. * @ppdev: physical device handle
  379. * @scn: HIF context
  380. *
  381. * Return: none
  382. */
  383. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  384. {
  385. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  386. if (handle->pkt_log_init) {
  387. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  388. "%s: Packet log not initialized", __func__);
  389. return;
  390. }
  391. pktlog_sethandle(&handle->pl_dev, scn);
  392. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  393. if (pktlogmod_init(scn)) {
  394. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  395. "%s: pktlogmod_init failed", __func__);
  396. handle->pkt_log_init = false;
  397. } else {
  398. handle->pkt_log_init = true;
  399. }
  400. }
  401. /**
  402. * dp_pkt_log_con_service() - connect packet log service
  403. * @ppdev: physical device handle
  404. * @scn: device context
  405. *
  406. * Return: none
  407. */
  408. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  409. {
  410. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  411. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  412. pktlog_htc_attach();
  413. }
  414. /**
  415. * dp_get_num_rx_contexts() - get number of RX contexts
  416. * @soc_hdl: cdp opaque soc handle
  417. *
  418. * Return: number of RX contexts
  419. */
  420. static int dp_get_num_rx_contexts(struct cdp_soc_t *soc_hdl)
  421. {
  422. int i;
  423. int num_rx_contexts = 0;
  424. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  425. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  426. if (wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i))
  427. num_rx_contexts++;
  428. return num_rx_contexts;
  429. }
  430. /**
  431. * dp_pktlogmod_exit() - API to cleanup pktlog info
  432. * @handle: Pdev handle
  433. *
  434. * Return: none
  435. */
  436. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  437. {
  438. void *scn = (void *)handle->soc->hif_handle;
  439. if (!scn) {
  440. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  441. "%s: Invalid hif(scn) handle", __func__);
  442. return;
  443. }
  444. pktlogmod_exit(scn);
  445. handle->pkt_log_init = false;
  446. }
  447. #endif
  448. #else
  449. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  450. /**
  451. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  452. * @soc: pointer to dp_soc handle
  453. * @intr_ctx_num: interrupt context number for which mon mask is needed
  454. *
  455. * Return: mon mask value
  456. */
  457. static inline
  458. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  459. {
  460. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  461. }
  462. #endif
  463. /**
  464. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  465. * @cdp_opaque_vdev: pointer to cdp_vdev
  466. *
  467. * Return: pointer to dp_vdev
  468. */
  469. static
  470. struct dp_vdev *dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  471. {
  472. return (struct dp_vdev *)cdp_opaque_vdev;
  473. }
  474. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  475. struct cdp_peer *peer_hdl,
  476. uint8_t *mac_addr,
  477. enum cdp_txrx_ast_entry_type type,
  478. uint32_t flags)
  479. {
  480. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  481. (struct dp_peer *)peer_hdl,
  482. mac_addr,
  483. type,
  484. flags);
  485. }
  486. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  487. struct cdp_peer *peer_hdl,
  488. uint8_t *wds_macaddr,
  489. uint32_t flags)
  490. {
  491. int status = -1;
  492. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  493. struct dp_ast_entry *ast_entry = NULL;
  494. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  495. qdf_spin_lock_bh(&soc->ast_lock);
  496. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  497. peer->vdev->pdev->pdev_id);
  498. if (ast_entry) {
  499. status = dp_peer_update_ast(soc,
  500. peer,
  501. ast_entry, flags);
  502. }
  503. qdf_spin_unlock_bh(&soc->ast_lock);
  504. return status;
  505. }
  506. /*
  507. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  508. * @soc_handle: Datapath SOC handle
  509. * @wds_macaddr: WDS entry MAC Address
  510. * Return: None
  511. */
  512. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  513. uint8_t *wds_macaddr, void *vdev_handle)
  514. {
  515. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  516. struct dp_ast_entry *ast_entry = NULL;
  517. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  518. qdf_spin_lock_bh(&soc->ast_lock);
  519. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  520. vdev->pdev->pdev_id);
  521. if (ast_entry) {
  522. if ((ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) &&
  523. (ast_entry->type != CDP_TXRX_AST_TYPE_SELF) &&
  524. (ast_entry->type != CDP_TXRX_AST_TYPE_STA_BSS)) {
  525. ast_entry->is_active = TRUE;
  526. }
  527. }
  528. qdf_spin_unlock_bh(&soc->ast_lock);
  529. }
  530. /*
  531. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  532. * @soc: Datapath SOC handle
  533. *
  534. * Return: None
  535. */
  536. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  537. void *vdev_hdl)
  538. {
  539. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  540. struct dp_pdev *pdev;
  541. struct dp_vdev *vdev;
  542. struct dp_peer *peer;
  543. struct dp_ast_entry *ase, *temp_ase;
  544. int i;
  545. qdf_spin_lock_bh(&soc->ast_lock);
  546. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  547. pdev = soc->pdev_list[i];
  548. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  549. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  550. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  551. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  552. if ((ase->type ==
  553. CDP_TXRX_AST_TYPE_STATIC) ||
  554. (ase->type ==
  555. CDP_TXRX_AST_TYPE_SELF) ||
  556. (ase->type ==
  557. CDP_TXRX_AST_TYPE_STA_BSS))
  558. continue;
  559. ase->is_active = TRUE;
  560. }
  561. }
  562. }
  563. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  564. }
  565. qdf_spin_unlock_bh(&soc->ast_lock);
  566. }
  567. /*
  568. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  569. * @soc: Datapath SOC handle
  570. *
  571. * Return: None
  572. */
  573. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  574. {
  575. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  576. struct dp_pdev *pdev;
  577. struct dp_vdev *vdev;
  578. struct dp_peer *peer;
  579. struct dp_ast_entry *ase, *temp_ase;
  580. int i;
  581. qdf_spin_lock_bh(&soc->ast_lock);
  582. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  583. pdev = soc->pdev_list[i];
  584. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  585. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  586. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  587. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  588. if ((ase->type ==
  589. CDP_TXRX_AST_TYPE_STATIC) ||
  590. (ase->type ==
  591. CDP_TXRX_AST_TYPE_SELF) ||
  592. (ase->type ==
  593. CDP_TXRX_AST_TYPE_STA_BSS))
  594. continue;
  595. dp_peer_del_ast(soc, ase);
  596. }
  597. }
  598. }
  599. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  600. }
  601. qdf_spin_unlock_bh(&soc->ast_lock);
  602. }
  603. /**
  604. * dp_peer_get_ast_info_by_soc_wifi3() - search the soc AST hash table
  605. * and return ast entry information
  606. * of first ast entry found in the
  607. * table with given mac address
  608. *
  609. * @soc : data path soc handle
  610. * @ast_mac_addr : AST entry mac address
  611. * @ast_entry_info : ast entry information
  612. *
  613. * return : true if ast entry found with ast_mac_addr
  614. * false if ast entry not found
  615. */
  616. static bool dp_peer_get_ast_info_by_soc_wifi3
  617. (struct cdp_soc_t *soc_hdl,
  618. uint8_t *ast_mac_addr,
  619. struct cdp_ast_entry_info *ast_entry_info)
  620. {
  621. struct dp_ast_entry *ast_entry;
  622. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  623. qdf_spin_lock_bh(&soc->ast_lock);
  624. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  625. if (ast_entry && !ast_entry->delete_in_progress) {
  626. ast_entry_info->type = ast_entry->type;
  627. ast_entry_info->pdev_id = ast_entry->pdev_id;
  628. ast_entry_info->vdev_id = ast_entry->vdev_id;
  629. ast_entry_info->peer_id = ast_entry->peer->peer_ids[0];
  630. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  631. &ast_entry->peer->mac_addr.raw[0],
  632. DP_MAC_ADDR_LEN);
  633. qdf_spin_unlock_bh(&soc->ast_lock);
  634. return true;
  635. }
  636. qdf_spin_unlock_bh(&soc->ast_lock);
  637. return false;
  638. }
  639. /**
  640. * dp_peer_get_ast_info_by_pdevid_wifi3() - search the soc AST hash table
  641. * and return ast entry information
  642. * if mac address and pdev_id matches
  643. *
  644. * @soc : data path soc handle
  645. * @ast_mac_addr : AST entry mac address
  646. * @pdev_id : pdev_id
  647. * @ast_entry_info : ast entry information
  648. *
  649. * return : true if ast entry found with ast_mac_addr
  650. * false if ast entry not found
  651. */
  652. static bool dp_peer_get_ast_info_by_pdevid_wifi3
  653. (struct cdp_soc_t *soc_hdl,
  654. uint8_t *ast_mac_addr,
  655. uint8_t pdev_id,
  656. struct cdp_ast_entry_info *ast_entry_info)
  657. {
  658. struct dp_ast_entry *ast_entry;
  659. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  660. qdf_spin_lock_bh(&soc->ast_lock);
  661. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr, pdev_id);
  662. if (ast_entry && !ast_entry->delete_in_progress) {
  663. ast_entry_info->type = ast_entry->type;
  664. ast_entry_info->pdev_id = ast_entry->pdev_id;
  665. ast_entry_info->vdev_id = ast_entry->vdev_id;
  666. ast_entry_info->peer_id = ast_entry->peer->peer_ids[0];
  667. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  668. &ast_entry->peer->mac_addr.raw[0],
  669. DP_MAC_ADDR_LEN);
  670. qdf_spin_unlock_bh(&soc->ast_lock);
  671. return true;
  672. }
  673. qdf_spin_unlock_bh(&soc->ast_lock);
  674. return false;
  675. }
  676. /**
  677. * dp_peer_ast_entry_del_by_soc() - delete the ast entry from soc AST hash table
  678. * with given mac address
  679. *
  680. * @soc : data path soc handle
  681. * @ast_mac_addr : AST entry mac address
  682. * @callback : callback function to called on ast delete response from FW
  683. * @cookie : argument to be passed to callback
  684. *
  685. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  686. * is sent
  687. * QDF_STATUS_E_INVAL false if ast entry not found
  688. */
  689. static QDF_STATUS dp_peer_ast_entry_del_by_soc(struct cdp_soc_t *soc_handle,
  690. uint8_t *mac_addr,
  691. txrx_ast_free_cb callback,
  692. void *cookie)
  693. {
  694. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  695. struct dp_ast_entry *ast_entry;
  696. txrx_ast_free_cb cb = NULL;
  697. void *arg = NULL;
  698. qdf_spin_lock_bh(&soc->ast_lock);
  699. ast_entry = dp_peer_ast_hash_find_soc(soc, mac_addr);
  700. if (!ast_entry) {
  701. qdf_spin_unlock_bh(&soc->ast_lock);
  702. return -QDF_STATUS_E_INVAL;
  703. }
  704. if (ast_entry->callback) {
  705. cb = ast_entry->callback;
  706. arg = ast_entry->cookie;
  707. }
  708. ast_entry->callback = callback;
  709. ast_entry->cookie = cookie;
  710. /*
  711. * if delete_in_progress is set AST delete is sent to target
  712. * and host is waiting for response should not send delete
  713. * again
  714. */
  715. if (!ast_entry->delete_in_progress)
  716. dp_peer_del_ast(soc, ast_entry);
  717. qdf_spin_unlock_bh(&soc->ast_lock);
  718. if (cb) {
  719. cb(soc->ctrl_psoc,
  720. soc,
  721. arg,
  722. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  723. }
  724. return QDF_STATUS_SUCCESS;
  725. }
  726. /**
  727. * dp_peer_ast_entry_del_by_pdev() - delete the ast entry from soc AST hash
  728. * table if mac address and pdev_id matches
  729. *
  730. * @soc : data path soc handle
  731. * @ast_mac_addr : AST entry mac address
  732. * @pdev_id : pdev id
  733. * @callback : callback function to called on ast delete response from FW
  734. * @cookie : argument to be passed to callback
  735. *
  736. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  737. * is sent
  738. * QDF_STATUS_E_INVAL false if ast entry not found
  739. */
  740. static QDF_STATUS dp_peer_ast_entry_del_by_pdev(struct cdp_soc_t *soc_handle,
  741. uint8_t *mac_addr,
  742. uint8_t pdev_id,
  743. txrx_ast_free_cb callback,
  744. void *cookie)
  745. {
  746. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  747. struct dp_ast_entry *ast_entry;
  748. txrx_ast_free_cb cb = NULL;
  749. void *arg = NULL;
  750. qdf_spin_lock_bh(&soc->ast_lock);
  751. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, mac_addr, pdev_id);
  752. if (!ast_entry) {
  753. qdf_spin_unlock_bh(&soc->ast_lock);
  754. return -QDF_STATUS_E_INVAL;
  755. }
  756. if (ast_entry->callback) {
  757. cb = ast_entry->callback;
  758. arg = ast_entry->cookie;
  759. }
  760. ast_entry->callback = callback;
  761. ast_entry->cookie = cookie;
  762. /*
  763. * if delete_in_progress is set AST delete is sent to target
  764. * and host is waiting for response should not sent delete
  765. * again
  766. */
  767. if (!ast_entry->delete_in_progress)
  768. dp_peer_del_ast(soc, ast_entry);
  769. qdf_spin_unlock_bh(&soc->ast_lock);
  770. if (cb) {
  771. cb(soc->ctrl_psoc,
  772. soc,
  773. arg,
  774. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  775. }
  776. return QDF_STATUS_SUCCESS;
  777. }
  778. /**
  779. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  780. * @ring_num: ring num of the ring being queried
  781. * @grp_mask: the grp_mask array for the ring type in question.
  782. *
  783. * The grp_mask array is indexed by group number and the bit fields correspond
  784. * to ring numbers. We are finding which interrupt group a ring belongs to.
  785. *
  786. * Return: the index in the grp_mask array with the ring number.
  787. * -QDF_STATUS_E_NOENT if no entry is found
  788. */
  789. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  790. {
  791. int ext_group_num;
  792. int mask = 1 << ring_num;
  793. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  794. ext_group_num++) {
  795. if (mask & grp_mask[ext_group_num])
  796. return ext_group_num;
  797. }
  798. return -QDF_STATUS_E_NOENT;
  799. }
  800. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  801. enum hal_ring_type ring_type,
  802. int ring_num)
  803. {
  804. int *grp_mask;
  805. switch (ring_type) {
  806. case WBM2SW_RELEASE:
  807. /* dp_tx_comp_handler - soc->tx_comp_ring */
  808. if (ring_num < 3)
  809. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  810. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  811. else if (ring_num == 3) {
  812. /* sw treats this as a separate ring type */
  813. grp_mask = &soc->wlan_cfg_ctx->
  814. int_rx_wbm_rel_ring_mask[0];
  815. ring_num = 0;
  816. } else {
  817. qdf_assert(0);
  818. return -QDF_STATUS_E_NOENT;
  819. }
  820. break;
  821. case REO_EXCEPTION:
  822. /* dp_rx_err_process - &soc->reo_exception_ring */
  823. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  824. break;
  825. case REO_DST:
  826. /* dp_rx_process - soc->reo_dest_ring */
  827. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  828. break;
  829. case REO_STATUS:
  830. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  831. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  832. break;
  833. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  834. case RXDMA_MONITOR_STATUS:
  835. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  836. case RXDMA_MONITOR_DST:
  837. /* dp_mon_process */
  838. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  839. break;
  840. case RXDMA_DST:
  841. /* dp_rxdma_err_process */
  842. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  843. break;
  844. case RXDMA_BUF:
  845. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  846. break;
  847. case RXDMA_MONITOR_BUF:
  848. /* TODO: support low_thresh interrupt */
  849. return -QDF_STATUS_E_NOENT;
  850. break;
  851. case TCL_DATA:
  852. case TCL_CMD:
  853. case REO_CMD:
  854. case SW2WBM_RELEASE:
  855. case WBM_IDLE_LINK:
  856. /* normally empty SW_TO_HW rings */
  857. return -QDF_STATUS_E_NOENT;
  858. break;
  859. case TCL_STATUS:
  860. case REO_REINJECT:
  861. /* misc unused rings */
  862. return -QDF_STATUS_E_NOENT;
  863. break;
  864. case CE_SRC:
  865. case CE_DST:
  866. case CE_DST_STATUS:
  867. /* CE_rings - currently handled by hif */
  868. default:
  869. return -QDF_STATUS_E_NOENT;
  870. break;
  871. }
  872. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  873. }
  874. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  875. *ring_params, int ring_type, int ring_num)
  876. {
  877. int msi_group_number;
  878. int msi_data_count;
  879. int ret;
  880. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  881. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  882. &msi_data_count, &msi_data_start,
  883. &msi_irq_start);
  884. if (ret)
  885. return;
  886. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  887. ring_num);
  888. if (msi_group_number < 0) {
  889. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  890. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  891. ring_type, ring_num);
  892. ring_params->msi_addr = 0;
  893. ring_params->msi_data = 0;
  894. return;
  895. }
  896. if (msi_group_number > msi_data_count) {
  897. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  898. FL("2 msi_groups will share an msi; msi_group_num %d"),
  899. msi_group_number);
  900. QDF_ASSERT(0);
  901. }
  902. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  903. ring_params->msi_addr = addr_low;
  904. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  905. ring_params->msi_data = (msi_group_number % msi_data_count)
  906. + msi_data_start;
  907. ring_params->flags |= HAL_SRNG_MSI_INTR;
  908. }
  909. /**
  910. * dp_print_ast_stats() - Dump AST table contents
  911. * @soc: Datapath soc handle
  912. *
  913. * return void
  914. */
  915. #ifdef FEATURE_AST
  916. void dp_print_ast_stats(struct dp_soc *soc)
  917. {
  918. uint8_t i;
  919. uint8_t num_entries = 0;
  920. struct dp_vdev *vdev;
  921. struct dp_pdev *pdev;
  922. struct dp_peer *peer;
  923. struct dp_ast_entry *ase, *tmp_ase;
  924. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  925. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS",
  926. "DA", "HMWDS_SEC"};
  927. DP_PRINT_STATS("AST Stats:");
  928. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  929. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  930. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  931. DP_PRINT_STATS("AST Table:");
  932. qdf_spin_lock_bh(&soc->ast_lock);
  933. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  934. pdev = soc->pdev_list[i];
  935. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  936. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  937. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  938. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  939. DP_PRINT_STATS("%6d mac_addr = %pM"
  940. " peer_mac_addr = %pM"
  941. " peer_id = %u"
  942. " type = %s"
  943. " next_hop = %d"
  944. " is_active = %d"
  945. " is_bss = %d"
  946. " ast_idx = %d"
  947. " ast_hash = %d"
  948. " delete_in_progress = %d"
  949. " pdev_id = %d"
  950. " vdev_id = %d",
  951. ++num_entries,
  952. ase->mac_addr.raw,
  953. ase->peer->mac_addr.raw,
  954. ase->peer->peer_ids[0],
  955. type[ase->type],
  956. ase->next_hop,
  957. ase->is_active,
  958. ase->is_bss,
  959. ase->ast_idx,
  960. ase->ast_hash_value,
  961. ase->delete_in_progress,
  962. ase->pdev_id,
  963. ase->vdev_id);
  964. }
  965. }
  966. }
  967. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  968. }
  969. qdf_spin_unlock_bh(&soc->ast_lock);
  970. }
  971. #else
  972. void dp_print_ast_stats(struct dp_soc *soc)
  973. {
  974. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  975. return;
  976. }
  977. #endif
  978. /**
  979. * dp_print_peer_table() - Dump all Peer stats
  980. * @vdev: Datapath Vdev handle
  981. *
  982. * return void
  983. */
  984. static void dp_print_peer_table(struct dp_vdev *vdev)
  985. {
  986. struct dp_peer *peer = NULL;
  987. DP_PRINT_STATS("Dumping Peer Table Stats:");
  988. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  989. if (!peer) {
  990. DP_PRINT_STATS("Invalid Peer");
  991. return;
  992. }
  993. DP_PRINT_STATS(" peer_mac_addr = %pM"
  994. " nawds_enabled = %d"
  995. " bss_peer = %d"
  996. " wapi = %d"
  997. " wds_enabled = %d"
  998. " delete in progress = %d"
  999. " peer id = %d",
  1000. peer->mac_addr.raw,
  1001. peer->nawds_enabled,
  1002. peer->bss_peer,
  1003. peer->wapi,
  1004. peer->wds_enabled,
  1005. peer->delete_in_progress,
  1006. peer->peer_ids[0]);
  1007. }
  1008. }
  1009. /*
  1010. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  1011. */
  1012. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  1013. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  1014. {
  1015. void *hal_soc = soc->hal_soc;
  1016. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  1017. /* TODO: See if we should get align size from hal */
  1018. uint32_t ring_base_align = 8;
  1019. struct hal_srng_params ring_params;
  1020. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  1021. /* TODO: Currently hal layer takes care of endianness related settings.
  1022. * See if these settings need to passed from DP layer
  1023. */
  1024. ring_params.flags = 0;
  1025. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  1026. srng->hal_srng = NULL;
  1027. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  1028. srng->num_entries = num_entries;
  1029. if (!soc->dp_soc_reinit) {
  1030. srng->base_vaddr_unaligned =
  1031. qdf_mem_alloc_consistent(soc->osdev,
  1032. soc->osdev->dev,
  1033. srng->alloc_size,
  1034. &srng->base_paddr_unaligned);
  1035. }
  1036. if (!srng->base_vaddr_unaligned) {
  1037. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1038. FL("alloc failed - ring_type: %d, ring_num %d"),
  1039. ring_type, ring_num);
  1040. return QDF_STATUS_E_NOMEM;
  1041. }
  1042. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  1043. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  1044. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  1045. ((unsigned long)(ring_params.ring_base_vaddr) -
  1046. (unsigned long)srng->base_vaddr_unaligned);
  1047. ring_params.num_entries = num_entries;
  1048. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  1049. FL("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u"),
  1050. ring_type, ring_num, (void *)ring_params.ring_base_vaddr,
  1051. (void *)ring_params.ring_base_paddr, ring_params.num_entries);
  1052. if (soc->intr_mode == DP_INTR_MSI) {
  1053. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  1054. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1055. FL("Using MSI for ring_type: %d, ring_num %d"),
  1056. ring_type, ring_num);
  1057. } else {
  1058. ring_params.msi_data = 0;
  1059. ring_params.msi_addr = 0;
  1060. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1061. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  1062. ring_type, ring_num);
  1063. }
  1064. /*
  1065. * Setup interrupt timer and batch counter thresholds for
  1066. * interrupt mitigation based on ring type
  1067. */
  1068. if (ring_type == REO_DST) {
  1069. ring_params.intr_timer_thres_us =
  1070. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1071. ring_params.intr_batch_cntr_thres_entries =
  1072. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  1073. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  1074. ring_params.intr_timer_thres_us =
  1075. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  1076. ring_params.intr_batch_cntr_thres_entries =
  1077. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  1078. } else {
  1079. ring_params.intr_timer_thres_us =
  1080. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1081. ring_params.intr_batch_cntr_thres_entries =
  1082. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1083. }
  1084. /* Enable low threshold interrupts for rx buffer rings (regular and
  1085. * monitor buffer rings.
  1086. * TODO: See if this is required for any other ring
  1087. */
  1088. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  1089. (ring_type == RXDMA_MONITOR_STATUS)) {
  1090. /* TODO: Setting low threshold to 1/8th of ring size
  1091. * see if this needs to be configurable
  1092. */
  1093. ring_params.low_threshold = num_entries >> 3;
  1094. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1095. ring_params.intr_timer_thres_us =
  1096. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1097. ring_params.intr_batch_cntr_thres_entries = 0;
  1098. }
  1099. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  1100. mac_id, &ring_params);
  1101. if (!srng->hal_srng) {
  1102. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1103. srng->alloc_size,
  1104. srng->base_vaddr_unaligned,
  1105. srng->base_paddr_unaligned, 0);
  1106. }
  1107. return 0;
  1108. }
  1109. /*
  1110. * dp_srng_deinit() - Internal function to deinit SRNG rings used by data path
  1111. * @soc: DP SOC handle
  1112. * @srng: source ring structure
  1113. * @ring_type: type of ring
  1114. * @ring_num: ring number
  1115. *
  1116. * Return: None
  1117. */
  1118. static void dp_srng_deinit(struct dp_soc *soc, struct dp_srng *srng,
  1119. int ring_type, int ring_num)
  1120. {
  1121. if (!srng->hal_srng) {
  1122. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1123. FL("Ring type: %d, num:%d not setup"),
  1124. ring_type, ring_num);
  1125. return;
  1126. }
  1127. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1128. srng->hal_srng = NULL;
  1129. }
  1130. /**
  1131. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  1132. * Any buffers allocated and attached to ring entries are expected to be freed
  1133. * before calling this function.
  1134. */
  1135. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  1136. int ring_type, int ring_num)
  1137. {
  1138. if (!soc->dp_soc_reinit) {
  1139. if (!srng->hal_srng && (srng->alloc_size == 0)) {
  1140. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1141. FL("Ring type: %d, num:%d not setup"),
  1142. ring_type, ring_num);
  1143. return;
  1144. }
  1145. if (srng->hal_srng) {
  1146. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1147. srng->hal_srng = NULL;
  1148. }
  1149. }
  1150. if (srng->alloc_size) {
  1151. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1152. srng->alloc_size,
  1153. srng->base_vaddr_unaligned,
  1154. srng->base_paddr_unaligned, 0);
  1155. srng->alloc_size = 0;
  1156. }
  1157. }
  1158. /* TODO: Need this interface from HIF */
  1159. void *hif_get_hal_handle(void *hif_handle);
  1160. /*
  1161. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  1162. * @dp_ctx: DP SOC handle
  1163. * @budget: Number of frames/descriptors that can be processed in one shot
  1164. *
  1165. * Return: remaining budget/quota for the soc device
  1166. */
  1167. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  1168. {
  1169. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1170. struct dp_soc *soc = int_ctx->soc;
  1171. int ring = 0;
  1172. uint32_t work_done = 0;
  1173. int budget = dp_budget;
  1174. uint8_t tx_mask = int_ctx->tx_ring_mask;
  1175. uint8_t rx_mask = int_ctx->rx_ring_mask;
  1176. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  1177. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  1178. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  1179. uint32_t remaining_quota = dp_budget;
  1180. struct dp_pdev *pdev = NULL;
  1181. int mac_id;
  1182. /* Process Tx completion interrupts first to return back buffers */
  1183. while (tx_mask) {
  1184. if (tx_mask & 0x1) {
  1185. work_done = dp_tx_comp_handler(soc,
  1186. soc->tx_comp_ring[ring].hal_srng,
  1187. remaining_quota);
  1188. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1189. "tx mask 0x%x ring %d, budget %d, work_done %d",
  1190. tx_mask, ring, budget, work_done);
  1191. budget -= work_done;
  1192. if (budget <= 0)
  1193. goto budget_done;
  1194. remaining_quota = budget;
  1195. }
  1196. tx_mask = tx_mask >> 1;
  1197. ring++;
  1198. }
  1199. /* Process REO Exception ring interrupt */
  1200. if (rx_err_mask) {
  1201. work_done = dp_rx_err_process(soc,
  1202. soc->reo_exception_ring.hal_srng,
  1203. remaining_quota);
  1204. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1205. "REO Exception Ring: work_done %d budget %d",
  1206. work_done, budget);
  1207. budget -= work_done;
  1208. if (budget <= 0) {
  1209. goto budget_done;
  1210. }
  1211. remaining_quota = budget;
  1212. }
  1213. /* Process Rx WBM release ring interrupt */
  1214. if (rx_wbm_rel_mask) {
  1215. work_done = dp_rx_wbm_err_process(soc,
  1216. soc->rx_rel_ring.hal_srng, remaining_quota);
  1217. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1218. "WBM Release Ring: work_done %d budget %d",
  1219. work_done, budget);
  1220. budget -= work_done;
  1221. if (budget <= 0) {
  1222. goto budget_done;
  1223. }
  1224. remaining_quota = budget;
  1225. }
  1226. /* Process Rx interrupts */
  1227. if (rx_mask) {
  1228. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1229. if (rx_mask & (1 << ring)) {
  1230. work_done = dp_rx_process(int_ctx,
  1231. soc->reo_dest_ring[ring].hal_srng,
  1232. ring,
  1233. remaining_quota);
  1234. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1235. "rx mask 0x%x ring %d, work_done %d budget %d",
  1236. rx_mask, ring, work_done, budget);
  1237. budget -= work_done;
  1238. if (budget <= 0)
  1239. goto budget_done;
  1240. remaining_quota = budget;
  1241. }
  1242. }
  1243. }
  1244. if (reo_status_mask)
  1245. dp_reo_status_ring_handler(soc);
  1246. /* Process LMAC interrupts */
  1247. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1248. pdev = soc->pdev_list[ring];
  1249. if (pdev == NULL)
  1250. continue;
  1251. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1252. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1253. pdev->pdev_id);
  1254. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1255. work_done = dp_mon_process(soc, mac_for_pdev,
  1256. remaining_quota);
  1257. budget -= work_done;
  1258. if (budget <= 0)
  1259. goto budget_done;
  1260. remaining_quota = budget;
  1261. }
  1262. if (int_ctx->rxdma2host_ring_mask &
  1263. (1 << mac_for_pdev)) {
  1264. work_done = dp_rxdma_err_process(soc,
  1265. mac_for_pdev,
  1266. remaining_quota);
  1267. budget -= work_done;
  1268. if (budget <= 0)
  1269. goto budget_done;
  1270. remaining_quota = budget;
  1271. }
  1272. if (int_ctx->host2rxdma_ring_mask &
  1273. (1 << mac_for_pdev)) {
  1274. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1275. union dp_rx_desc_list_elem_t *tail = NULL;
  1276. struct dp_srng *rx_refill_buf_ring =
  1277. &pdev->rx_refill_buf_ring;
  1278. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1279. 1);
  1280. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1281. rx_refill_buf_ring,
  1282. &soc->rx_desc_buf[mac_for_pdev], 0,
  1283. &desc_list, &tail);
  1284. }
  1285. }
  1286. }
  1287. qdf_lro_flush(int_ctx->lro_ctx);
  1288. budget_done:
  1289. return dp_budget - budget;
  1290. }
  1291. /* dp_interrupt_timer()- timer poll for interrupts
  1292. *
  1293. * @arg: SoC Handle
  1294. *
  1295. * Return:
  1296. *
  1297. */
  1298. static void dp_interrupt_timer(void *arg)
  1299. {
  1300. struct dp_soc *soc = (struct dp_soc *) arg;
  1301. int i;
  1302. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1303. for (i = 0;
  1304. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1305. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1306. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1307. }
  1308. }
  1309. /*
  1310. * dp_soc_attach_poll() - Register handlers for DP interrupts
  1311. * @txrx_soc: DP SOC handle
  1312. *
  1313. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1314. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1315. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1316. *
  1317. * Return: 0 for success, nonzero for failure.
  1318. */
  1319. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1320. {
  1321. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1322. int i;
  1323. soc->intr_mode = DP_INTR_POLL;
  1324. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1325. soc->intr_ctx[i].dp_intr_id = i;
  1326. soc->intr_ctx[i].tx_ring_mask =
  1327. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1328. soc->intr_ctx[i].rx_ring_mask =
  1329. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1330. soc->intr_ctx[i].rx_mon_ring_mask =
  1331. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1332. soc->intr_ctx[i].rx_err_ring_mask =
  1333. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1334. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1335. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1336. soc->intr_ctx[i].reo_status_ring_mask =
  1337. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1338. soc->intr_ctx[i].rxdma2host_ring_mask =
  1339. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1340. soc->intr_ctx[i].soc = soc;
  1341. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1342. }
  1343. qdf_timer_init(soc->osdev, &soc->int_timer,
  1344. dp_interrupt_timer, (void *)soc,
  1345. QDF_TIMER_TYPE_WAKE_APPS);
  1346. return QDF_STATUS_SUCCESS;
  1347. }
  1348. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1349. #if defined(CONFIG_MCL)
  1350. /*
  1351. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1352. * @txrx_soc: DP SOC handle
  1353. *
  1354. * Call the appropriate attach function based on the mode of operation.
  1355. * This is a WAR for enabling monitor mode.
  1356. *
  1357. * Return: 0 for success. nonzero for failure.
  1358. */
  1359. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1360. {
  1361. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1362. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1363. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1364. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1365. "%s: Poll mode", __func__);
  1366. return dp_soc_attach_poll(txrx_soc);
  1367. } else {
  1368. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1369. "%s: Interrupt mode", __func__);
  1370. return dp_soc_interrupt_attach(txrx_soc);
  1371. }
  1372. }
  1373. #else
  1374. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1375. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1376. {
  1377. return dp_soc_attach_poll(txrx_soc);
  1378. }
  1379. #else
  1380. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1381. {
  1382. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1383. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1384. return dp_soc_attach_poll(txrx_soc);
  1385. else
  1386. return dp_soc_interrupt_attach(txrx_soc);
  1387. }
  1388. #endif
  1389. #endif
  1390. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1391. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1392. {
  1393. int j;
  1394. int num_irq = 0;
  1395. int tx_mask =
  1396. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1397. int rx_mask =
  1398. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1399. int rx_mon_mask =
  1400. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1401. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1402. soc->wlan_cfg_ctx, intr_ctx_num);
  1403. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1404. soc->wlan_cfg_ctx, intr_ctx_num);
  1405. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1406. soc->wlan_cfg_ctx, intr_ctx_num);
  1407. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1408. soc->wlan_cfg_ctx, intr_ctx_num);
  1409. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1410. soc->wlan_cfg_ctx, intr_ctx_num);
  1411. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  1412. soc->wlan_cfg_ctx, intr_ctx_num);
  1413. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1414. if (tx_mask & (1 << j)) {
  1415. irq_id_map[num_irq++] =
  1416. (wbm2host_tx_completions_ring1 - j);
  1417. }
  1418. if (rx_mask & (1 << j)) {
  1419. irq_id_map[num_irq++] =
  1420. (reo2host_destination_ring1 - j);
  1421. }
  1422. if (rxdma2host_ring_mask & (1 << j)) {
  1423. irq_id_map[num_irq++] =
  1424. rxdma2host_destination_ring_mac1 -
  1425. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1426. }
  1427. if (host2rxdma_ring_mask & (1 << j)) {
  1428. irq_id_map[num_irq++] =
  1429. host2rxdma_host_buf_ring_mac1 -
  1430. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1431. }
  1432. if (host2rxdma_mon_ring_mask & (1 << j)) {
  1433. irq_id_map[num_irq++] =
  1434. host2rxdma_monitor_ring1 -
  1435. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1436. }
  1437. if (rx_mon_mask & (1 << j)) {
  1438. irq_id_map[num_irq++] =
  1439. ppdu_end_interrupts_mac1 -
  1440. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1441. irq_id_map[num_irq++] =
  1442. rxdma2host_monitor_status_ring_mac1 -
  1443. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1444. }
  1445. if (rx_wbm_rel_ring_mask & (1 << j))
  1446. irq_id_map[num_irq++] = wbm2host_rx_release;
  1447. if (rx_err_ring_mask & (1 << j))
  1448. irq_id_map[num_irq++] = reo2host_exception;
  1449. if (reo_status_ring_mask & (1 << j))
  1450. irq_id_map[num_irq++] = reo2host_status;
  1451. }
  1452. *num_irq_r = num_irq;
  1453. }
  1454. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1455. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1456. int msi_vector_count, int msi_vector_start)
  1457. {
  1458. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1459. soc->wlan_cfg_ctx, intr_ctx_num);
  1460. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1461. soc->wlan_cfg_ctx, intr_ctx_num);
  1462. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1463. soc->wlan_cfg_ctx, intr_ctx_num);
  1464. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1465. soc->wlan_cfg_ctx, intr_ctx_num);
  1466. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1467. soc->wlan_cfg_ctx, intr_ctx_num);
  1468. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1469. soc->wlan_cfg_ctx, intr_ctx_num);
  1470. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1471. soc->wlan_cfg_ctx, intr_ctx_num);
  1472. unsigned int vector =
  1473. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1474. int num_irq = 0;
  1475. soc->intr_mode = DP_INTR_MSI;
  1476. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1477. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1478. irq_id_map[num_irq++] =
  1479. pld_get_msi_irq(soc->osdev->dev, vector);
  1480. *num_irq_r = num_irq;
  1481. }
  1482. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1483. int *irq_id_map, int *num_irq)
  1484. {
  1485. int msi_vector_count, ret;
  1486. uint32_t msi_base_data, msi_vector_start;
  1487. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1488. &msi_vector_count,
  1489. &msi_base_data,
  1490. &msi_vector_start);
  1491. if (ret)
  1492. return dp_soc_interrupt_map_calculate_integrated(soc,
  1493. intr_ctx_num, irq_id_map, num_irq);
  1494. else
  1495. dp_soc_interrupt_map_calculate_msi(soc,
  1496. intr_ctx_num, irq_id_map, num_irq,
  1497. msi_vector_count, msi_vector_start);
  1498. }
  1499. /*
  1500. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1501. * @txrx_soc: DP SOC handle
  1502. *
  1503. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1504. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1505. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1506. *
  1507. * Return: 0 for success. nonzero for failure.
  1508. */
  1509. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1510. {
  1511. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1512. int i = 0;
  1513. int num_irq = 0;
  1514. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1515. int ret = 0;
  1516. /* Map of IRQ ids registered with one interrupt context */
  1517. int irq_id_map[HIF_MAX_GRP_IRQ];
  1518. int tx_mask =
  1519. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1520. int rx_mask =
  1521. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1522. int rx_mon_mask =
  1523. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1524. int rx_err_ring_mask =
  1525. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1526. int rx_wbm_rel_ring_mask =
  1527. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1528. int reo_status_ring_mask =
  1529. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1530. int rxdma2host_ring_mask =
  1531. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1532. int host2rxdma_ring_mask =
  1533. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1534. int host2rxdma_mon_ring_mask =
  1535. wlan_cfg_get_host2rxdma_mon_ring_mask(
  1536. soc->wlan_cfg_ctx, i);
  1537. soc->intr_ctx[i].dp_intr_id = i;
  1538. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1539. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1540. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1541. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1542. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1543. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1544. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1545. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1546. soc->intr_ctx[i].host2rxdma_mon_ring_mask =
  1547. host2rxdma_mon_ring_mask;
  1548. soc->intr_ctx[i].soc = soc;
  1549. num_irq = 0;
  1550. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1551. &num_irq);
  1552. ret = hif_register_ext_group(soc->hif_handle,
  1553. num_irq, irq_id_map, dp_service_srngs,
  1554. &soc->intr_ctx[i], "dp_intr",
  1555. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1556. if (ret) {
  1557. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1558. FL("failed, ret = %d"), ret);
  1559. return QDF_STATUS_E_FAILURE;
  1560. }
  1561. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1562. }
  1563. hif_configure_ext_group_interrupts(soc->hif_handle);
  1564. return QDF_STATUS_SUCCESS;
  1565. }
  1566. /*
  1567. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1568. * @txrx_soc: DP SOC handle
  1569. *
  1570. * Return: void
  1571. */
  1572. static void dp_soc_interrupt_detach(void *txrx_soc)
  1573. {
  1574. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1575. int i;
  1576. if (soc->intr_mode == DP_INTR_POLL) {
  1577. qdf_timer_stop(&soc->int_timer);
  1578. qdf_timer_free(&soc->int_timer);
  1579. } else {
  1580. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1581. }
  1582. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1583. soc->intr_ctx[i].tx_ring_mask = 0;
  1584. soc->intr_ctx[i].rx_ring_mask = 0;
  1585. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1586. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1587. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1588. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1589. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1590. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1591. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  1592. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1593. }
  1594. }
  1595. #define AVG_MAX_MPDUS_PER_TID 128
  1596. #define AVG_TIDS_PER_CLIENT 2
  1597. #define AVG_FLOWS_PER_TID 2
  1598. #define AVG_MSDUS_PER_FLOW 128
  1599. #define AVG_MSDUS_PER_MPDU 4
  1600. /*
  1601. * Allocate and setup link descriptor pool that will be used by HW for
  1602. * various link and queue descriptors and managed by WBM
  1603. */
  1604. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1605. {
  1606. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1607. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1608. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1609. uint32_t num_mpdus_per_link_desc =
  1610. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1611. uint32_t num_msdus_per_link_desc =
  1612. hal_num_msdus_per_link_desc(soc->hal_soc);
  1613. uint32_t num_mpdu_links_per_queue_desc =
  1614. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1615. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1616. uint32_t total_link_descs, total_mem_size;
  1617. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1618. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1619. uint32_t num_link_desc_banks;
  1620. uint32_t last_bank_size = 0;
  1621. uint32_t entry_size, num_entries;
  1622. int i;
  1623. uint32_t desc_id = 0;
  1624. qdf_dma_addr_t *baseaddr = NULL;
  1625. /* Only Tx queue descriptors are allocated from common link descriptor
  1626. * pool Rx queue descriptors are not included in this because (REO queue
  1627. * extension descriptors) they are expected to be allocated contiguously
  1628. * with REO queue descriptors
  1629. */
  1630. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1631. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1632. num_mpdu_queue_descs = num_mpdu_link_descs /
  1633. num_mpdu_links_per_queue_desc;
  1634. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1635. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1636. num_msdus_per_link_desc;
  1637. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1638. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1639. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1640. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1641. /* Round up to power of 2 */
  1642. total_link_descs = 1;
  1643. while (total_link_descs < num_entries)
  1644. total_link_descs <<= 1;
  1645. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1646. FL("total_link_descs: %u, link_desc_size: %d"),
  1647. total_link_descs, link_desc_size);
  1648. total_mem_size = total_link_descs * link_desc_size;
  1649. total_mem_size += link_desc_align;
  1650. if (total_mem_size <= max_alloc_size) {
  1651. num_link_desc_banks = 0;
  1652. last_bank_size = total_mem_size;
  1653. } else {
  1654. num_link_desc_banks = (total_mem_size) /
  1655. (max_alloc_size - link_desc_align);
  1656. last_bank_size = total_mem_size %
  1657. (max_alloc_size - link_desc_align);
  1658. }
  1659. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1660. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1661. total_mem_size, num_link_desc_banks);
  1662. for (i = 0; i < num_link_desc_banks; i++) {
  1663. if (!soc->dp_soc_reinit) {
  1664. baseaddr = &soc->link_desc_banks[i].
  1665. base_paddr_unaligned;
  1666. soc->link_desc_banks[i].base_vaddr_unaligned =
  1667. qdf_mem_alloc_consistent(soc->osdev,
  1668. soc->osdev->dev,
  1669. max_alloc_size,
  1670. baseaddr);
  1671. }
  1672. soc->link_desc_banks[i].size = max_alloc_size;
  1673. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1674. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1675. ((unsigned long)(
  1676. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1677. link_desc_align));
  1678. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1679. soc->link_desc_banks[i].base_paddr_unaligned) +
  1680. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1681. (unsigned long)(
  1682. soc->link_desc_banks[i].base_vaddr_unaligned));
  1683. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1684. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1685. FL("Link descriptor memory alloc failed"));
  1686. goto fail;
  1687. }
  1688. }
  1689. if (last_bank_size) {
  1690. /* Allocate last bank in case total memory required is not exact
  1691. * multiple of max_alloc_size
  1692. */
  1693. if (!soc->dp_soc_reinit) {
  1694. baseaddr = &soc->link_desc_banks[i].
  1695. base_paddr_unaligned;
  1696. soc->link_desc_banks[i].base_vaddr_unaligned =
  1697. qdf_mem_alloc_consistent(soc->osdev,
  1698. soc->osdev->dev,
  1699. last_bank_size,
  1700. baseaddr);
  1701. }
  1702. soc->link_desc_banks[i].size = last_bank_size;
  1703. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1704. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1705. ((unsigned long)(
  1706. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1707. link_desc_align));
  1708. soc->link_desc_banks[i].base_paddr =
  1709. (unsigned long)(
  1710. soc->link_desc_banks[i].base_paddr_unaligned) +
  1711. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1712. (unsigned long)(
  1713. soc->link_desc_banks[i].base_vaddr_unaligned));
  1714. }
  1715. /* Allocate and setup link descriptor idle list for HW internal use */
  1716. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1717. total_mem_size = entry_size * total_link_descs;
  1718. if (total_mem_size <= max_alloc_size) {
  1719. void *desc;
  1720. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1721. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1722. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1723. FL("Link desc idle ring setup failed"));
  1724. goto fail;
  1725. }
  1726. hal_srng_access_start_unlocked(soc->hal_soc,
  1727. soc->wbm_idle_link_ring.hal_srng);
  1728. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1729. soc->link_desc_banks[i].base_paddr; i++) {
  1730. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1731. ((unsigned long)(
  1732. soc->link_desc_banks[i].base_vaddr) -
  1733. (unsigned long)(
  1734. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1735. / link_desc_size;
  1736. unsigned long paddr = (unsigned long)(
  1737. soc->link_desc_banks[i].base_paddr);
  1738. while (num_entries && (desc = hal_srng_src_get_next(
  1739. soc->hal_soc,
  1740. soc->wbm_idle_link_ring.hal_srng))) {
  1741. hal_set_link_desc_addr(desc,
  1742. LINK_DESC_COOKIE(desc_id, i), paddr);
  1743. num_entries--;
  1744. desc_id++;
  1745. paddr += link_desc_size;
  1746. }
  1747. }
  1748. hal_srng_access_end_unlocked(soc->hal_soc,
  1749. soc->wbm_idle_link_ring.hal_srng);
  1750. } else {
  1751. uint32_t num_scatter_bufs;
  1752. uint32_t num_entries_per_buf;
  1753. uint32_t rem_entries;
  1754. uint8_t *scatter_buf_ptr;
  1755. uint16_t scatter_buf_num;
  1756. uint32_t buf_size = 0;
  1757. soc->wbm_idle_scatter_buf_size =
  1758. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1759. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1760. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1761. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1762. soc->hal_soc, total_mem_size,
  1763. soc->wbm_idle_scatter_buf_size);
  1764. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1765. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1766. FL("scatter bufs size out of bounds"));
  1767. goto fail;
  1768. }
  1769. for (i = 0; i < num_scatter_bufs; i++) {
  1770. baseaddr = &soc->wbm_idle_scatter_buf_base_paddr[i];
  1771. if (!soc->dp_soc_reinit) {
  1772. buf_size = soc->wbm_idle_scatter_buf_size;
  1773. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1774. qdf_mem_alloc_consistent(soc->osdev,
  1775. soc->osdev->
  1776. dev,
  1777. buf_size,
  1778. baseaddr);
  1779. }
  1780. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1781. QDF_TRACE(QDF_MODULE_ID_DP,
  1782. QDF_TRACE_LEVEL_ERROR,
  1783. FL("Scatter lst memory alloc fail"));
  1784. goto fail;
  1785. }
  1786. }
  1787. /* Populate idle list scatter buffers with link descriptor
  1788. * pointers
  1789. */
  1790. scatter_buf_num = 0;
  1791. scatter_buf_ptr = (uint8_t *)(
  1792. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1793. rem_entries = num_entries_per_buf;
  1794. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1795. soc->link_desc_banks[i].base_paddr; i++) {
  1796. uint32_t num_link_descs =
  1797. (soc->link_desc_banks[i].size -
  1798. ((unsigned long)(
  1799. soc->link_desc_banks[i].base_vaddr) -
  1800. (unsigned long)(
  1801. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1802. / link_desc_size;
  1803. unsigned long paddr = (unsigned long)(
  1804. soc->link_desc_banks[i].base_paddr);
  1805. while (num_link_descs) {
  1806. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1807. LINK_DESC_COOKIE(desc_id, i), paddr);
  1808. num_link_descs--;
  1809. desc_id++;
  1810. paddr += link_desc_size;
  1811. rem_entries--;
  1812. if (rem_entries) {
  1813. scatter_buf_ptr += entry_size;
  1814. } else {
  1815. rem_entries = num_entries_per_buf;
  1816. scatter_buf_num++;
  1817. if (scatter_buf_num >= num_scatter_bufs)
  1818. break;
  1819. scatter_buf_ptr = (uint8_t *)(
  1820. soc->wbm_idle_scatter_buf_base_vaddr[
  1821. scatter_buf_num]);
  1822. }
  1823. }
  1824. }
  1825. /* Setup link descriptor idle list in HW */
  1826. hal_setup_link_idle_list(soc->hal_soc,
  1827. soc->wbm_idle_scatter_buf_base_paddr,
  1828. soc->wbm_idle_scatter_buf_base_vaddr,
  1829. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1830. (uint32_t)(scatter_buf_ptr -
  1831. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1832. scatter_buf_num-1])), total_link_descs);
  1833. }
  1834. return 0;
  1835. fail:
  1836. if (soc->wbm_idle_link_ring.hal_srng) {
  1837. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1838. WBM_IDLE_LINK, 0);
  1839. }
  1840. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1841. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1842. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1843. soc->wbm_idle_scatter_buf_size,
  1844. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1845. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1846. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1847. }
  1848. }
  1849. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1850. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1851. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1852. soc->link_desc_banks[i].size,
  1853. soc->link_desc_banks[i].base_vaddr_unaligned,
  1854. soc->link_desc_banks[i].base_paddr_unaligned,
  1855. 0);
  1856. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1857. }
  1858. }
  1859. return QDF_STATUS_E_FAILURE;
  1860. }
  1861. /*
  1862. * Free link descriptor pool that was setup HW
  1863. */
  1864. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1865. {
  1866. int i;
  1867. if (soc->wbm_idle_link_ring.hal_srng) {
  1868. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1869. WBM_IDLE_LINK, 0);
  1870. }
  1871. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1872. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1873. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1874. soc->wbm_idle_scatter_buf_size,
  1875. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1876. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1877. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1878. }
  1879. }
  1880. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1881. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1882. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1883. soc->link_desc_banks[i].size,
  1884. soc->link_desc_banks[i].base_vaddr_unaligned,
  1885. soc->link_desc_banks[i].base_paddr_unaligned,
  1886. 0);
  1887. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1888. }
  1889. }
  1890. }
  1891. #ifdef IPA_OFFLOAD
  1892. #define REO_DST_RING_SIZE_QCA6290 1023
  1893. #ifndef QCA_WIFI_QCA8074_VP
  1894. #define REO_DST_RING_SIZE_QCA8074 1023
  1895. #else
  1896. #define REO_DST_RING_SIZE_QCA8074 8
  1897. #endif /* QCA_WIFI_QCA8074_VP */
  1898. #else
  1899. #define REO_DST_RING_SIZE_QCA6290 1024
  1900. #ifndef QCA_WIFI_QCA8074_VP
  1901. #define REO_DST_RING_SIZE_QCA8074 2048
  1902. #else
  1903. #define REO_DST_RING_SIZE_QCA8074 8
  1904. #endif /* QCA_WIFI_QCA8074_VP */
  1905. #endif /* IPA_OFFLOAD */
  1906. /*
  1907. * dp_ast_aging_timer_fn() - Timer callback function for WDS aging
  1908. * @soc: Datapath SOC handle
  1909. *
  1910. * This is a timer function used to age out stale AST nodes from
  1911. * AST table
  1912. */
  1913. #ifdef FEATURE_WDS
  1914. static void dp_ast_aging_timer_fn(void *soc_hdl)
  1915. {
  1916. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1917. struct dp_pdev *pdev;
  1918. struct dp_vdev *vdev;
  1919. struct dp_peer *peer;
  1920. struct dp_ast_entry *ase, *temp_ase;
  1921. int i;
  1922. bool check_wds_ase = false;
  1923. if (soc->wds_ast_aging_timer_cnt++ >= DP_WDS_AST_AGING_TIMER_CNT) {
  1924. soc->wds_ast_aging_timer_cnt = 0;
  1925. check_wds_ase = true;
  1926. }
  1927. /* Peer list access lock */
  1928. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1929. /* AST list access lock */
  1930. qdf_spin_lock_bh(&soc->ast_lock);
  1931. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1932. pdev = soc->pdev_list[i];
  1933. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1934. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1935. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1936. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1937. /*
  1938. * Do not expire static ast entries
  1939. * and HM WDS entries
  1940. */
  1941. if (ase->type !=
  1942. CDP_TXRX_AST_TYPE_WDS &&
  1943. ase->type !=
  1944. CDP_TXRX_AST_TYPE_MEC &&
  1945. ase->type !=
  1946. CDP_TXRX_AST_TYPE_DA)
  1947. continue;
  1948. /* Expire MEC entry every n sec.
  1949. * This needs to be expired in
  1950. * case if STA backbone is made as
  1951. * AP backbone, In this case it needs
  1952. * to be re-added as a WDS entry.
  1953. */
  1954. if (ase->is_active && ase->type ==
  1955. CDP_TXRX_AST_TYPE_MEC) {
  1956. ase->is_active = FALSE;
  1957. continue;
  1958. } else if (ase->is_active &&
  1959. check_wds_ase) {
  1960. ase->is_active = FALSE;
  1961. continue;
  1962. }
  1963. if (ase->type ==
  1964. CDP_TXRX_AST_TYPE_MEC) {
  1965. DP_STATS_INC(soc,
  1966. ast.aged_out, 1);
  1967. dp_peer_del_ast(soc, ase);
  1968. } else if (check_wds_ase) {
  1969. DP_STATS_INC(soc,
  1970. ast.aged_out, 1);
  1971. dp_peer_del_ast(soc, ase);
  1972. }
  1973. }
  1974. }
  1975. }
  1976. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1977. }
  1978. qdf_spin_unlock_bh(&soc->ast_lock);
  1979. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1980. if (qdf_atomic_read(&soc->cmn_init_done))
  1981. qdf_timer_mod(&soc->ast_aging_timer,
  1982. DP_AST_AGING_TIMER_DEFAULT_MS);
  1983. }
  1984. /*
  1985. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1986. * @soc: Datapath SOC handle
  1987. *
  1988. * Return: None
  1989. */
  1990. static void dp_soc_wds_attach(struct dp_soc *soc)
  1991. {
  1992. soc->wds_ast_aging_timer_cnt = 0;
  1993. qdf_timer_init(soc->osdev, &soc->ast_aging_timer,
  1994. dp_ast_aging_timer_fn, (void *)soc,
  1995. QDF_TIMER_TYPE_WAKE_APPS);
  1996. qdf_timer_mod(&soc->ast_aging_timer, DP_AST_AGING_TIMER_DEFAULT_MS);
  1997. }
  1998. /*
  1999. * dp_soc_wds_detach() - Detach WDS data structures and timers
  2000. * @txrx_soc: DP SOC handle
  2001. *
  2002. * Return: None
  2003. */
  2004. static void dp_soc_wds_detach(struct dp_soc *soc)
  2005. {
  2006. qdf_timer_stop(&soc->ast_aging_timer);
  2007. qdf_timer_free(&soc->ast_aging_timer);
  2008. }
  2009. #else
  2010. static void dp_soc_wds_attach(struct dp_soc *soc)
  2011. {
  2012. }
  2013. static void dp_soc_wds_detach(struct dp_soc *soc)
  2014. {
  2015. }
  2016. #endif
  2017. /*
  2018. * dp_soc_reset_ring_map() - Reset cpu ring map
  2019. * @soc: Datapath soc handler
  2020. *
  2021. * This api resets the default cpu ring map
  2022. */
  2023. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  2024. {
  2025. uint8_t i;
  2026. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2027. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  2028. switch (nss_config) {
  2029. case dp_nss_cfg_first_radio:
  2030. /*
  2031. * Setting Tx ring map for one nss offloaded radio
  2032. */
  2033. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  2034. break;
  2035. case dp_nss_cfg_second_radio:
  2036. /*
  2037. * Setting Tx ring for two nss offloaded radios
  2038. */
  2039. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  2040. break;
  2041. case dp_nss_cfg_dbdc:
  2042. /*
  2043. * Setting Tx ring map for 2 nss offloaded radios
  2044. */
  2045. soc->tx_ring_map[i] =
  2046. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  2047. break;
  2048. case dp_nss_cfg_dbtc:
  2049. /*
  2050. * Setting Tx ring map for 3 nss offloaded radios
  2051. */
  2052. soc->tx_ring_map[i] =
  2053. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  2054. break;
  2055. default:
  2056. dp_err("tx_ring_map failed due to invalid nss cfg");
  2057. break;
  2058. }
  2059. }
  2060. }
  2061. /*
  2062. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  2063. * @dp_soc - DP soc handle
  2064. * @ring_type - ring type
  2065. * @ring_num - ring_num
  2066. *
  2067. * return 0 or 1
  2068. */
  2069. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  2070. {
  2071. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2072. uint8_t status = 0;
  2073. switch (ring_type) {
  2074. case WBM2SW_RELEASE:
  2075. case REO_DST:
  2076. case RXDMA_BUF:
  2077. status = ((nss_config) & (1 << ring_num));
  2078. break;
  2079. default:
  2080. break;
  2081. }
  2082. return status;
  2083. }
  2084. /*
  2085. * dp_soc_reset_intr_mask() - reset interrupt mask
  2086. * @dp_soc - DP Soc handle
  2087. *
  2088. * Return: Return void
  2089. */
  2090. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  2091. {
  2092. uint8_t j;
  2093. int *grp_mask = NULL;
  2094. int group_number, mask, num_ring;
  2095. /* number of tx ring */
  2096. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  2097. /*
  2098. * group mask for tx completion ring.
  2099. */
  2100. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  2101. /* loop and reset the mask for only offloaded ring */
  2102. for (j = 0; j < num_ring; j++) {
  2103. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  2104. continue;
  2105. }
  2106. /*
  2107. * Group number corresponding to tx offloaded ring.
  2108. */
  2109. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2110. if (group_number < 0) {
  2111. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2112. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2113. WBM2SW_RELEASE, j);
  2114. return;
  2115. }
  2116. /* reset the tx mask for offloaded ring */
  2117. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2118. mask &= (~(1 << j));
  2119. /*
  2120. * reset the interrupt mask for offloaded ring.
  2121. */
  2122. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2123. }
  2124. /* number of rx rings */
  2125. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2126. /*
  2127. * group mask for reo destination ring.
  2128. */
  2129. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  2130. /* loop and reset the mask for only offloaded ring */
  2131. for (j = 0; j < num_ring; j++) {
  2132. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  2133. continue;
  2134. }
  2135. /*
  2136. * Group number corresponding to rx offloaded ring.
  2137. */
  2138. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2139. if (group_number < 0) {
  2140. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2141. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2142. REO_DST, j);
  2143. return;
  2144. }
  2145. /* set the interrupt mask for offloaded ring */
  2146. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2147. mask &= (~(1 << j));
  2148. /*
  2149. * set the interrupt mask to zero for rx offloaded radio.
  2150. */
  2151. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2152. }
  2153. /*
  2154. * group mask for Rx buffer refill ring
  2155. */
  2156. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  2157. /* loop and reset the mask for only offloaded ring */
  2158. for (j = 0; j < MAX_PDEV_CNT; j++) {
  2159. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  2160. continue;
  2161. }
  2162. /*
  2163. * Group number corresponding to rx offloaded ring.
  2164. */
  2165. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2166. if (group_number < 0) {
  2167. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2168. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2169. REO_DST, j);
  2170. return;
  2171. }
  2172. /* set the interrupt mask for offloaded ring */
  2173. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2174. group_number);
  2175. mask &= (~(1 << j));
  2176. /*
  2177. * set the interrupt mask to zero for rx offloaded radio.
  2178. */
  2179. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2180. group_number, mask);
  2181. }
  2182. }
  2183. #ifdef IPA_OFFLOAD
  2184. /**
  2185. * dp_reo_remap_config() - configure reo remap register value based
  2186. * nss configuration.
  2187. * based on offload_radio value below remap configuration
  2188. * get applied.
  2189. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  2190. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  2191. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  2192. * 3 - both Radios handled by NSS (remap not required)
  2193. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  2194. *
  2195. * @remap1: output parameter indicates reo remap 1 register value
  2196. * @remap2: output parameter indicates reo remap 2 register value
  2197. * Return: bool type, true if remap is configured else false.
  2198. */
  2199. static bool dp_reo_remap_config(struct dp_soc *soc,
  2200. uint32_t *remap1,
  2201. uint32_t *remap2)
  2202. {
  2203. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  2204. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  2205. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  2206. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  2207. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  2208. return true;
  2209. }
  2210. #else
  2211. static bool dp_reo_remap_config(struct dp_soc *soc,
  2212. uint32_t *remap1,
  2213. uint32_t *remap2)
  2214. {
  2215. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2216. switch (offload_radio) {
  2217. case dp_nss_cfg_default:
  2218. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2219. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2220. (0x3 << 18) | (0x4 << 21)) << 8;
  2221. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2222. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2223. (0x3 << 18) | (0x4 << 21)) << 8;
  2224. break;
  2225. case dp_nss_cfg_first_radio:
  2226. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  2227. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  2228. (0x2 << 18) | (0x3 << 21)) << 8;
  2229. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  2230. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  2231. (0x4 << 18) | (0x2 << 21)) << 8;
  2232. break;
  2233. case dp_nss_cfg_second_radio:
  2234. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  2235. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  2236. (0x1 << 18) | (0x3 << 21)) << 8;
  2237. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  2238. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  2239. (0x4 << 18) | (0x1 << 21)) << 8;
  2240. break;
  2241. case dp_nss_cfg_dbdc:
  2242. case dp_nss_cfg_dbtc:
  2243. /* return false if both or all are offloaded to NSS */
  2244. return false;
  2245. }
  2246. dp_debug("remap1 %x remap2 %x offload_radio %u",
  2247. *remap1, *remap2, offload_radio);
  2248. return true;
  2249. }
  2250. #endif
  2251. /*
  2252. * dp_reo_frag_dst_set() - configure reo register to set the
  2253. * fragment destination ring
  2254. * @soc : Datapath soc
  2255. * @frag_dst_ring : output parameter to set fragment destination ring
  2256. *
  2257. * Based on offload_radio below fragment destination rings is selected
  2258. * 0 - TCL
  2259. * 1 - SW1
  2260. * 2 - SW2
  2261. * 3 - SW3
  2262. * 4 - SW4
  2263. * 5 - Release
  2264. * 6 - FW
  2265. * 7 - alternate select
  2266. *
  2267. * return: void
  2268. */
  2269. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  2270. {
  2271. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2272. switch (offload_radio) {
  2273. case dp_nss_cfg_default:
  2274. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  2275. break;
  2276. case dp_nss_cfg_dbdc:
  2277. case dp_nss_cfg_dbtc:
  2278. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  2279. break;
  2280. default:
  2281. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2282. FL("dp_reo_frag_dst_set invalid offload radio config"));
  2283. break;
  2284. }
  2285. }
  2286. /*
  2287. * dp_soc_cmn_setup() - Common SoC level initializion
  2288. * @soc: Datapath SOC handle
  2289. *
  2290. * This is an internal function used to setup common SOC data structures,
  2291. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2292. */
  2293. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2294. {
  2295. int i;
  2296. struct hal_reo_params reo_params;
  2297. int tx_ring_size;
  2298. int tx_comp_ring_size;
  2299. int reo_dst_ring_size;
  2300. uint32_t entries;
  2301. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2302. if (qdf_atomic_read(&soc->cmn_init_done))
  2303. return 0;
  2304. if (dp_hw_link_desc_pool_setup(soc))
  2305. goto fail1;
  2306. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2307. /* Setup SRNG rings */
  2308. /* Common rings */
  2309. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2310. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  2311. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2312. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2313. goto fail1;
  2314. }
  2315. soc->num_tcl_data_rings = 0;
  2316. /* Tx data rings */
  2317. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2318. soc->num_tcl_data_rings =
  2319. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2320. tx_comp_ring_size =
  2321. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2322. tx_ring_size =
  2323. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2324. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2325. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2326. TCL_DATA, i, 0, tx_ring_size)) {
  2327. QDF_TRACE(QDF_MODULE_ID_DP,
  2328. QDF_TRACE_LEVEL_ERROR,
  2329. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2330. goto fail1;
  2331. }
  2332. /*
  2333. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2334. * count
  2335. */
  2336. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2337. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2338. QDF_TRACE(QDF_MODULE_ID_DP,
  2339. QDF_TRACE_LEVEL_ERROR,
  2340. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2341. goto fail1;
  2342. }
  2343. }
  2344. } else {
  2345. /* This will be incremented during per pdev ring setup */
  2346. soc->num_tcl_data_rings = 0;
  2347. }
  2348. if (dp_tx_soc_attach(soc)) {
  2349. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2350. FL("dp_tx_soc_attach failed"));
  2351. goto fail1;
  2352. }
  2353. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2354. /* TCL command and status rings */
  2355. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2356. entries)) {
  2357. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2358. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2359. goto fail1;
  2360. }
  2361. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2362. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2363. entries)) {
  2364. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2365. FL("dp_srng_setup failed for tcl_status_ring"));
  2366. goto fail1;
  2367. }
  2368. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2369. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2370. * descriptors
  2371. */
  2372. /* Rx data rings */
  2373. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2374. soc->num_reo_dest_rings =
  2375. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2376. QDF_TRACE(QDF_MODULE_ID_DP,
  2377. QDF_TRACE_LEVEL_INFO,
  2378. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2379. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2380. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2381. i, 0, reo_dst_ring_size)) {
  2382. QDF_TRACE(QDF_MODULE_ID_DP,
  2383. QDF_TRACE_LEVEL_ERROR,
  2384. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2385. goto fail1;
  2386. }
  2387. }
  2388. } else {
  2389. /* This will be incremented during per pdev ring setup */
  2390. soc->num_reo_dest_rings = 0;
  2391. }
  2392. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2393. /* LMAC RxDMA to SW Rings configuration */
  2394. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2395. /* Only valid for MCL */
  2396. struct dp_pdev *pdev = soc->pdev_list[0];
  2397. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2398. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2399. RXDMA_DST, 0, i,
  2400. entries)) {
  2401. QDF_TRACE(QDF_MODULE_ID_DP,
  2402. QDF_TRACE_LEVEL_ERROR,
  2403. FL(RNG_ERR "rxdma_err_dst_ring"));
  2404. goto fail1;
  2405. }
  2406. }
  2407. }
  2408. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2409. /* REO reinjection ring */
  2410. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2411. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2412. entries)) {
  2413. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2414. FL("dp_srng_setup failed for reo_reinject_ring"));
  2415. goto fail1;
  2416. }
  2417. /* Rx release ring */
  2418. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2419. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2420. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2421. FL("dp_srng_setup failed for rx_rel_ring"));
  2422. goto fail1;
  2423. }
  2424. /* Rx exception ring */
  2425. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2426. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2427. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2428. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2429. FL("dp_srng_setup failed for reo_exception_ring"));
  2430. goto fail1;
  2431. }
  2432. /* REO command and status rings */
  2433. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2434. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2435. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2436. FL("dp_srng_setup failed for reo_cmd_ring"));
  2437. goto fail1;
  2438. }
  2439. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2440. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2441. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2442. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2443. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2444. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2445. FL("dp_srng_setup failed for reo_status_ring"));
  2446. goto fail1;
  2447. }
  2448. /* Reset the cpu ring map if radio is NSS offloaded */
  2449. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2450. dp_soc_reset_cpu_ring_map(soc);
  2451. dp_soc_reset_intr_mask(soc);
  2452. }
  2453. /* Setup HW REO */
  2454. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2455. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2456. /*
  2457. * Reo ring remap is not required if both radios
  2458. * are offloaded to NSS
  2459. */
  2460. if (!dp_reo_remap_config(soc,
  2461. &reo_params.remap1,
  2462. &reo_params.remap2))
  2463. goto out;
  2464. reo_params.rx_hash_enabled = true;
  2465. }
  2466. /* setup the global rx defrag waitlist */
  2467. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2468. soc->rx.defrag.timeout_ms =
  2469. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2470. soc->rx.flags.defrag_timeout_check =
  2471. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2472. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2473. out:
  2474. /*
  2475. * set the fragment destination ring
  2476. */
  2477. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2478. hal_reo_setup(soc->hal_soc, &reo_params);
  2479. qdf_atomic_set(&soc->cmn_init_done, 1);
  2480. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2481. return 0;
  2482. fail1:
  2483. /*
  2484. * Cleanup will be done as part of soc_detach, which will
  2485. * be called on pdev attach failure
  2486. */
  2487. return QDF_STATUS_E_FAILURE;
  2488. }
  2489. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2490. static QDF_STATUS dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2491. {
  2492. struct cdp_lro_hash_config lro_hash;
  2493. QDF_STATUS status;
  2494. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2495. !wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx) &&
  2496. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2497. dp_err("LRO, GRO and RX hash disabled");
  2498. return QDF_STATUS_E_FAILURE;
  2499. }
  2500. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2501. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) ||
  2502. wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx)) {
  2503. lro_hash.lro_enable = 1;
  2504. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2505. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2506. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2507. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2508. }
  2509. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2510. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2511. LRO_IPV4_SEED_ARR_SZ));
  2512. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2513. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2514. LRO_IPV6_SEED_ARR_SZ));
  2515. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2516. if (!soc->cdp_soc.ol_ops->lro_hash_config) {
  2517. QDF_BUG(0);
  2518. dp_err("lro_hash_config not configured");
  2519. return QDF_STATUS_E_FAILURE;
  2520. }
  2521. status = soc->cdp_soc.ol_ops->lro_hash_config(pdev->ctrl_pdev,
  2522. &lro_hash);
  2523. if (!QDF_IS_STATUS_SUCCESS(status)) {
  2524. dp_err("failed to send lro_hash_config to FW %u", status);
  2525. return status;
  2526. }
  2527. dp_info("LRO CMD config: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2528. lro_hash.lro_enable, lro_hash.tcp_flag,
  2529. lro_hash.tcp_flag_mask);
  2530. dp_info("toeplitz_hash_ipv4:");
  2531. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2532. (void *)lro_hash.toeplitz_hash_ipv4,
  2533. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2534. LRO_IPV4_SEED_ARR_SZ));
  2535. dp_info("toeplitz_hash_ipv6:");
  2536. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2537. (void *)lro_hash.toeplitz_hash_ipv6,
  2538. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2539. LRO_IPV6_SEED_ARR_SZ));
  2540. return status;
  2541. }
  2542. /*
  2543. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2544. * @soc: data path SoC handle
  2545. * @pdev: Physical device handle
  2546. *
  2547. * Return: 0 - success, > 0 - failure
  2548. */
  2549. #ifdef QCA_HOST2FW_RXBUF_RING
  2550. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2551. struct dp_pdev *pdev)
  2552. {
  2553. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2554. int max_mac_rings;
  2555. int i;
  2556. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2557. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2558. for (i = 0; i < max_mac_rings; i++) {
  2559. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2560. "%s: pdev_id %d mac_id %d",
  2561. __func__, pdev->pdev_id, i);
  2562. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2563. RXDMA_BUF, 1, i,
  2564. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2565. QDF_TRACE(QDF_MODULE_ID_DP,
  2566. QDF_TRACE_LEVEL_ERROR,
  2567. FL("failed rx mac ring setup"));
  2568. return QDF_STATUS_E_FAILURE;
  2569. }
  2570. }
  2571. return QDF_STATUS_SUCCESS;
  2572. }
  2573. #else
  2574. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2575. struct dp_pdev *pdev)
  2576. {
  2577. return QDF_STATUS_SUCCESS;
  2578. }
  2579. #endif
  2580. /**
  2581. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2582. * @pdev - DP_PDEV handle
  2583. *
  2584. * Return: void
  2585. */
  2586. static inline void
  2587. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2588. {
  2589. uint8_t map_id;
  2590. struct dp_soc *soc = pdev->soc;
  2591. if (!soc)
  2592. return;
  2593. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2594. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2595. default_dscp_tid_map,
  2596. sizeof(default_dscp_tid_map));
  2597. }
  2598. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2599. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2600. default_dscp_tid_map,
  2601. map_id);
  2602. }
  2603. }
  2604. #ifdef IPA_OFFLOAD
  2605. /**
  2606. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2607. * @soc: data path instance
  2608. * @pdev: core txrx pdev context
  2609. *
  2610. * Return: QDF_STATUS_SUCCESS: success
  2611. * QDF_STATUS_E_RESOURCES: Error return
  2612. */
  2613. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2614. struct dp_pdev *pdev)
  2615. {
  2616. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2617. int entries;
  2618. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2619. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2620. /* Setup second Rx refill buffer ring */
  2621. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2622. IPA_RX_REFILL_BUF_RING_IDX,
  2623. pdev->pdev_id,
  2624. entries)) {
  2625. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2626. FL("dp_srng_setup failed second rx refill ring"));
  2627. return QDF_STATUS_E_FAILURE;
  2628. }
  2629. return QDF_STATUS_SUCCESS;
  2630. }
  2631. /**
  2632. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2633. * @soc: data path instance
  2634. * @pdev: core txrx pdev context
  2635. *
  2636. * Return: void
  2637. */
  2638. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2639. struct dp_pdev *pdev)
  2640. {
  2641. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2642. IPA_RX_REFILL_BUF_RING_IDX);
  2643. }
  2644. #else
  2645. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2646. struct dp_pdev *pdev)
  2647. {
  2648. return QDF_STATUS_SUCCESS;
  2649. }
  2650. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2651. struct dp_pdev *pdev)
  2652. {
  2653. }
  2654. #endif
  2655. #if !defined(DISABLE_MON_CONFIG)
  2656. /**
  2657. * dp_mon_rings_setup() - Initialize Monitor rings based on target
  2658. * @soc: soc handle
  2659. * @pdev: physical device handle
  2660. *
  2661. * Return: nonzero on failure and zero on success
  2662. */
  2663. static
  2664. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2665. {
  2666. int mac_id = 0;
  2667. int pdev_id = pdev->pdev_id;
  2668. int entries;
  2669. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2670. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2671. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2672. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2673. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2674. entries =
  2675. wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2676. if (dp_srng_setup(soc,
  2677. &pdev->rxdma_mon_buf_ring[mac_id],
  2678. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2679. entries)) {
  2680. QDF_TRACE(QDF_MODULE_ID_DP,
  2681. QDF_TRACE_LEVEL_ERROR,
  2682. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2683. return QDF_STATUS_E_NOMEM;
  2684. }
  2685. entries =
  2686. wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2687. if (dp_srng_setup(soc,
  2688. &pdev->rxdma_mon_dst_ring[mac_id],
  2689. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2690. entries)) {
  2691. QDF_TRACE(QDF_MODULE_ID_DP,
  2692. QDF_TRACE_LEVEL_ERROR,
  2693. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2694. return QDF_STATUS_E_NOMEM;
  2695. }
  2696. entries =
  2697. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2698. if (dp_srng_setup(soc,
  2699. &pdev->rxdma_mon_status_ring[mac_id],
  2700. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2701. entries)) {
  2702. QDF_TRACE(QDF_MODULE_ID_DP,
  2703. QDF_TRACE_LEVEL_ERROR,
  2704. FL(RNG_ERR "rxdma_mon_status_ring"));
  2705. return QDF_STATUS_E_NOMEM;
  2706. }
  2707. entries =
  2708. wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2709. if (dp_srng_setup(soc,
  2710. &pdev->rxdma_mon_desc_ring[mac_id],
  2711. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2712. entries)) {
  2713. QDF_TRACE(QDF_MODULE_ID_DP,
  2714. QDF_TRACE_LEVEL_ERROR,
  2715. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2716. return QDF_STATUS_E_NOMEM;
  2717. }
  2718. } else {
  2719. entries =
  2720. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2721. if (dp_srng_setup(soc,
  2722. &pdev->rxdma_mon_status_ring[mac_id],
  2723. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2724. entries)) {
  2725. QDF_TRACE(QDF_MODULE_ID_DP,
  2726. QDF_TRACE_LEVEL_ERROR,
  2727. FL(RNG_ERR "rxdma_mon_status_ring"));
  2728. return QDF_STATUS_E_NOMEM;
  2729. }
  2730. }
  2731. }
  2732. return QDF_STATUS_SUCCESS;
  2733. }
  2734. #else
  2735. static
  2736. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2737. {
  2738. return QDF_STATUS_SUCCESS;
  2739. }
  2740. #endif
  2741. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2742. * @pdev_hdl: pdev handle
  2743. */
  2744. #ifdef ATH_SUPPORT_EXT_STAT
  2745. void dp_iterate_update_peer_list(void *pdev_hdl)
  2746. {
  2747. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2748. struct dp_soc *soc = pdev->soc;
  2749. struct dp_vdev *vdev = NULL;
  2750. struct dp_peer *peer = NULL;
  2751. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2752. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2753. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2754. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2755. dp_cal_client_update_peer_stats(&peer->stats);
  2756. }
  2757. }
  2758. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2759. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2760. }
  2761. #else
  2762. void dp_iterate_update_peer_list(void *pdev_hdl)
  2763. {
  2764. }
  2765. #endif
  2766. /*
  2767. * dp_pdev_attach_wifi3() - attach txrx pdev
  2768. * @ctrl_pdev: Opaque PDEV object
  2769. * @txrx_soc: Datapath SOC handle
  2770. * @htc_handle: HTC handle for host-target interface
  2771. * @qdf_osdev: QDF OS device
  2772. * @pdev_id: PDEV ID
  2773. *
  2774. * Return: DP PDEV handle on success, NULL on failure
  2775. */
  2776. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2777. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2778. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2779. {
  2780. int tx_ring_size;
  2781. int tx_comp_ring_size;
  2782. int reo_dst_ring_size;
  2783. int entries;
  2784. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2785. int nss_cfg;
  2786. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2787. struct dp_pdev *pdev = NULL;
  2788. if (soc->dp_soc_reinit)
  2789. pdev = soc->pdev_list[pdev_id];
  2790. else
  2791. pdev = qdf_mem_malloc(sizeof(*pdev));
  2792. if (!pdev) {
  2793. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2794. FL("DP PDEV memory allocation failed"));
  2795. goto fail0;
  2796. }
  2797. /*
  2798. * Variable to prevent double pdev deinitialization during
  2799. * radio detach execution .i.e. in the absence of any vdev.
  2800. */
  2801. pdev->pdev_deinit = 0;
  2802. pdev->invalid_peer = qdf_mem_malloc(sizeof(struct dp_peer));
  2803. if (!pdev->invalid_peer) {
  2804. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2805. FL("Invalid peer memory allocation failed"));
  2806. qdf_mem_free(pdev);
  2807. goto fail0;
  2808. }
  2809. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2810. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2811. if (!pdev->wlan_cfg_ctx) {
  2812. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2813. FL("pdev cfg_attach failed"));
  2814. qdf_mem_free(pdev->invalid_peer);
  2815. qdf_mem_free(pdev);
  2816. goto fail0;
  2817. }
  2818. /*
  2819. * set nss pdev config based on soc config
  2820. */
  2821. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2822. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2823. (nss_cfg & (1 << pdev_id)));
  2824. pdev->soc = soc;
  2825. pdev->ctrl_pdev = ctrl_pdev;
  2826. pdev->pdev_id = pdev_id;
  2827. soc->pdev_list[pdev_id] = pdev;
  2828. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  2829. soc->pdev_count++;
  2830. TAILQ_INIT(&pdev->vdev_list);
  2831. qdf_spinlock_create(&pdev->vdev_list_lock);
  2832. pdev->vdev_count = 0;
  2833. qdf_spinlock_create(&pdev->tx_mutex);
  2834. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2835. TAILQ_INIT(&pdev->neighbour_peers_list);
  2836. pdev->neighbour_peers_added = false;
  2837. pdev->monitor_configured = false;
  2838. if (dp_soc_cmn_setup(soc)) {
  2839. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2840. FL("dp_soc_cmn_setup failed"));
  2841. goto fail1;
  2842. }
  2843. /* Setup per PDEV TCL rings if configured */
  2844. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2845. tx_ring_size =
  2846. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2847. tx_comp_ring_size =
  2848. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2849. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2850. pdev_id, pdev_id, tx_ring_size)) {
  2851. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2852. FL("dp_srng_setup failed for tcl_data_ring"));
  2853. goto fail1;
  2854. }
  2855. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2856. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2857. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2858. FL("dp_srng_setup failed for tx_comp_ring"));
  2859. goto fail1;
  2860. }
  2861. soc->num_tcl_data_rings++;
  2862. }
  2863. /* Tx specific init */
  2864. if (dp_tx_pdev_attach(pdev)) {
  2865. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2866. FL("dp_tx_pdev_attach failed"));
  2867. goto fail1;
  2868. }
  2869. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2870. /* Setup per PDEV REO rings if configured */
  2871. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2872. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2873. pdev_id, pdev_id, reo_dst_ring_size)) {
  2874. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2875. FL("dp_srng_setup failed for reo_dest_ringn"));
  2876. goto fail1;
  2877. }
  2878. soc->num_reo_dest_rings++;
  2879. }
  2880. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2881. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2882. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2883. FL("dp_srng_setup failed rx refill ring"));
  2884. goto fail1;
  2885. }
  2886. if (dp_rxdma_ring_setup(soc, pdev)) {
  2887. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2888. FL("RXDMA ring config failed"));
  2889. goto fail1;
  2890. }
  2891. if (dp_mon_rings_setup(soc, pdev)) {
  2892. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2893. FL("MONITOR rings setup failed"));
  2894. goto fail1;
  2895. }
  2896. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2897. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2898. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2899. 0, pdev_id,
  2900. entries)) {
  2901. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2902. FL(RNG_ERR "rxdma_err_dst_ring"));
  2903. goto fail1;
  2904. }
  2905. }
  2906. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2907. goto fail1;
  2908. if (dp_ipa_ring_resource_setup(soc, pdev))
  2909. goto fail1;
  2910. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2911. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2912. FL("dp_ipa_uc_attach failed"));
  2913. goto fail1;
  2914. }
  2915. /* Rx specific init */
  2916. if (dp_rx_pdev_attach(pdev)) {
  2917. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2918. FL("dp_rx_pdev_attach failed"));
  2919. goto fail1;
  2920. }
  2921. DP_STATS_INIT(pdev);
  2922. /* Monitor filter init */
  2923. pdev->mon_filter_mode = MON_FILTER_ALL;
  2924. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2925. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2926. pdev->fp_data_filter = FILTER_DATA_ALL;
  2927. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2928. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2929. pdev->mo_data_filter = FILTER_DATA_ALL;
  2930. dp_local_peer_id_pool_init(pdev);
  2931. dp_dscp_tid_map_setup(pdev);
  2932. /* Rx monitor mode specific init */
  2933. if (dp_rx_pdev_mon_attach(pdev)) {
  2934. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2935. "dp_rx_pdev_mon_attach failed");
  2936. goto fail1;
  2937. }
  2938. if (dp_wdi_event_attach(pdev)) {
  2939. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2940. "dp_wdi_evet_attach failed");
  2941. goto fail1;
  2942. }
  2943. /* set the reo destination during initialization */
  2944. pdev->reo_dest = pdev->pdev_id + 1;
  2945. /*
  2946. * initialize ppdu tlv list
  2947. */
  2948. TAILQ_INIT(&pdev->ppdu_info_list);
  2949. pdev->tlv_count = 0;
  2950. pdev->list_depth = 0;
  2951. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  2952. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  2953. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  2954. TRUE);
  2955. /* initlialize cal client timer */
  2956. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  2957. &dp_iterate_update_peer_list);
  2958. return (struct cdp_pdev *)pdev;
  2959. fail1:
  2960. dp_pdev_detach((struct cdp_pdev *)pdev, 0);
  2961. fail0:
  2962. return NULL;
  2963. }
  2964. /*
  2965. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2966. * @soc: data path SoC handle
  2967. * @pdev: Physical device handle
  2968. *
  2969. * Return: void
  2970. */
  2971. #ifdef QCA_HOST2FW_RXBUF_RING
  2972. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2973. struct dp_pdev *pdev)
  2974. {
  2975. int max_mac_rings =
  2976. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2977. int i;
  2978. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2979. max_mac_rings : MAX_RX_MAC_RINGS;
  2980. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2981. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2982. RXDMA_BUF, 1);
  2983. qdf_timer_free(&soc->mon_reap_timer);
  2984. }
  2985. #else
  2986. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2987. struct dp_pdev *pdev)
  2988. {
  2989. }
  2990. #endif
  2991. /*
  2992. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2993. * @pdev: device object
  2994. *
  2995. * Return: void
  2996. */
  2997. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2998. {
  2999. struct dp_neighbour_peer *peer = NULL;
  3000. struct dp_neighbour_peer *temp_peer = NULL;
  3001. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  3002. neighbour_peer_list_elem, temp_peer) {
  3003. /* delete this peer from the list */
  3004. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3005. peer, neighbour_peer_list_elem);
  3006. qdf_mem_free(peer);
  3007. }
  3008. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  3009. }
  3010. /**
  3011. * dp_htt_ppdu_stats_detach() - detach stats resources
  3012. * @pdev: Datapath PDEV handle
  3013. *
  3014. * Return: void
  3015. */
  3016. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  3017. {
  3018. struct ppdu_info *ppdu_info, *ppdu_info_next;
  3019. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  3020. ppdu_info_list_elem, ppdu_info_next) {
  3021. if (!ppdu_info)
  3022. break;
  3023. qdf_assert_always(ppdu_info->nbuf);
  3024. qdf_nbuf_free(ppdu_info->nbuf);
  3025. qdf_mem_free(ppdu_info);
  3026. }
  3027. }
  3028. #if !defined(DISABLE_MON_CONFIG)
  3029. static
  3030. void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  3031. int mac_id)
  3032. {
  3033. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3034. dp_srng_cleanup(soc,
  3035. &pdev->rxdma_mon_buf_ring[mac_id],
  3036. RXDMA_MONITOR_BUF, 0);
  3037. dp_srng_cleanup(soc,
  3038. &pdev->rxdma_mon_dst_ring[mac_id],
  3039. RXDMA_MONITOR_DST, 0);
  3040. dp_srng_cleanup(soc,
  3041. &pdev->rxdma_mon_status_ring[mac_id],
  3042. RXDMA_MONITOR_STATUS, 0);
  3043. dp_srng_cleanup(soc,
  3044. &pdev->rxdma_mon_desc_ring[mac_id],
  3045. RXDMA_MONITOR_DESC, 0);
  3046. dp_srng_cleanup(soc,
  3047. &pdev->rxdma_err_dst_ring[mac_id],
  3048. RXDMA_DST, 0);
  3049. } else {
  3050. dp_srng_cleanup(soc,
  3051. &pdev->rxdma_mon_status_ring[mac_id],
  3052. RXDMA_MONITOR_STATUS, 0);
  3053. dp_srng_cleanup(soc,
  3054. &pdev->rxdma_err_dst_ring[mac_id],
  3055. RXDMA_DST, 0);
  3056. }
  3057. }
  3058. #else
  3059. static void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  3060. int mac_id)
  3061. {
  3062. }
  3063. #endif
  3064. /**
  3065. * dp_mon_ring_deinit() - Placeholder to deinitialize Monitor rings
  3066. *
  3067. * @soc: soc handle
  3068. * @pdev: datapath physical dev handle
  3069. * @mac_id: mac number
  3070. *
  3071. * Return: None
  3072. */
  3073. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  3074. int mac_id)
  3075. {
  3076. }
  3077. /**
  3078. * dp_pdev_mem_reset() - Reset txrx pdev memory
  3079. * @pdev: dp pdev handle
  3080. *
  3081. * Return: None
  3082. */
  3083. static void dp_pdev_mem_reset(struct dp_pdev *pdev)
  3084. {
  3085. uint16_t len = 0;
  3086. uint8_t *dp_pdev_offset = (uint8_t *)pdev;
  3087. len = sizeof(struct dp_pdev) -
  3088. offsetof(struct dp_pdev, pdev_deinit) -
  3089. sizeof(pdev->pdev_deinit);
  3090. dp_pdev_offset = dp_pdev_offset +
  3091. offsetof(struct dp_pdev, pdev_deinit) +
  3092. sizeof(pdev->pdev_deinit);
  3093. qdf_mem_zero(dp_pdev_offset, len);
  3094. }
  3095. /**
  3096. * dp_pdev_deinit() - Deinit txrx pdev
  3097. * @txrx_pdev: Datapath PDEV handle
  3098. * @force: Force deinit
  3099. *
  3100. * Return: None
  3101. */
  3102. static void dp_pdev_deinit(struct cdp_pdev *txrx_pdev, int force)
  3103. {
  3104. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3105. struct dp_soc *soc = pdev->soc;
  3106. qdf_nbuf_t curr_nbuf, next_nbuf;
  3107. int mac_id;
  3108. /*
  3109. * Prevent double pdev deinitialization during radio detach
  3110. * execution .i.e. in the absence of any vdev
  3111. */
  3112. if (pdev->pdev_deinit)
  3113. return;
  3114. pdev->pdev_deinit = 1;
  3115. dp_wdi_event_detach(pdev);
  3116. dp_tx_pdev_detach(pdev);
  3117. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3118. dp_srng_deinit(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3119. TCL_DATA, pdev->pdev_id);
  3120. dp_srng_deinit(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3121. WBM2SW_RELEASE, pdev->pdev_id);
  3122. }
  3123. dp_pktlogmod_exit(pdev);
  3124. dp_rx_pdev_detach(pdev);
  3125. dp_rx_pdev_mon_detach(pdev);
  3126. dp_neighbour_peers_detach(pdev);
  3127. qdf_spinlock_destroy(&pdev->tx_mutex);
  3128. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  3129. dp_ipa_uc_detach(soc, pdev);
  3130. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  3131. /* Cleanup per PDEV REO rings if configured */
  3132. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3133. dp_srng_deinit(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3134. REO_DST, pdev->pdev_id);
  3135. }
  3136. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3137. dp_rxdma_ring_cleanup(soc, pdev);
  3138. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3139. dp_mon_ring_deinit(soc, pdev, mac_id);
  3140. dp_srng_deinit(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3141. RXDMA_DST, 0);
  3142. }
  3143. curr_nbuf = pdev->invalid_peer_head_msdu;
  3144. while (curr_nbuf) {
  3145. next_nbuf = qdf_nbuf_next(curr_nbuf);
  3146. qdf_nbuf_free(curr_nbuf);
  3147. curr_nbuf = next_nbuf;
  3148. }
  3149. pdev->invalid_peer_head_msdu = NULL;
  3150. pdev->invalid_peer_tail_msdu = NULL;
  3151. dp_htt_ppdu_stats_detach(pdev);
  3152. qdf_nbuf_free(pdev->sojourn_buf);
  3153. dp_cal_client_detach(&pdev->cal_client_ctx);
  3154. soc->pdev_count--;
  3155. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  3156. qdf_mem_free(pdev->invalid_peer);
  3157. qdf_mem_free(pdev->dp_txrx_handle);
  3158. dp_pdev_mem_reset(pdev);
  3159. }
  3160. /**
  3161. * dp_pdev_deinit_wifi3() - Deinit txrx pdev
  3162. * @txrx_pdev: Datapath PDEV handle
  3163. * @force: Force deinit
  3164. *
  3165. * Return: None
  3166. */
  3167. static void dp_pdev_deinit_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3168. {
  3169. dp_pdev_deinit(txrx_pdev, force);
  3170. }
  3171. /*
  3172. * dp_pdev_detach() - Complete rest of pdev detach
  3173. * @txrx_pdev: Datapath PDEV handle
  3174. * @force: Force deinit
  3175. *
  3176. * Return: None
  3177. */
  3178. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force)
  3179. {
  3180. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3181. struct dp_soc *soc = pdev->soc;
  3182. int mac_id;
  3183. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3184. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3185. TCL_DATA, pdev->pdev_id);
  3186. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3187. WBM2SW_RELEASE, pdev->pdev_id);
  3188. }
  3189. dp_mon_link_free(pdev);
  3190. /* Cleanup per PDEV REO rings if configured */
  3191. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3192. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3193. REO_DST, pdev->pdev_id);
  3194. }
  3195. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3196. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3197. dp_mon_ring_cleanup(soc, pdev, mac_id);
  3198. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3199. RXDMA_DST, 0);
  3200. }
  3201. soc->pdev_list[pdev->pdev_id] = NULL;
  3202. qdf_mem_free(pdev);
  3203. }
  3204. /*
  3205. * dp_pdev_detach_wifi3() - detach txrx pdev
  3206. * @txrx_pdev: Datapath PDEV handle
  3207. * @force: Force detach
  3208. *
  3209. * Return: None
  3210. */
  3211. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3212. {
  3213. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3214. struct dp_soc *soc = pdev->soc;
  3215. if (soc->dp_soc_reinit) {
  3216. dp_pdev_detach(txrx_pdev, force);
  3217. } else {
  3218. dp_pdev_deinit(txrx_pdev, force);
  3219. dp_pdev_detach(txrx_pdev, force);
  3220. }
  3221. }
  3222. /*
  3223. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  3224. * @soc: DP SOC handle
  3225. */
  3226. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  3227. {
  3228. struct reo_desc_list_node *desc;
  3229. struct dp_rx_tid *rx_tid;
  3230. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  3231. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  3232. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  3233. rx_tid = &desc->rx_tid;
  3234. qdf_mem_unmap_nbytes_single(soc->osdev,
  3235. rx_tid->hw_qdesc_paddr,
  3236. QDF_DMA_BIDIRECTIONAL,
  3237. rx_tid->hw_qdesc_alloc_size);
  3238. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  3239. qdf_mem_free(desc);
  3240. }
  3241. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  3242. qdf_list_destroy(&soc->reo_desc_freelist);
  3243. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  3244. }
  3245. /**
  3246. * dp_soc_mem_reset() - Reset Dp Soc memory
  3247. * @soc: DP handle
  3248. *
  3249. * Return: None
  3250. */
  3251. static void dp_soc_mem_reset(struct dp_soc *soc)
  3252. {
  3253. uint16_t len = 0;
  3254. uint8_t *dp_soc_offset = (uint8_t *)soc;
  3255. len = sizeof(struct dp_soc) -
  3256. offsetof(struct dp_soc, dp_soc_reinit) -
  3257. sizeof(soc->dp_soc_reinit);
  3258. dp_soc_offset = dp_soc_offset +
  3259. offsetof(struct dp_soc, dp_soc_reinit) +
  3260. sizeof(soc->dp_soc_reinit);
  3261. qdf_mem_zero(dp_soc_offset, len);
  3262. }
  3263. /**
  3264. * dp_soc_deinit() - Deinitialize txrx SOC
  3265. * @txrx_soc: Opaque DP SOC handle
  3266. *
  3267. * Return: None
  3268. */
  3269. static void dp_soc_deinit(void *txrx_soc)
  3270. {
  3271. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3272. int i;
  3273. qdf_atomic_set(&soc->cmn_init_done, 0);
  3274. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3275. if (soc->pdev_list[i])
  3276. dp_pdev_deinit((struct cdp_pdev *)
  3277. soc->pdev_list[i], 1);
  3278. }
  3279. qdf_flush_work(&soc->htt_stats.work);
  3280. qdf_disable_work(&soc->htt_stats.work);
  3281. /* Free pending htt stats messages */
  3282. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  3283. dp_reo_cmdlist_destroy(soc);
  3284. dp_peer_find_detach(soc);
  3285. /* Free the ring memories */
  3286. /* Common rings */
  3287. dp_srng_deinit(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3288. /* Tx data rings */
  3289. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3290. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3291. dp_srng_deinit(soc, &soc->tcl_data_ring[i],
  3292. TCL_DATA, i);
  3293. dp_srng_deinit(soc, &soc->tx_comp_ring[i],
  3294. WBM2SW_RELEASE, i);
  3295. }
  3296. }
  3297. /* TCL command and status rings */
  3298. dp_srng_deinit(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3299. dp_srng_deinit(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3300. /* Rx data rings */
  3301. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3302. soc->num_reo_dest_rings =
  3303. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3304. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3305. /* TODO: Get number of rings and ring sizes
  3306. * from wlan_cfg
  3307. */
  3308. dp_srng_deinit(soc, &soc->reo_dest_ring[i],
  3309. REO_DST, i);
  3310. }
  3311. }
  3312. /* REO reinjection ring */
  3313. dp_srng_deinit(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3314. /* Rx release ring */
  3315. dp_srng_deinit(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3316. /* Rx exception ring */
  3317. /* TODO: Better to store ring_type and ring_num in
  3318. * dp_srng during setup
  3319. */
  3320. dp_srng_deinit(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3321. /* REO command and status rings */
  3322. dp_srng_deinit(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3323. dp_srng_deinit(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3324. dp_soc_wds_detach(soc);
  3325. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  3326. qdf_spinlock_destroy(&soc->htt_stats.lock);
  3327. htt_soc_htc_dealloc(soc->htt_handle);
  3328. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  3329. dp_reo_cmdlist_destroy(soc);
  3330. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  3331. dp_reo_desc_freelist_destroy(soc);
  3332. qdf_spinlock_destroy(&soc->ast_lock);
  3333. dp_soc_mem_reset(soc);
  3334. }
  3335. /**
  3336. * dp_soc_deinit_wifi3() - Deinitialize txrx SOC
  3337. * @txrx_soc: Opaque DP SOC handle
  3338. *
  3339. * Return: None
  3340. */
  3341. static void dp_soc_deinit_wifi3(void *txrx_soc)
  3342. {
  3343. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3344. soc->dp_soc_reinit = 1;
  3345. dp_soc_deinit(txrx_soc);
  3346. }
  3347. /*
  3348. * dp_soc_detach() - Detach rest of txrx SOC
  3349. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3350. *
  3351. * Return: None
  3352. */
  3353. static void dp_soc_detach(void *txrx_soc)
  3354. {
  3355. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3356. int i;
  3357. qdf_atomic_set(&soc->cmn_init_done, 0);
  3358. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  3359. * SW descriptors
  3360. */
  3361. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3362. if (soc->pdev_list[i])
  3363. dp_pdev_detach((struct cdp_pdev *)
  3364. soc->pdev_list[i], 1);
  3365. }
  3366. /* Free the ring memories */
  3367. /* Common rings */
  3368. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3369. dp_tx_soc_detach(soc);
  3370. /* Tx data rings */
  3371. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3372. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3373. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  3374. TCL_DATA, i);
  3375. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  3376. WBM2SW_RELEASE, i);
  3377. }
  3378. }
  3379. /* TCL command and status rings */
  3380. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3381. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3382. /* Rx data rings */
  3383. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3384. soc->num_reo_dest_rings =
  3385. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3386. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3387. /* TODO: Get number of rings and ring sizes
  3388. * from wlan_cfg
  3389. */
  3390. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  3391. REO_DST, i);
  3392. }
  3393. }
  3394. /* REO reinjection ring */
  3395. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3396. /* Rx release ring */
  3397. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3398. /* Rx exception ring */
  3399. /* TODO: Better to store ring_type and ring_num in
  3400. * dp_srng during setup
  3401. */
  3402. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3403. /* REO command and status rings */
  3404. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3405. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3406. dp_hw_link_desc_pool_cleanup(soc);
  3407. htt_soc_detach(soc->htt_handle);
  3408. soc->dp_soc_reinit = 0;
  3409. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  3410. qdf_mem_free(soc);
  3411. }
  3412. /*
  3413. * dp_soc_detach_wifi3() - Detach txrx SOC
  3414. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3415. *
  3416. * Return: None
  3417. */
  3418. static void dp_soc_detach_wifi3(void *txrx_soc)
  3419. {
  3420. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3421. if (soc->dp_soc_reinit) {
  3422. dp_soc_detach(txrx_soc);
  3423. } else {
  3424. dp_soc_deinit(txrx_soc);
  3425. dp_soc_detach(txrx_soc);
  3426. }
  3427. }
  3428. #if !defined(DISABLE_MON_CONFIG)
  3429. /**
  3430. * dp_mon_htt_srng_setup() - Prepare HTT messages for Monitor rings
  3431. * @soc: soc handle
  3432. * @pdev: physical device handle
  3433. * @mac_id: ring number
  3434. * @mac_for_pdev: mac_id
  3435. *
  3436. * Return: non-zero for failure, zero for success
  3437. */
  3438. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3439. struct dp_pdev *pdev,
  3440. int mac_id,
  3441. int mac_for_pdev)
  3442. {
  3443. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3444. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3445. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3446. pdev->rxdma_mon_buf_ring[mac_id]
  3447. .hal_srng,
  3448. RXDMA_MONITOR_BUF);
  3449. if (status != QDF_STATUS_SUCCESS) {
  3450. dp_err("Failed to send htt srng setup message for Rxdma mon buf ring");
  3451. return status;
  3452. }
  3453. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3454. pdev->rxdma_mon_dst_ring[mac_id]
  3455. .hal_srng,
  3456. RXDMA_MONITOR_DST);
  3457. if (status != QDF_STATUS_SUCCESS) {
  3458. dp_err("Failed to send htt srng setup message for Rxdma mon dst ring");
  3459. return status;
  3460. }
  3461. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3462. pdev->rxdma_mon_status_ring[mac_id]
  3463. .hal_srng,
  3464. RXDMA_MONITOR_STATUS);
  3465. if (status != QDF_STATUS_SUCCESS) {
  3466. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3467. return status;
  3468. }
  3469. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3470. pdev->rxdma_mon_desc_ring[mac_id]
  3471. .hal_srng,
  3472. RXDMA_MONITOR_DESC);
  3473. if (status != QDF_STATUS_SUCCESS) {
  3474. dp_err("Failed to send htt srng message for Rxdma mon desc ring");
  3475. return status;
  3476. }
  3477. } else {
  3478. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3479. pdev->rxdma_mon_status_ring[mac_id]
  3480. .hal_srng,
  3481. RXDMA_MONITOR_STATUS);
  3482. if (status != QDF_STATUS_SUCCESS) {
  3483. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3484. return status;
  3485. }
  3486. }
  3487. return status;
  3488. }
  3489. #else
  3490. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3491. struct dp_pdev *pdev,
  3492. int mac_id,
  3493. int mac_for_pdev)
  3494. {
  3495. return QDF_STATUS_SUCCESS;
  3496. }
  3497. #endif
  3498. /*
  3499. * dp_rxdma_ring_config() - configure the RX DMA rings
  3500. *
  3501. * This function is used to configure the MAC rings.
  3502. * On MCL host provides buffers in Host2FW ring
  3503. * FW refills (copies) buffers to the ring and updates
  3504. * ring_idx in register
  3505. *
  3506. * @soc: data path SoC handle
  3507. *
  3508. * Return: zero on success, non-zero on failure
  3509. */
  3510. #ifdef QCA_HOST2FW_RXBUF_RING
  3511. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3512. {
  3513. int i;
  3514. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3515. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3516. struct dp_pdev *pdev = soc->pdev_list[i];
  3517. if (pdev) {
  3518. int mac_id;
  3519. bool dbs_enable = 0;
  3520. int max_mac_rings =
  3521. wlan_cfg_get_num_mac_rings
  3522. (pdev->wlan_cfg_ctx);
  3523. htt_srng_setup(soc->htt_handle, 0,
  3524. pdev->rx_refill_buf_ring.hal_srng,
  3525. RXDMA_BUF);
  3526. if (pdev->rx_refill_buf_ring2.hal_srng)
  3527. htt_srng_setup(soc->htt_handle, 0,
  3528. pdev->rx_refill_buf_ring2.hal_srng,
  3529. RXDMA_BUF);
  3530. if (soc->cdp_soc.ol_ops->
  3531. is_hw_dbs_2x2_capable) {
  3532. dbs_enable = soc->cdp_soc.ol_ops->
  3533. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  3534. }
  3535. if (dbs_enable) {
  3536. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3537. QDF_TRACE_LEVEL_ERROR,
  3538. FL("DBS enabled max_mac_rings %d"),
  3539. max_mac_rings);
  3540. } else {
  3541. max_mac_rings = 1;
  3542. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3543. QDF_TRACE_LEVEL_ERROR,
  3544. FL("DBS disabled, max_mac_rings %d"),
  3545. max_mac_rings);
  3546. }
  3547. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3548. FL("pdev_id %d max_mac_rings %d"),
  3549. pdev->pdev_id, max_mac_rings);
  3550. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3551. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3552. mac_id, pdev->pdev_id);
  3553. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3554. QDF_TRACE_LEVEL_ERROR,
  3555. FL("mac_id %d"), mac_for_pdev);
  3556. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3557. pdev->rx_mac_buf_ring[mac_id]
  3558. .hal_srng,
  3559. RXDMA_BUF);
  3560. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3561. pdev->rxdma_err_dst_ring[mac_id]
  3562. .hal_srng,
  3563. RXDMA_DST);
  3564. /* Configure monitor mode rings */
  3565. status = dp_mon_htt_srng_setup(soc, pdev,
  3566. mac_id,
  3567. mac_for_pdev);
  3568. if (status != QDF_STATUS_SUCCESS) {
  3569. dp_err("Failed to send htt monitor messages to target");
  3570. return status;
  3571. }
  3572. }
  3573. }
  3574. }
  3575. /*
  3576. * Timer to reap rxdma status rings.
  3577. * Needed until we enable ppdu end interrupts
  3578. */
  3579. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3580. dp_service_mon_rings, (void *)soc,
  3581. QDF_TIMER_TYPE_WAKE_APPS);
  3582. soc->reap_timer_init = 1;
  3583. return status;
  3584. }
  3585. #else
  3586. /* This is only for WIN */
  3587. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3588. {
  3589. int i;
  3590. int mac_id;
  3591. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3592. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3593. struct dp_pdev *pdev = soc->pdev_list[i];
  3594. if (pdev == NULL)
  3595. continue;
  3596. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3597. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3598. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3599. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3600. #ifndef DISABLE_MON_CONFIG
  3601. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3602. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3603. RXDMA_MONITOR_BUF);
  3604. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3605. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3606. RXDMA_MONITOR_DST);
  3607. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3608. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3609. RXDMA_MONITOR_STATUS);
  3610. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3611. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3612. RXDMA_MONITOR_DESC);
  3613. #endif
  3614. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3615. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3616. RXDMA_DST);
  3617. }
  3618. }
  3619. return status;
  3620. }
  3621. #endif
  3622. /*
  3623. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3624. * @cdp_soc: Opaque Datapath SOC handle
  3625. *
  3626. * Return: zero on success, non-zero on failure
  3627. */
  3628. static QDF_STATUS
  3629. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3630. {
  3631. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3632. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3633. htt_soc_attach_target(soc->htt_handle);
  3634. status = dp_rxdma_ring_config(soc);
  3635. if (status != QDF_STATUS_SUCCESS) {
  3636. dp_err("Failed to send htt srng setup messages to target");
  3637. return status;
  3638. }
  3639. DP_STATS_INIT(soc);
  3640. /* initialize work queue for stats processing */
  3641. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3642. return QDF_STATUS_SUCCESS;
  3643. }
  3644. /*
  3645. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3646. * @txrx_soc: Datapath SOC handle
  3647. */
  3648. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3649. {
  3650. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3651. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3652. }
  3653. /*
  3654. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3655. * @txrx_soc: Datapath SOC handle
  3656. * @nss_cfg: nss config
  3657. */
  3658. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3659. {
  3660. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3661. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3662. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3663. /*
  3664. * TODO: masked out based on the per offloaded radio
  3665. */
  3666. switch (config) {
  3667. case dp_nss_cfg_default:
  3668. break;
  3669. case dp_nss_cfg_dbdc:
  3670. case dp_nss_cfg_dbtc:
  3671. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3672. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3673. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3674. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3675. break;
  3676. default:
  3677. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3678. "Invalid offload config %d", config);
  3679. }
  3680. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3681. FL("nss-wifi<0> nss config is enabled"));
  3682. }
  3683. /*
  3684. * dp_vdev_attach_wifi3() - attach txrx vdev
  3685. * @txrx_pdev: Datapath PDEV handle
  3686. * @vdev_mac_addr: MAC address of the virtual interface
  3687. * @vdev_id: VDEV Id
  3688. * @wlan_op_mode: VDEV operating mode
  3689. *
  3690. * Return: DP VDEV handle on success, NULL on failure
  3691. */
  3692. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3693. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3694. {
  3695. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3696. struct dp_soc *soc = pdev->soc;
  3697. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3698. if (!vdev) {
  3699. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3700. FL("DP VDEV memory allocation failed"));
  3701. goto fail0;
  3702. }
  3703. vdev->pdev = pdev;
  3704. vdev->vdev_id = vdev_id;
  3705. vdev->opmode = op_mode;
  3706. vdev->osdev = soc->osdev;
  3707. vdev->osif_rx = NULL;
  3708. vdev->osif_rsim_rx_decap = NULL;
  3709. vdev->osif_get_key = NULL;
  3710. vdev->osif_rx_mon = NULL;
  3711. vdev->osif_tx_free_ext = NULL;
  3712. vdev->osif_vdev = NULL;
  3713. vdev->delete.pending = 0;
  3714. vdev->safemode = 0;
  3715. vdev->drop_unenc = 1;
  3716. vdev->sec_type = cdp_sec_type_none;
  3717. #ifdef notyet
  3718. vdev->filters_num = 0;
  3719. #endif
  3720. qdf_mem_copy(
  3721. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3722. /* TODO: Initialize default HTT meta data that will be used in
  3723. * TCL descriptors for packets transmitted from this VDEV
  3724. */
  3725. TAILQ_INIT(&vdev->peer_list);
  3726. if ((soc->intr_mode == DP_INTR_POLL) &&
  3727. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3728. if ((pdev->vdev_count == 0) ||
  3729. (wlan_op_mode_monitor == vdev->opmode))
  3730. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3731. }
  3732. if (wlan_op_mode_monitor == vdev->opmode) {
  3733. pdev->monitor_vdev = vdev;
  3734. return (struct cdp_vdev *)vdev;
  3735. }
  3736. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3737. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3738. vdev->dscp_tid_map_id = 0;
  3739. vdev->mcast_enhancement_en = 0;
  3740. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3741. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3742. /* add this vdev into the pdev's list */
  3743. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3744. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3745. pdev->vdev_count++;
  3746. dp_tx_vdev_attach(vdev);
  3747. if (pdev->vdev_count == 1)
  3748. dp_lro_hash_setup(soc, pdev);
  3749. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3750. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3751. DP_STATS_INIT(vdev);
  3752. if (wlan_op_mode_sta == vdev->opmode)
  3753. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3754. vdev->mac_addr.raw,
  3755. NULL);
  3756. return (struct cdp_vdev *)vdev;
  3757. fail0:
  3758. return NULL;
  3759. }
  3760. /**
  3761. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3762. * @vdev: Datapath VDEV handle
  3763. * @osif_vdev: OSIF vdev handle
  3764. * @ctrl_vdev: UMAC vdev handle
  3765. * @txrx_ops: Tx and Rx operations
  3766. *
  3767. * Return: DP VDEV handle on success, NULL on failure
  3768. */
  3769. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3770. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3771. struct ol_txrx_ops *txrx_ops)
  3772. {
  3773. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3774. vdev->osif_vdev = osif_vdev;
  3775. vdev->ctrl_vdev = ctrl_vdev;
  3776. vdev->osif_rx = txrx_ops->rx.rx;
  3777. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3778. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3779. vdev->osif_get_key = txrx_ops->get_key;
  3780. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3781. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3782. #ifdef notyet
  3783. #if ATH_SUPPORT_WAPI
  3784. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3785. #endif
  3786. #endif
  3787. #ifdef UMAC_SUPPORT_PROXY_ARP
  3788. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3789. #endif
  3790. vdev->me_convert = txrx_ops->me_convert;
  3791. /* TODO: Enable the following once Tx code is integrated */
  3792. if (vdev->mesh_vdev)
  3793. txrx_ops->tx.tx = dp_tx_send_mesh;
  3794. else
  3795. txrx_ops->tx.tx = dp_tx_send;
  3796. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3797. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3798. "DP Vdev Register success");
  3799. }
  3800. /**
  3801. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3802. * @vdev: Datapath VDEV handle
  3803. *
  3804. * Return: void
  3805. */
  3806. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  3807. {
  3808. struct dp_pdev *pdev = vdev->pdev;
  3809. struct dp_soc *soc = pdev->soc;
  3810. struct dp_peer *peer;
  3811. uint16_t *peer_ids;
  3812. uint8_t i = 0, j = 0;
  3813. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3814. if (!peer_ids) {
  3815. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3816. "DP alloc failure - unable to flush peers");
  3817. return;
  3818. }
  3819. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3820. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3821. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3822. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  3823. if (j < soc->max_peers)
  3824. peer_ids[j++] = peer->peer_ids[i];
  3825. }
  3826. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3827. for (i = 0; i < j ; i++) {
  3828. peer = dp_peer_find_by_id(soc, peer_ids[i]);
  3829. if (peer) {
  3830. dp_info("peer: %pM is getting flush",
  3831. peer->mac_addr.raw);
  3832. dp_peer_delete_wifi3(peer, 0);
  3833. /*
  3834. * we need to call dp_peer_unref_del_find_by_id()
  3835. * to remove additional ref count incremented
  3836. * by dp_peer_find_by_id() call.
  3837. *
  3838. * Hold the ref count while executing
  3839. * dp_peer_delete_wifi3() call.
  3840. *
  3841. */
  3842. dp_peer_unref_del_find_by_id(peer);
  3843. dp_rx_peer_unmap_handler(soc, peer_ids[i],
  3844. vdev->vdev_id,
  3845. peer->mac_addr.raw, 0);
  3846. }
  3847. }
  3848. qdf_mem_free(peer_ids);
  3849. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3850. FL("Flushed peers for vdev object %pK "), vdev);
  3851. }
  3852. /*
  3853. * dp_vdev_detach_wifi3() - Detach txrx vdev
  3854. * @txrx_vdev: Datapath VDEV handle
  3855. * @callback: Callback OL_IF on completion of detach
  3856. * @cb_context: Callback context
  3857. *
  3858. */
  3859. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  3860. ol_txrx_vdev_delete_cb callback, void *cb_context)
  3861. {
  3862. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3863. struct dp_pdev *pdev = vdev->pdev;
  3864. struct dp_soc *soc = pdev->soc;
  3865. struct dp_neighbour_peer *peer = NULL;
  3866. struct dp_neighbour_peer *temp_peer = NULL;
  3867. /* preconditions */
  3868. qdf_assert(vdev);
  3869. if (wlan_op_mode_monitor == vdev->opmode)
  3870. goto free_vdev;
  3871. if (wlan_op_mode_sta == vdev->opmode)
  3872. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3873. /*
  3874. * If Target is hung, flush all peers before detaching vdev
  3875. * this will free all references held due to missing
  3876. * unmap commands from Target
  3877. */
  3878. if ((hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET) ||
  3879. !hif_is_target_ready(HIF_GET_SOFTC(soc->hif_handle)))
  3880. dp_vdev_flush_peers(vdev);
  3881. /*
  3882. * Use peer_ref_mutex while accessing peer_list, in case
  3883. * a peer is in the process of being removed from the list.
  3884. */
  3885. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3886. /* check that the vdev has no peers allocated */
  3887. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3888. /* debug print - will be removed later */
  3889. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3890. FL("not deleting vdev object %pK (%pM)"
  3891. "until deletion finishes for all its peers"),
  3892. vdev, vdev->mac_addr.raw);
  3893. /* indicate that the vdev needs to be deleted */
  3894. vdev->delete.pending = 1;
  3895. vdev->delete.callback = callback;
  3896. vdev->delete.context = cb_context;
  3897. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3898. return;
  3899. }
  3900. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3901. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3902. if (!soc->hw_nac_monitor_support) {
  3903. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3904. neighbour_peer_list_elem) {
  3905. QDF_ASSERT(peer->vdev != vdev);
  3906. }
  3907. } else {
  3908. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  3909. neighbour_peer_list_elem, temp_peer) {
  3910. if (peer->vdev == vdev) {
  3911. TAILQ_REMOVE(&pdev->neighbour_peers_list, peer,
  3912. neighbour_peer_list_elem);
  3913. qdf_mem_free(peer);
  3914. }
  3915. }
  3916. }
  3917. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3918. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3919. dp_tx_vdev_detach(vdev);
  3920. /* remove the vdev from its parent pdev's list */
  3921. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3922. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3923. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3924. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3925. free_vdev:
  3926. qdf_mem_free(vdev);
  3927. if (callback)
  3928. callback(cb_context);
  3929. }
  3930. /*
  3931. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3932. * @soc - datapath soc handle
  3933. * @peer - datapath peer handle
  3934. *
  3935. * Delete the AST entries belonging to a peer
  3936. */
  3937. #ifdef FEATURE_AST
  3938. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3939. struct dp_peer *peer)
  3940. {
  3941. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3942. qdf_spin_lock_bh(&soc->ast_lock);
  3943. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3944. dp_peer_del_ast(soc, ast_entry);
  3945. peer->self_ast_entry = NULL;
  3946. qdf_spin_unlock_bh(&soc->ast_lock);
  3947. }
  3948. #else
  3949. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3950. struct dp_peer *peer)
  3951. {
  3952. }
  3953. #endif
  3954. #if ATH_SUPPORT_WRAP
  3955. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3956. uint8_t *peer_mac_addr)
  3957. {
  3958. struct dp_peer *peer;
  3959. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3960. 0, vdev->vdev_id);
  3961. if (!peer)
  3962. return NULL;
  3963. if (peer->bss_peer)
  3964. return peer;
  3965. dp_peer_unref_delete(peer);
  3966. return NULL;
  3967. }
  3968. #else
  3969. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3970. uint8_t *peer_mac_addr)
  3971. {
  3972. struct dp_peer *peer;
  3973. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3974. 0, vdev->vdev_id);
  3975. if (!peer)
  3976. return NULL;
  3977. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  3978. return peer;
  3979. dp_peer_unref_delete(peer);
  3980. return NULL;
  3981. }
  3982. #endif
  3983. #ifdef FEATURE_AST
  3984. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3985. uint8_t *peer_mac_addr)
  3986. {
  3987. struct dp_ast_entry *ast_entry;
  3988. qdf_spin_lock_bh(&soc->ast_lock);
  3989. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  3990. if (ast_entry && ast_entry->next_hop &&
  3991. !ast_entry->delete_in_progress)
  3992. dp_peer_del_ast(soc, ast_entry);
  3993. qdf_spin_unlock_bh(&soc->ast_lock);
  3994. }
  3995. #endif
  3996. /*
  3997. * dp_peer_create_wifi3() - attach txrx peer
  3998. * @txrx_vdev: Datapath VDEV handle
  3999. * @peer_mac_addr: Peer MAC address
  4000. *
  4001. * Return: DP peeer handle on success, NULL on failure
  4002. */
  4003. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  4004. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  4005. {
  4006. struct dp_peer *peer;
  4007. int i;
  4008. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4009. struct dp_pdev *pdev;
  4010. struct dp_soc *soc;
  4011. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  4012. /* preconditions */
  4013. qdf_assert(vdev);
  4014. qdf_assert(peer_mac_addr);
  4015. pdev = vdev->pdev;
  4016. soc = pdev->soc;
  4017. /*
  4018. * If a peer entry with given MAC address already exists,
  4019. * reuse the peer and reset the state of peer.
  4020. */
  4021. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  4022. if (peer) {
  4023. qdf_atomic_init(&peer->is_default_route_set);
  4024. dp_peer_cleanup(vdev, peer);
  4025. peer->delete_in_progress = false;
  4026. dp_peer_delete_ast_entries(soc, peer);
  4027. if ((vdev->opmode == wlan_op_mode_sta) &&
  4028. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4029. DP_MAC_ADDR_LEN)) {
  4030. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4031. }
  4032. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4033. /*
  4034. * Control path maintains a node count which is incremented
  4035. * for every new peer create command. Since new peer is not being
  4036. * created and earlier reference is reused here,
  4037. * peer_unref_delete event is sent to control path to
  4038. * increment the count back.
  4039. */
  4040. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  4041. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4042. peer->mac_addr.raw, vdev->mac_addr.raw,
  4043. vdev->opmode, peer->ctrl_peer, ctrl_peer);
  4044. }
  4045. peer->ctrl_peer = ctrl_peer;
  4046. dp_local_peer_id_alloc(pdev, peer);
  4047. DP_STATS_INIT(peer);
  4048. return (void *)peer;
  4049. } else {
  4050. /*
  4051. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  4052. * need to remove the AST entry which was earlier added as a WDS
  4053. * entry.
  4054. * If an AST entry exists, but no peer entry exists with a given
  4055. * MAC addresses, we could deduce it as a WDS entry
  4056. */
  4057. dp_peer_ast_handle_roam_del(soc, peer_mac_addr);
  4058. }
  4059. #ifdef notyet
  4060. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  4061. soc->mempool_ol_ath_peer);
  4062. #else
  4063. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  4064. #endif
  4065. if (!peer)
  4066. return NULL; /* failure */
  4067. qdf_mem_zero(peer, sizeof(struct dp_peer));
  4068. TAILQ_INIT(&peer->ast_entry_list);
  4069. /* store provided params */
  4070. peer->vdev = vdev;
  4071. peer->ctrl_peer = ctrl_peer;
  4072. if ((vdev->opmode == wlan_op_mode_sta) &&
  4073. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4074. DP_MAC_ADDR_LEN)) {
  4075. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4076. }
  4077. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4078. qdf_spinlock_create(&peer->peer_info_lock);
  4079. qdf_mem_copy(
  4080. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  4081. /* TODO: See of rx_opt_proc is really required */
  4082. peer->rx_opt_proc = soc->rx_opt_proc;
  4083. /* initialize the peer_id */
  4084. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  4085. peer->peer_ids[i] = HTT_INVALID_PEER;
  4086. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4087. qdf_atomic_init(&peer->ref_cnt);
  4088. /* keep one reference for attach */
  4089. qdf_atomic_inc(&peer->ref_cnt);
  4090. /* add this peer into the vdev's list */
  4091. if (wlan_op_mode_sta == vdev->opmode)
  4092. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  4093. else
  4094. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  4095. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4096. /* TODO: See if hash based search is required */
  4097. dp_peer_find_hash_add(soc, peer);
  4098. /* Initialize the peer state */
  4099. peer->state = OL_TXRX_PEER_STATE_DISC;
  4100. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4101. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  4102. vdev, peer, peer->mac_addr.raw,
  4103. qdf_atomic_read(&peer->ref_cnt));
  4104. /*
  4105. * For every peer MAp message search and set if bss_peer
  4106. */
  4107. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  4108. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4109. "vdev bss_peer!!!!");
  4110. peer->bss_peer = 1;
  4111. vdev->vap_bss_peer = peer;
  4112. }
  4113. for (i = 0; i < DP_MAX_TIDS; i++)
  4114. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  4115. dp_local_peer_id_alloc(pdev, peer);
  4116. DP_STATS_INIT(peer);
  4117. return (void *)peer;
  4118. }
  4119. /*
  4120. * dp_vdev_get_default_reo_hash() - get reo dest ring and hash values for a vdev
  4121. * @vdev: Datapath VDEV handle
  4122. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4123. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4124. *
  4125. * Return: None
  4126. */
  4127. static
  4128. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  4129. enum cdp_host_reo_dest_ring *reo_dest,
  4130. bool *hash_based)
  4131. {
  4132. struct dp_soc *soc;
  4133. struct dp_pdev *pdev;
  4134. pdev = vdev->pdev;
  4135. soc = pdev->soc;
  4136. /*
  4137. * hash based steering is disabled for Radios which are offloaded
  4138. * to NSS
  4139. */
  4140. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  4141. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  4142. /*
  4143. * Below line of code will ensure the proper reo_dest ring is chosen
  4144. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  4145. */
  4146. *reo_dest = pdev->reo_dest;
  4147. }
  4148. #ifdef IPA_OFFLOAD
  4149. /*
  4150. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4151. * @vdev: Datapath VDEV handle
  4152. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4153. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4154. *
  4155. * If IPA is enabled in ini, for SAP mode, disable hash based
  4156. * steering, use default reo_dst ring for RX. Use config values for other modes.
  4157. * Return: None
  4158. */
  4159. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4160. enum cdp_host_reo_dest_ring *reo_dest,
  4161. bool *hash_based)
  4162. {
  4163. struct dp_soc *soc;
  4164. struct dp_pdev *pdev;
  4165. pdev = vdev->pdev;
  4166. soc = pdev->soc;
  4167. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4168. /*
  4169. * If IPA is enabled, disable hash-based flow steering and set
  4170. * reo_dest_ring_4 as the REO ring to receive packets on.
  4171. * IPA is configured to reap reo_dest_ring_4.
  4172. *
  4173. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  4174. * value enum value is from 1 - 4.
  4175. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  4176. */
  4177. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4178. if (vdev->opmode == wlan_op_mode_ap) {
  4179. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  4180. *hash_based = 0;
  4181. }
  4182. }
  4183. }
  4184. #else
  4185. /*
  4186. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4187. * @vdev: Datapath VDEV handle
  4188. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4189. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4190. *
  4191. * Use system config values for hash based steering.
  4192. * Return: None
  4193. */
  4194. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4195. enum cdp_host_reo_dest_ring *reo_dest,
  4196. bool *hash_based)
  4197. {
  4198. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4199. }
  4200. #endif /* IPA_OFFLOAD */
  4201. /*
  4202. * dp_peer_setup_wifi3() - initialize the peer
  4203. * @vdev_hdl: virtual device object
  4204. * @peer: Peer object
  4205. *
  4206. * Return: void
  4207. */
  4208. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  4209. {
  4210. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  4211. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4212. struct dp_pdev *pdev;
  4213. struct dp_soc *soc;
  4214. bool hash_based = 0;
  4215. enum cdp_host_reo_dest_ring reo_dest;
  4216. /* preconditions */
  4217. qdf_assert(vdev);
  4218. qdf_assert(peer);
  4219. pdev = vdev->pdev;
  4220. soc = pdev->soc;
  4221. peer->last_assoc_rcvd = 0;
  4222. peer->last_disassoc_rcvd = 0;
  4223. peer->last_deauth_rcvd = 0;
  4224. dp_peer_setup_get_reo_hash(vdev, &reo_dest, &hash_based);
  4225. dp_info("pdev: %d vdev :%d opmode:%u hash-based-steering:%d default-reo_dest:%u",
  4226. pdev->pdev_id, vdev->vdev_id,
  4227. vdev->opmode, hash_based, reo_dest);
  4228. /*
  4229. * There are corner cases where the AD1 = AD2 = "VAPs address"
  4230. * i.e both the devices have same MAC address. In these
  4231. * cases we want such pkts to be processed in NULL Q handler
  4232. * which is REO2TCL ring. for this reason we should
  4233. * not setup reo_queues and default route for bss_peer.
  4234. */
  4235. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap)
  4236. return;
  4237. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  4238. /* TODO: Check the destination ring number to be passed to FW */
  4239. soc->cdp_soc.ol_ops->peer_set_default_routing(
  4240. pdev->ctrl_pdev, peer->mac_addr.raw,
  4241. peer->vdev->vdev_id, hash_based, reo_dest);
  4242. }
  4243. qdf_atomic_set(&peer->is_default_route_set, 1);
  4244. dp_peer_rx_init(pdev, peer);
  4245. return;
  4246. }
  4247. /*
  4248. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  4249. * @vdev_handle: virtual device object
  4250. * @htt_pkt_type: type of pkt
  4251. *
  4252. * Return: void
  4253. */
  4254. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  4255. enum htt_cmn_pkt_type val)
  4256. {
  4257. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4258. vdev->tx_encap_type = val;
  4259. }
  4260. /*
  4261. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  4262. * @vdev_handle: virtual device object
  4263. * @htt_pkt_type: type of pkt
  4264. *
  4265. * Return: void
  4266. */
  4267. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  4268. enum htt_cmn_pkt_type val)
  4269. {
  4270. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4271. vdev->rx_decap_type = val;
  4272. }
  4273. /*
  4274. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  4275. * @txrx_soc: cdp soc handle
  4276. * @ac: Access category
  4277. * @value: timeout value in millisec
  4278. *
  4279. * Return: void
  4280. */
  4281. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4282. uint8_t ac, uint32_t value)
  4283. {
  4284. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4285. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  4286. }
  4287. /*
  4288. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  4289. * @txrx_soc: cdp soc handle
  4290. * @ac: access category
  4291. * @value: timeout value in millisec
  4292. *
  4293. * Return: void
  4294. */
  4295. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4296. uint8_t ac, uint32_t *value)
  4297. {
  4298. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4299. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  4300. }
  4301. /*
  4302. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  4303. * @pdev_handle: physical device object
  4304. * @val: reo destination ring index (1 - 4)
  4305. *
  4306. * Return: void
  4307. */
  4308. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  4309. enum cdp_host_reo_dest_ring val)
  4310. {
  4311. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4312. if (pdev)
  4313. pdev->reo_dest = val;
  4314. }
  4315. /*
  4316. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  4317. * @pdev_handle: physical device object
  4318. *
  4319. * Return: reo destination ring index
  4320. */
  4321. static enum cdp_host_reo_dest_ring
  4322. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  4323. {
  4324. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4325. if (pdev)
  4326. return pdev->reo_dest;
  4327. else
  4328. return cdp_host_reo_dest_ring_unknown;
  4329. }
  4330. /*
  4331. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  4332. * @pdev_handle: device object
  4333. * @val: value to be set
  4334. *
  4335. * Return: void
  4336. */
  4337. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  4338. uint32_t val)
  4339. {
  4340. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4341. /* Enable/Disable smart mesh filtering. This flag will be checked
  4342. * during rx processing to check if packets are from NAC clients.
  4343. */
  4344. pdev->filter_neighbour_peers = val;
  4345. return 0;
  4346. }
  4347. /*
  4348. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  4349. * address for smart mesh filtering
  4350. * @vdev_handle: virtual device object
  4351. * @cmd: Add/Del command
  4352. * @macaddr: nac client mac address
  4353. *
  4354. * Return: void
  4355. */
  4356. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  4357. uint32_t cmd, uint8_t *macaddr)
  4358. {
  4359. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4360. struct dp_pdev *pdev = vdev->pdev;
  4361. struct dp_neighbour_peer *peer = NULL;
  4362. if (!macaddr)
  4363. goto fail0;
  4364. /* Store address of NAC (neighbour peer) which will be checked
  4365. * against TA of received packets.
  4366. */
  4367. if (cmd == DP_NAC_PARAM_ADD) {
  4368. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  4369. sizeof(*peer));
  4370. if (!peer) {
  4371. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4372. FL("DP neighbour peer node memory allocation failed"));
  4373. goto fail0;
  4374. }
  4375. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  4376. macaddr, DP_MAC_ADDR_LEN);
  4377. peer->vdev = vdev;
  4378. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4379. /* add this neighbour peer into the list */
  4380. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  4381. neighbour_peer_list_elem);
  4382. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4383. /* first neighbour */
  4384. if (!pdev->neighbour_peers_added) {
  4385. pdev->neighbour_peers_added = true;
  4386. dp_ppdu_ring_cfg(pdev);
  4387. }
  4388. return 1;
  4389. } else if (cmd == DP_NAC_PARAM_DEL) {
  4390. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4391. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  4392. neighbour_peer_list_elem) {
  4393. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  4394. macaddr, DP_MAC_ADDR_LEN)) {
  4395. /* delete this peer from the list */
  4396. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  4397. peer, neighbour_peer_list_elem);
  4398. qdf_mem_free(peer);
  4399. break;
  4400. }
  4401. }
  4402. /* last neighbour deleted */
  4403. if (TAILQ_EMPTY(&pdev->neighbour_peers_list)) {
  4404. pdev->neighbour_peers_added = false;
  4405. dp_ppdu_ring_cfg(pdev);
  4406. }
  4407. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4408. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  4409. !pdev->enhanced_stats_en)
  4410. dp_ppdu_ring_reset(pdev);
  4411. return 1;
  4412. }
  4413. fail0:
  4414. return 0;
  4415. }
  4416. /*
  4417. * dp_get_sec_type() - Get the security type
  4418. * @peer: Datapath peer handle
  4419. * @sec_idx: Security id (mcast, ucast)
  4420. *
  4421. * return sec_type: Security type
  4422. */
  4423. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  4424. {
  4425. struct dp_peer *dpeer = (struct dp_peer *)peer;
  4426. return dpeer->security[sec_idx].sec_type;
  4427. }
  4428. /*
  4429. * dp_peer_authorize() - authorize txrx peer
  4430. * @peer_handle: Datapath peer handle
  4431. * @authorize
  4432. *
  4433. */
  4434. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  4435. {
  4436. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4437. struct dp_soc *soc;
  4438. if (peer != NULL) {
  4439. soc = peer->vdev->pdev->soc;
  4440. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4441. peer->authorize = authorize ? 1 : 0;
  4442. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4443. }
  4444. }
  4445. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  4446. struct dp_pdev *pdev,
  4447. struct dp_peer *peer,
  4448. uint32_t vdev_id)
  4449. {
  4450. struct dp_vdev *vdev = NULL;
  4451. struct dp_peer *bss_peer = NULL;
  4452. uint8_t *m_addr = NULL;
  4453. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4454. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4455. if (vdev->vdev_id == vdev_id)
  4456. break;
  4457. }
  4458. if (!vdev) {
  4459. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4460. "vdev is NULL");
  4461. } else {
  4462. if (vdev->vap_bss_peer == peer)
  4463. vdev->vap_bss_peer = NULL;
  4464. m_addr = peer->mac_addr.raw;
  4465. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  4466. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4467. m_addr, vdev->mac_addr.raw, vdev->opmode,
  4468. peer->ctrl_peer, NULL);
  4469. if (vdev && vdev->vap_bss_peer) {
  4470. bss_peer = vdev->vap_bss_peer;
  4471. DP_UPDATE_STATS(vdev, peer);
  4472. }
  4473. }
  4474. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4475. /*
  4476. * Peer AST list hast to be empty here
  4477. */
  4478. DP_AST_ASSERT(TAILQ_EMPTY(&peer->ast_entry_list));
  4479. qdf_mem_free(peer);
  4480. }
  4481. /**
  4482. * dp_delete_pending_vdev() - check and process vdev delete
  4483. * @pdev: DP specific pdev pointer
  4484. * @vdev: DP specific vdev pointer
  4485. * @vdev_id: vdev id corresponding to vdev
  4486. *
  4487. * This API does following:
  4488. * 1) It releases tx flow pools buffers as vdev is
  4489. * going down and no peers are associated.
  4490. * 2) It also detaches vdev before cleaning vdev (struct dp_vdev) memory
  4491. */
  4492. static void dp_delete_pending_vdev(struct dp_pdev *pdev, struct dp_vdev *vdev,
  4493. uint8_t vdev_id)
  4494. {
  4495. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  4496. void *vdev_delete_context = NULL;
  4497. vdev_delete_cb = vdev->delete.callback;
  4498. vdev_delete_context = vdev->delete.context;
  4499. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4500. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  4501. vdev, vdev->mac_addr.raw);
  4502. /* all peers are gone, go ahead and delete it */
  4503. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4504. FLOW_TYPE_VDEV, vdev_id);
  4505. dp_tx_vdev_detach(vdev);
  4506. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4507. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4508. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4509. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4510. FL("deleting vdev object %pK (%pM)"),
  4511. vdev, vdev->mac_addr.raw);
  4512. qdf_mem_free(vdev);
  4513. vdev = NULL;
  4514. if (vdev_delete_cb)
  4515. vdev_delete_cb(vdev_delete_context);
  4516. }
  4517. /*
  4518. * dp_peer_unref_delete() - unref and delete peer
  4519. * @peer_handle: Datapath peer handle
  4520. *
  4521. */
  4522. void dp_peer_unref_delete(void *peer_handle)
  4523. {
  4524. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4525. struct dp_vdev *vdev = peer->vdev;
  4526. struct dp_pdev *pdev = vdev->pdev;
  4527. struct dp_soc *soc = pdev->soc;
  4528. struct dp_peer *tmppeer;
  4529. int found = 0;
  4530. uint16_t peer_id;
  4531. uint16_t vdev_id;
  4532. bool delete_vdev;
  4533. /*
  4534. * Hold the lock all the way from checking if the peer ref count
  4535. * is zero until the peer references are removed from the hash
  4536. * table and vdev list (if the peer ref count is zero).
  4537. * This protects against a new HL tx operation starting to use the
  4538. * peer object just after this function concludes it's done being used.
  4539. * Furthermore, the lock needs to be held while checking whether the
  4540. * vdev's list of peers is empty, to make sure that list is not modified
  4541. * concurrently with the empty check.
  4542. */
  4543. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4544. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  4545. peer_id = peer->peer_ids[0];
  4546. vdev_id = vdev->vdev_id;
  4547. /*
  4548. * Make sure that the reference to the peer in
  4549. * peer object map is removed
  4550. */
  4551. if (peer_id != HTT_INVALID_PEER)
  4552. soc->peer_id_to_obj_map[peer_id] = NULL;
  4553. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4554. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  4555. /* remove the reference to the peer from the hash table */
  4556. dp_peer_find_hash_remove(soc, peer);
  4557. qdf_spin_lock_bh(&soc->ast_lock);
  4558. if (peer->self_ast_entry) {
  4559. dp_peer_del_ast(soc, peer->self_ast_entry);
  4560. peer->self_ast_entry = NULL;
  4561. }
  4562. qdf_spin_unlock_bh(&soc->ast_lock);
  4563. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  4564. if (tmppeer == peer) {
  4565. found = 1;
  4566. break;
  4567. }
  4568. }
  4569. if (found) {
  4570. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  4571. peer_list_elem);
  4572. } else {
  4573. /*Ignoring the remove operation as peer not found*/
  4574. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4575. "peer:%pK not found in vdev:%pK peerlist:%pK",
  4576. peer, vdev, &peer->vdev->peer_list);
  4577. }
  4578. /* cleanup the peer data */
  4579. dp_peer_cleanup(vdev, peer);
  4580. /* check whether the parent vdev has no peers left */
  4581. if (TAILQ_EMPTY(&vdev->peer_list)) {
  4582. /*
  4583. * capture vdev delete pending flag's status
  4584. * while holding peer_ref_mutex lock
  4585. */
  4586. delete_vdev = vdev->delete.pending;
  4587. /*
  4588. * Now that there are no references to the peer, we can
  4589. * release the peer reference lock.
  4590. */
  4591. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4592. /*
  4593. * Check if the parent vdev was waiting for its peers
  4594. * to be deleted, in order for it to be deleted too.
  4595. */
  4596. if (delete_vdev)
  4597. dp_delete_pending_vdev(pdev, vdev, vdev_id);
  4598. } else {
  4599. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4600. }
  4601. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev_id);
  4602. } else {
  4603. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4604. }
  4605. }
  4606. /*
  4607. * dp_peer_detach_wifi3() – Detach txrx peer
  4608. * @peer_handle: Datapath peer handle
  4609. * @bitmap: bitmap indicating special handling of request.
  4610. *
  4611. */
  4612. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4613. {
  4614. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4615. /* redirect the peer's rx delivery function to point to a
  4616. * discard func
  4617. */
  4618. peer->rx_opt_proc = dp_rx_discard;
  4619. /* Do not make ctrl_peer to NULL for connected sta peers.
  4620. * We need ctrl_peer to release the reference during dp
  4621. * peer free. This reference was held for
  4622. * obj_mgr peer during the creation of dp peer.
  4623. */
  4624. if (!(peer->vdev && (peer->vdev->opmode != wlan_op_mode_sta) &&
  4625. !peer->bss_peer))
  4626. peer->ctrl_peer = NULL;
  4627. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4628. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4629. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4630. qdf_spinlock_destroy(&peer->peer_info_lock);
  4631. /*
  4632. * Remove the reference added during peer_attach.
  4633. * The peer will still be left allocated until the
  4634. * PEER_UNMAP message arrives to remove the other
  4635. * reference, added by the PEER_MAP message.
  4636. */
  4637. dp_peer_unref_delete(peer_handle);
  4638. }
  4639. /*
  4640. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4641. * @peer_handle: Datapath peer handle
  4642. *
  4643. */
  4644. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4645. {
  4646. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4647. return vdev->mac_addr.raw;
  4648. }
  4649. /*
  4650. * dp_vdev_set_wds() - Enable per packet stats
  4651. * @vdev_handle: DP VDEV handle
  4652. * @val: value
  4653. *
  4654. * Return: none
  4655. */
  4656. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4657. {
  4658. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4659. vdev->wds_enabled = val;
  4660. return 0;
  4661. }
  4662. /*
  4663. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4664. * @peer_handle: Datapath peer handle
  4665. *
  4666. */
  4667. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4668. uint8_t vdev_id)
  4669. {
  4670. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4671. struct dp_vdev *vdev = NULL;
  4672. if (qdf_unlikely(!pdev))
  4673. return NULL;
  4674. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4675. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4676. if (vdev->vdev_id == vdev_id)
  4677. break;
  4678. }
  4679. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4680. return (struct cdp_vdev *)vdev;
  4681. }
  4682. /*
  4683. * dp_get_mon_vdev_from_pdev_wifi3() - Get vdev handle of monitor mode
  4684. * @dev: PDEV handle
  4685. *
  4686. * Return: VDEV handle of monitor mode
  4687. */
  4688. static struct cdp_vdev *dp_get_mon_vdev_from_pdev_wifi3(struct cdp_pdev *dev)
  4689. {
  4690. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4691. if (qdf_unlikely(!pdev))
  4692. return NULL;
  4693. return (struct cdp_vdev *)pdev->monitor_vdev;
  4694. }
  4695. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4696. {
  4697. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4698. return vdev->opmode;
  4699. }
  4700. static
  4701. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  4702. ol_txrx_rx_fp *stack_fn_p,
  4703. ol_osif_vdev_handle *osif_vdev_p)
  4704. {
  4705. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  4706. qdf_assert(vdev);
  4707. *stack_fn_p = vdev->osif_rx_stack;
  4708. *osif_vdev_p = vdev->osif_vdev;
  4709. }
  4710. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4711. {
  4712. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4713. struct dp_pdev *pdev = vdev->pdev;
  4714. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4715. }
  4716. /**
  4717. * dp_monitor_mode_ring_config() - Send the tlv config to fw for monitor buffer
  4718. * ring based on target
  4719. * @soc: soc handle
  4720. * @mac_for_pdev: pdev_id
  4721. * @pdev: physical device handle
  4722. * @ring_num: mac id
  4723. * @htt_tlv_filter: tlv filter
  4724. *
  4725. * Return: zero on success, non-zero on failure
  4726. */
  4727. static inline
  4728. QDF_STATUS dp_monitor_mode_ring_config(struct dp_soc *soc, uint8_t mac_for_pdev,
  4729. struct dp_pdev *pdev, uint8_t ring_num,
  4730. struct htt_rx_ring_tlv_filter htt_tlv_filter)
  4731. {
  4732. QDF_STATUS status;
  4733. if (soc->wlan_cfg_ctx->rxdma1_enable)
  4734. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4735. pdev->rxdma_mon_buf_ring[ring_num]
  4736. .hal_srng,
  4737. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE,
  4738. &htt_tlv_filter);
  4739. else
  4740. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4741. pdev->rx_mac_buf_ring[ring_num]
  4742. .hal_srng,
  4743. RXDMA_BUF, RX_BUFFER_SIZE,
  4744. &htt_tlv_filter);
  4745. return status;
  4746. }
  4747. /**
  4748. * dp_reset_monitor_mode() - Disable monitor mode
  4749. * @pdev_handle: Datapath PDEV handle
  4750. *
  4751. * Return: 0 on success, not 0 on failure
  4752. */
  4753. static QDF_STATUS dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  4754. {
  4755. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4756. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4757. struct dp_soc *soc = pdev->soc;
  4758. uint8_t pdev_id;
  4759. int mac_id;
  4760. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4761. pdev_id = pdev->pdev_id;
  4762. soc = pdev->soc;
  4763. qdf_spin_lock_bh(&pdev->mon_lock);
  4764. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4765. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4766. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4767. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4768. pdev, mac_id,
  4769. htt_tlv_filter);
  4770. if (status != QDF_STATUS_SUCCESS) {
  4771. dp_err("Failed to send tlv filter for monitor mode rings");
  4772. return status;
  4773. }
  4774. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4775. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4776. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  4777. &htt_tlv_filter);
  4778. }
  4779. pdev->monitor_vdev = NULL;
  4780. pdev->mcopy_mode = 0;
  4781. pdev->monitor_configured = false;
  4782. qdf_spin_unlock_bh(&pdev->mon_lock);
  4783. return QDF_STATUS_SUCCESS;
  4784. }
  4785. /**
  4786. * dp_set_nac() - set peer_nac
  4787. * @peer_handle: Datapath PEER handle
  4788. *
  4789. * Return: void
  4790. */
  4791. static void dp_set_nac(struct cdp_peer *peer_handle)
  4792. {
  4793. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4794. peer->nac = 1;
  4795. }
  4796. /**
  4797. * dp_get_tx_pending() - read pending tx
  4798. * @pdev_handle: Datapath PDEV handle
  4799. *
  4800. * Return: outstanding tx
  4801. */
  4802. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  4803. {
  4804. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4805. return qdf_atomic_read(&pdev->num_tx_outstanding);
  4806. }
  4807. /**
  4808. * dp_get_peer_mac_from_peer_id() - get peer mac
  4809. * @pdev_handle: Datapath PDEV handle
  4810. * @peer_id: Peer ID
  4811. * @peer_mac: MAC addr of PEER
  4812. *
  4813. * Return: void
  4814. */
  4815. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  4816. uint32_t peer_id, uint8_t *peer_mac)
  4817. {
  4818. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4819. struct dp_peer *peer;
  4820. if (pdev && peer_mac) {
  4821. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  4822. if (peer) {
  4823. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  4824. DP_MAC_ADDR_LEN);
  4825. dp_peer_unref_del_find_by_id(peer);
  4826. }
  4827. }
  4828. }
  4829. /**
  4830. * dp_pdev_configure_monitor_rings() - configure monitor rings
  4831. * @vdev_handle: Datapath VDEV handle
  4832. *
  4833. * Return: void
  4834. */
  4835. static QDF_STATUS dp_pdev_configure_monitor_rings(struct dp_pdev *pdev)
  4836. {
  4837. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4838. struct dp_soc *soc;
  4839. uint8_t pdev_id;
  4840. int mac_id;
  4841. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4842. pdev_id = pdev->pdev_id;
  4843. soc = pdev->soc;
  4844. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4845. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4846. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4847. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4848. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4849. pdev->mo_data_filter);
  4850. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4851. htt_tlv_filter.mpdu_start = 1;
  4852. htt_tlv_filter.msdu_start = 1;
  4853. htt_tlv_filter.packet = 1;
  4854. htt_tlv_filter.msdu_end = 1;
  4855. htt_tlv_filter.mpdu_end = 1;
  4856. htt_tlv_filter.packet_header = 1;
  4857. htt_tlv_filter.attention = 1;
  4858. htt_tlv_filter.ppdu_start = 0;
  4859. htt_tlv_filter.ppdu_end = 0;
  4860. htt_tlv_filter.ppdu_end_user_stats = 0;
  4861. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4862. htt_tlv_filter.ppdu_end_status_done = 0;
  4863. htt_tlv_filter.header_per_msdu = 1;
  4864. htt_tlv_filter.enable_fp =
  4865. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4866. htt_tlv_filter.enable_md = 0;
  4867. htt_tlv_filter.enable_mo =
  4868. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4869. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4870. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4871. if (pdev->mcopy_mode)
  4872. htt_tlv_filter.fp_data_filter = 0;
  4873. else
  4874. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4875. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4876. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4877. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4878. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4879. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4880. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4881. pdev, mac_id,
  4882. htt_tlv_filter);
  4883. if (status != QDF_STATUS_SUCCESS) {
  4884. dp_err("Failed to send tlv filter for monitor mode rings");
  4885. return status;
  4886. }
  4887. }
  4888. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4889. htt_tlv_filter.mpdu_start = 1;
  4890. htt_tlv_filter.msdu_start = 0;
  4891. htt_tlv_filter.packet = 0;
  4892. htt_tlv_filter.msdu_end = 0;
  4893. htt_tlv_filter.mpdu_end = 0;
  4894. htt_tlv_filter.attention = 0;
  4895. htt_tlv_filter.ppdu_start = 1;
  4896. htt_tlv_filter.ppdu_end = 1;
  4897. htt_tlv_filter.ppdu_end_user_stats = 1;
  4898. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4899. htt_tlv_filter.ppdu_end_status_done = 1;
  4900. htt_tlv_filter.enable_fp = 1;
  4901. htt_tlv_filter.enable_md = 0;
  4902. htt_tlv_filter.enable_mo = 1;
  4903. if (pdev->mcopy_mode) {
  4904. htt_tlv_filter.packet_header = 1;
  4905. }
  4906. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4907. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4908. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4909. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4910. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4911. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4912. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4913. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4914. pdev->pdev_id);
  4915. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4916. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4917. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4918. }
  4919. return status;
  4920. }
  4921. /**
  4922. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  4923. * @vdev_handle: Datapath VDEV handle
  4924. * @smart_monitor: Flag to denote if its smart monitor mode
  4925. *
  4926. * Return: 0 on success, not 0 on failure
  4927. */
  4928. static QDF_STATUS dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  4929. uint8_t smart_monitor)
  4930. {
  4931. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4932. struct dp_pdev *pdev;
  4933. qdf_assert(vdev);
  4934. pdev = vdev->pdev;
  4935. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4936. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  4937. pdev, pdev->pdev_id, pdev->soc, vdev);
  4938. /*Check if current pdev's monitor_vdev exists */
  4939. if (pdev->monitor_configured) {
  4940. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4941. "monitor vap already created vdev=%pK\n", vdev);
  4942. qdf_assert(vdev);
  4943. return QDF_STATUS_E_RESOURCES;
  4944. }
  4945. pdev->monitor_vdev = vdev;
  4946. pdev->monitor_configured = true;
  4947. /* If smart monitor mode, do not configure monitor ring */
  4948. if (smart_monitor)
  4949. return QDF_STATUS_SUCCESS;
  4950. return dp_pdev_configure_monitor_rings(pdev);
  4951. }
  4952. /**
  4953. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  4954. * @pdev_handle: Datapath PDEV handle
  4955. * @filter_val: Flag to select Filter for monitor mode
  4956. * Return: 0 on success, not 0 on failure
  4957. */
  4958. static QDF_STATUS
  4959. dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  4960. struct cdp_monitor_filter *filter_val)
  4961. {
  4962. /* Many monitor VAPs can exists in a system but only one can be up at
  4963. * anytime
  4964. */
  4965. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4966. struct dp_vdev *vdev = pdev->monitor_vdev;
  4967. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4968. struct dp_soc *soc;
  4969. uint8_t pdev_id;
  4970. int mac_id;
  4971. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4972. pdev_id = pdev->pdev_id;
  4973. soc = pdev->soc;
  4974. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4975. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4976. pdev, pdev_id, soc, vdev);
  4977. /*Check if current pdev's monitor_vdev exists */
  4978. if (!pdev->monitor_vdev) {
  4979. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4980. "vdev=%pK", vdev);
  4981. qdf_assert(vdev);
  4982. }
  4983. /* update filter mode, type in pdev structure */
  4984. pdev->mon_filter_mode = filter_val->mode;
  4985. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  4986. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  4987. pdev->fp_data_filter = filter_val->fp_data;
  4988. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  4989. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  4990. pdev->mo_data_filter = filter_val->mo_data;
  4991. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4992. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4993. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4994. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4995. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4996. pdev->mo_data_filter);
  4997. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4998. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4999. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5000. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5001. pdev, mac_id,
  5002. htt_tlv_filter);
  5003. if (status != QDF_STATUS_SUCCESS) {
  5004. dp_err("Failed to send tlv filter for monitor mode rings");
  5005. return status;
  5006. }
  5007. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5008. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5009. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5010. }
  5011. htt_tlv_filter.mpdu_start = 1;
  5012. htt_tlv_filter.msdu_start = 1;
  5013. htt_tlv_filter.packet = 1;
  5014. htt_tlv_filter.msdu_end = 1;
  5015. htt_tlv_filter.mpdu_end = 1;
  5016. htt_tlv_filter.packet_header = 1;
  5017. htt_tlv_filter.attention = 1;
  5018. htt_tlv_filter.ppdu_start = 0;
  5019. htt_tlv_filter.ppdu_end = 0;
  5020. htt_tlv_filter.ppdu_end_user_stats = 0;
  5021. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  5022. htt_tlv_filter.ppdu_end_status_done = 0;
  5023. htt_tlv_filter.header_per_msdu = 1;
  5024. htt_tlv_filter.enable_fp =
  5025. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  5026. htt_tlv_filter.enable_md = 0;
  5027. htt_tlv_filter.enable_mo =
  5028. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  5029. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  5030. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  5031. if (pdev->mcopy_mode)
  5032. htt_tlv_filter.fp_data_filter = 0;
  5033. else
  5034. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  5035. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  5036. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  5037. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  5038. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5039. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5040. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5041. pdev, mac_id,
  5042. htt_tlv_filter);
  5043. if (status != QDF_STATUS_SUCCESS) {
  5044. dp_err("Failed to send tlv filter for monitor mode rings");
  5045. return status;
  5046. }
  5047. }
  5048. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  5049. htt_tlv_filter.mpdu_start = 1;
  5050. htt_tlv_filter.msdu_start = 0;
  5051. htt_tlv_filter.packet = 0;
  5052. htt_tlv_filter.msdu_end = 0;
  5053. htt_tlv_filter.mpdu_end = 0;
  5054. htt_tlv_filter.attention = 0;
  5055. htt_tlv_filter.ppdu_start = 1;
  5056. htt_tlv_filter.ppdu_end = 1;
  5057. htt_tlv_filter.ppdu_end_user_stats = 1;
  5058. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5059. htt_tlv_filter.ppdu_end_status_done = 1;
  5060. htt_tlv_filter.enable_fp = 1;
  5061. htt_tlv_filter.enable_md = 0;
  5062. htt_tlv_filter.enable_mo = 1;
  5063. if (pdev->mcopy_mode) {
  5064. htt_tlv_filter.packet_header = 1;
  5065. }
  5066. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5067. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5068. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5069. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5070. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5071. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5072. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5073. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5074. pdev->pdev_id);
  5075. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5076. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5077. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5078. }
  5079. return QDF_STATUS_SUCCESS;
  5080. }
  5081. /**
  5082. * dp_get_pdev_id_frm_pdev() - get pdev_id
  5083. * @pdev_handle: Datapath PDEV handle
  5084. *
  5085. * Return: pdev_id
  5086. */
  5087. static
  5088. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  5089. {
  5090. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5091. return pdev->pdev_id;
  5092. }
  5093. /**
  5094. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  5095. * @pdev_handle: Datapath PDEV handle
  5096. * @chan_noise_floor: Channel Noise Floor
  5097. *
  5098. * Return: void
  5099. */
  5100. static
  5101. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  5102. int16_t chan_noise_floor)
  5103. {
  5104. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5105. pdev->chan_noise_floor = chan_noise_floor;
  5106. }
  5107. /**
  5108. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  5109. * @vdev_handle: Datapath VDEV handle
  5110. * Return: true on ucast filter flag set
  5111. */
  5112. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  5113. {
  5114. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5115. struct dp_pdev *pdev;
  5116. pdev = vdev->pdev;
  5117. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  5118. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  5119. return true;
  5120. return false;
  5121. }
  5122. /**
  5123. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  5124. * @vdev_handle: Datapath VDEV handle
  5125. * Return: true on mcast filter flag set
  5126. */
  5127. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  5128. {
  5129. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5130. struct dp_pdev *pdev;
  5131. pdev = vdev->pdev;
  5132. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  5133. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  5134. return true;
  5135. return false;
  5136. }
  5137. /**
  5138. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  5139. * @vdev_handle: Datapath VDEV handle
  5140. * Return: true on non data filter flag set
  5141. */
  5142. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  5143. {
  5144. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5145. struct dp_pdev *pdev;
  5146. pdev = vdev->pdev;
  5147. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  5148. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  5149. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  5150. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  5151. return true;
  5152. }
  5153. }
  5154. return false;
  5155. }
  5156. #ifdef MESH_MODE_SUPPORT
  5157. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  5158. {
  5159. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5160. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5161. FL("val %d"), val);
  5162. vdev->mesh_vdev = val;
  5163. }
  5164. /*
  5165. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  5166. * @vdev_hdl: virtual device object
  5167. * @val: value to be set
  5168. *
  5169. * Return: void
  5170. */
  5171. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  5172. {
  5173. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5174. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5175. FL("val %d"), val);
  5176. vdev->mesh_rx_filter = val;
  5177. }
  5178. #endif
  5179. /*
  5180. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  5181. * Current scope is bar received count
  5182. *
  5183. * @pdev_handle: DP_PDEV handle
  5184. *
  5185. * Return: void
  5186. */
  5187. #define STATS_PROC_TIMEOUT (HZ/1000)
  5188. static void
  5189. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  5190. {
  5191. struct dp_vdev *vdev;
  5192. struct dp_peer *peer;
  5193. uint32_t waitcnt;
  5194. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5195. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5196. if (!peer) {
  5197. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5198. FL("DP Invalid Peer refernce"));
  5199. return;
  5200. }
  5201. if (peer->delete_in_progress) {
  5202. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5203. FL("DP Peer deletion in progress"));
  5204. continue;
  5205. }
  5206. qdf_atomic_inc(&peer->ref_cnt);
  5207. waitcnt = 0;
  5208. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  5209. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  5210. && waitcnt < 10) {
  5211. schedule_timeout_interruptible(
  5212. STATS_PROC_TIMEOUT);
  5213. waitcnt++;
  5214. }
  5215. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  5216. dp_peer_unref_delete(peer);
  5217. }
  5218. }
  5219. }
  5220. /**
  5221. * dp_rx_bar_stats_cb(): BAR received stats callback
  5222. * @soc: SOC handle
  5223. * @cb_ctxt: Call back context
  5224. * @reo_status: Reo status
  5225. *
  5226. * return: void
  5227. */
  5228. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  5229. union hal_reo_status *reo_status)
  5230. {
  5231. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  5232. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  5233. if (!qdf_atomic_read(&soc->cmn_init_done))
  5234. return;
  5235. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  5236. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  5237. queue_status->header.status);
  5238. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5239. return;
  5240. }
  5241. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  5242. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5243. }
  5244. /**
  5245. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  5246. * @vdev: DP VDEV handle
  5247. *
  5248. * return: void
  5249. */
  5250. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  5251. struct cdp_vdev_stats *vdev_stats)
  5252. {
  5253. struct dp_peer *peer = NULL;
  5254. struct dp_soc *soc = NULL;
  5255. if (!vdev || !vdev->pdev)
  5256. return;
  5257. soc = vdev->pdev->soc;
  5258. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  5259. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5260. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  5261. dp_update_vdev_stats(vdev_stats, peer);
  5262. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5263. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5264. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5265. vdev_stats, vdev->vdev_id,
  5266. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5267. #endif
  5268. }
  5269. /**
  5270. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  5271. * @pdev: DP PDEV handle
  5272. *
  5273. * return: void
  5274. */
  5275. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  5276. {
  5277. struct dp_vdev *vdev = NULL;
  5278. struct cdp_vdev_stats *vdev_stats =
  5279. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5280. if (!vdev_stats) {
  5281. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5282. "DP alloc failure - unable to get alloc vdev stats");
  5283. return;
  5284. }
  5285. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  5286. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  5287. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  5288. if (pdev->mcopy_mode)
  5289. DP_UPDATE_STATS(pdev, pdev->invalid_peer);
  5290. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  5291. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5292. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5293. dp_update_pdev_stats(pdev, vdev_stats);
  5294. dp_update_pdev_ingress_stats(pdev, vdev);
  5295. }
  5296. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  5297. qdf_mem_free(vdev_stats);
  5298. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5299. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  5300. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  5301. #endif
  5302. }
  5303. /**
  5304. * dp_vdev_getstats() - get vdev packet level stats
  5305. * @vdev_handle: Datapath VDEV handle
  5306. * @stats: cdp network device stats structure
  5307. *
  5308. * Return: void
  5309. */
  5310. static void dp_vdev_getstats(void *vdev_handle,
  5311. struct cdp_dev_stats *stats)
  5312. {
  5313. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5314. struct cdp_vdev_stats *vdev_stats =
  5315. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5316. if (!vdev_stats) {
  5317. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5318. "DP alloc failure - unable to get alloc vdev stats");
  5319. return;
  5320. }
  5321. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5322. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  5323. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  5324. stats->tx_errors = vdev_stats->tx.tx_failed +
  5325. vdev_stats->tx_i.dropped.dropped_pkt.num;
  5326. stats->tx_dropped = stats->tx_errors;
  5327. stats->rx_packets = vdev_stats->rx.unicast.num +
  5328. vdev_stats->rx.multicast.num +
  5329. vdev_stats->rx.bcast.num;
  5330. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  5331. vdev_stats->rx.multicast.bytes +
  5332. vdev_stats->rx.bcast.bytes;
  5333. }
  5334. /**
  5335. * dp_pdev_getstats() - get pdev packet level stats
  5336. * @pdev_handle: Datapath PDEV handle
  5337. * @stats: cdp network device stats structure
  5338. *
  5339. * Return: void
  5340. */
  5341. static void dp_pdev_getstats(void *pdev_handle,
  5342. struct cdp_dev_stats *stats)
  5343. {
  5344. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5345. dp_aggregate_pdev_stats(pdev);
  5346. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  5347. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  5348. stats->tx_errors = pdev->stats.tx.tx_failed +
  5349. pdev->stats.tx_i.dropped.dropped_pkt.num;
  5350. stats->tx_dropped = stats->tx_errors;
  5351. stats->rx_packets = pdev->stats.rx.unicast.num +
  5352. pdev->stats.rx.multicast.num +
  5353. pdev->stats.rx.bcast.num;
  5354. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  5355. pdev->stats.rx.multicast.bytes +
  5356. pdev->stats.rx.bcast.bytes;
  5357. }
  5358. /**
  5359. * dp_get_device_stats() - get interface level packet stats
  5360. * @handle: device handle
  5361. * @stats: cdp network device stats structure
  5362. * @type: device type pdev/vdev
  5363. *
  5364. * Return: void
  5365. */
  5366. static void dp_get_device_stats(void *handle,
  5367. struct cdp_dev_stats *stats, uint8_t type)
  5368. {
  5369. switch (type) {
  5370. case UPDATE_VDEV_STATS:
  5371. dp_vdev_getstats(handle, stats);
  5372. break;
  5373. case UPDATE_PDEV_STATS:
  5374. dp_pdev_getstats(handle, stats);
  5375. break;
  5376. default:
  5377. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5378. "apstats cannot be updated for this input "
  5379. "type %d", type);
  5380. break;
  5381. }
  5382. }
  5383. /**
  5384. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  5385. * @pdev: DP_PDEV Handle
  5386. *
  5387. * Return:void
  5388. */
  5389. static inline void
  5390. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  5391. {
  5392. uint8_t index = 0;
  5393. DP_PRINT_STATS("PDEV Tx Stats:\n");
  5394. DP_PRINT_STATS("Received From Stack:");
  5395. DP_PRINT_STATS(" Packets = %d",
  5396. pdev->stats.tx_i.rcvd.num);
  5397. DP_PRINT_STATS(" Bytes = %llu",
  5398. pdev->stats.tx_i.rcvd.bytes);
  5399. DP_PRINT_STATS("Processed:");
  5400. DP_PRINT_STATS(" Packets = %d",
  5401. pdev->stats.tx_i.processed.num);
  5402. DP_PRINT_STATS(" Bytes = %llu",
  5403. pdev->stats.tx_i.processed.bytes);
  5404. DP_PRINT_STATS("Total Completions:");
  5405. DP_PRINT_STATS(" Packets = %u",
  5406. pdev->stats.tx.comp_pkt.num);
  5407. DP_PRINT_STATS(" Bytes = %llu",
  5408. pdev->stats.tx.comp_pkt.bytes);
  5409. DP_PRINT_STATS("Successful Completions:");
  5410. DP_PRINT_STATS(" Packets = %u",
  5411. pdev->stats.tx.tx_success.num);
  5412. DP_PRINT_STATS(" Bytes = %llu",
  5413. pdev->stats.tx.tx_success.bytes);
  5414. DP_PRINT_STATS("Dropped:");
  5415. DP_PRINT_STATS(" Total = %d",
  5416. pdev->stats.tx_i.dropped.dropped_pkt.num);
  5417. DP_PRINT_STATS(" Dma_map_error = %d",
  5418. pdev->stats.tx_i.dropped.dma_error);
  5419. DP_PRINT_STATS(" Ring Full = %d",
  5420. pdev->stats.tx_i.dropped.ring_full);
  5421. DP_PRINT_STATS(" Descriptor Not available = %d",
  5422. pdev->stats.tx_i.dropped.desc_na.num);
  5423. DP_PRINT_STATS(" HW enqueue failed= %d",
  5424. pdev->stats.tx_i.dropped.enqueue_fail);
  5425. DP_PRINT_STATS(" Resources Full = %d",
  5426. pdev->stats.tx_i.dropped.res_full);
  5427. DP_PRINT_STATS(" FW removed Pkts = %u",
  5428. pdev->stats.tx.dropped.fw_rem.num);
  5429. DP_PRINT_STATS(" FW removed bytes= %llu",
  5430. pdev->stats.tx.dropped.fw_rem.bytes);
  5431. DP_PRINT_STATS(" FW removed transmitted = %d",
  5432. pdev->stats.tx.dropped.fw_rem_tx);
  5433. DP_PRINT_STATS(" FW removed untransmitted = %d",
  5434. pdev->stats.tx.dropped.fw_rem_notx);
  5435. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  5436. pdev->stats.tx.dropped.fw_reason1);
  5437. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  5438. pdev->stats.tx.dropped.fw_reason2);
  5439. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  5440. pdev->stats.tx.dropped.fw_reason3);
  5441. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  5442. pdev->stats.tx.dropped.age_out);
  5443. DP_PRINT_STATS(" headroom insufficient = %d",
  5444. pdev->stats.tx_i.dropped.headroom_insufficient);
  5445. DP_PRINT_STATS(" Multicast:");
  5446. DP_PRINT_STATS(" Packets: %u",
  5447. pdev->stats.tx.mcast.num);
  5448. DP_PRINT_STATS(" Bytes: %llu",
  5449. pdev->stats.tx.mcast.bytes);
  5450. DP_PRINT_STATS("Scatter Gather:");
  5451. DP_PRINT_STATS(" Packets = %d",
  5452. pdev->stats.tx_i.sg.sg_pkt.num);
  5453. DP_PRINT_STATS(" Bytes = %llu",
  5454. pdev->stats.tx_i.sg.sg_pkt.bytes);
  5455. DP_PRINT_STATS(" Dropped By Host = %d",
  5456. pdev->stats.tx_i.sg.dropped_host.num);
  5457. DP_PRINT_STATS(" Dropped By Target = %d",
  5458. pdev->stats.tx_i.sg.dropped_target);
  5459. DP_PRINT_STATS("TSO:");
  5460. DP_PRINT_STATS(" Number of Segments = %d",
  5461. pdev->stats.tx_i.tso.num_seg);
  5462. DP_PRINT_STATS(" Packets = %d",
  5463. pdev->stats.tx_i.tso.tso_pkt.num);
  5464. DP_PRINT_STATS(" Bytes = %llu",
  5465. pdev->stats.tx_i.tso.tso_pkt.bytes);
  5466. DP_PRINT_STATS(" Dropped By Host = %d",
  5467. pdev->stats.tx_i.tso.dropped_host.num);
  5468. DP_PRINT_STATS("Mcast Enhancement:");
  5469. DP_PRINT_STATS(" Packets = %d",
  5470. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  5471. DP_PRINT_STATS(" Bytes = %llu",
  5472. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  5473. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  5474. pdev->stats.tx_i.mcast_en.dropped_map_error);
  5475. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  5476. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  5477. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  5478. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  5479. DP_PRINT_STATS(" Unicast sent = %d",
  5480. pdev->stats.tx_i.mcast_en.ucast);
  5481. DP_PRINT_STATS("Raw:");
  5482. DP_PRINT_STATS(" Packets = %d",
  5483. pdev->stats.tx_i.raw.raw_pkt.num);
  5484. DP_PRINT_STATS(" Bytes = %llu",
  5485. pdev->stats.tx_i.raw.raw_pkt.bytes);
  5486. DP_PRINT_STATS(" DMA map error = %d",
  5487. pdev->stats.tx_i.raw.dma_map_error);
  5488. DP_PRINT_STATS("Reinjected:");
  5489. DP_PRINT_STATS(" Packets = %d",
  5490. pdev->stats.tx_i.reinject_pkts.num);
  5491. DP_PRINT_STATS(" Bytes = %llu\n",
  5492. pdev->stats.tx_i.reinject_pkts.bytes);
  5493. DP_PRINT_STATS("Inspected:");
  5494. DP_PRINT_STATS(" Packets = %d",
  5495. pdev->stats.tx_i.inspect_pkts.num);
  5496. DP_PRINT_STATS(" Bytes = %llu",
  5497. pdev->stats.tx_i.inspect_pkts.bytes);
  5498. DP_PRINT_STATS("Nawds Multicast:");
  5499. DP_PRINT_STATS(" Packets = %d",
  5500. pdev->stats.tx_i.nawds_mcast.num);
  5501. DP_PRINT_STATS(" Bytes = %llu",
  5502. pdev->stats.tx_i.nawds_mcast.bytes);
  5503. DP_PRINT_STATS("CCE Classified:");
  5504. DP_PRINT_STATS(" CCE Classified Packets: %u",
  5505. pdev->stats.tx_i.cce_classified);
  5506. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  5507. pdev->stats.tx_i.cce_classified_raw);
  5508. DP_PRINT_STATS("Mesh stats:");
  5509. DP_PRINT_STATS(" frames to firmware: %u",
  5510. pdev->stats.tx_i.mesh.exception_fw);
  5511. DP_PRINT_STATS(" completions from fw: %u",
  5512. pdev->stats.tx_i.mesh.completion_fw);
  5513. DP_PRINT_STATS("PPDU stats counter");
  5514. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  5515. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  5516. pdev->stats.ppdu_stats_counter[index]);
  5517. }
  5518. }
  5519. /**
  5520. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  5521. * @pdev: DP_PDEV Handle
  5522. *
  5523. * Return: void
  5524. */
  5525. static inline void
  5526. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  5527. {
  5528. DP_PRINT_STATS("PDEV Rx Stats:\n");
  5529. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  5530. DP_PRINT_STATS(" Packets = %d %d %d %d",
  5531. pdev->stats.rx.rcvd_reo[0].num,
  5532. pdev->stats.rx.rcvd_reo[1].num,
  5533. pdev->stats.rx.rcvd_reo[2].num,
  5534. pdev->stats.rx.rcvd_reo[3].num);
  5535. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  5536. pdev->stats.rx.rcvd_reo[0].bytes,
  5537. pdev->stats.rx.rcvd_reo[1].bytes,
  5538. pdev->stats.rx.rcvd_reo[2].bytes,
  5539. pdev->stats.rx.rcvd_reo[3].bytes);
  5540. DP_PRINT_STATS("Replenished:");
  5541. DP_PRINT_STATS(" Packets = %d",
  5542. pdev->stats.replenish.pkts.num);
  5543. DP_PRINT_STATS(" Bytes = %llu",
  5544. pdev->stats.replenish.pkts.bytes);
  5545. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  5546. pdev->stats.buf_freelist);
  5547. DP_PRINT_STATS(" Low threshold intr = %d",
  5548. pdev->stats.replenish.low_thresh_intrs);
  5549. DP_PRINT_STATS("Dropped:");
  5550. DP_PRINT_STATS(" msdu_not_done = %d",
  5551. pdev->stats.dropped.msdu_not_done);
  5552. DP_PRINT_STATS(" mon_rx_drop = %d",
  5553. pdev->stats.dropped.mon_rx_drop);
  5554. DP_PRINT_STATS(" mec_drop = %d",
  5555. pdev->stats.rx.mec_drop.num);
  5556. DP_PRINT_STATS(" Bytes = %llu",
  5557. pdev->stats.rx.mec_drop.bytes);
  5558. DP_PRINT_STATS("Sent To Stack:");
  5559. DP_PRINT_STATS(" Packets = %d",
  5560. pdev->stats.rx.to_stack.num);
  5561. DP_PRINT_STATS(" Bytes = %llu",
  5562. pdev->stats.rx.to_stack.bytes);
  5563. DP_PRINT_STATS("Multicast/Broadcast:");
  5564. DP_PRINT_STATS(" Packets = %d",
  5565. pdev->stats.rx.multicast.num);
  5566. DP_PRINT_STATS(" Bytes = %llu",
  5567. pdev->stats.rx.multicast.bytes);
  5568. DP_PRINT_STATS("Errors:");
  5569. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  5570. pdev->stats.replenish.rxdma_err);
  5571. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  5572. pdev->stats.err.desc_alloc_fail);
  5573. DP_PRINT_STATS(" IP checksum error = %d",
  5574. pdev->stats.err.ip_csum_err);
  5575. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  5576. pdev->stats.err.tcp_udp_csum_err);
  5577. /* Get bar_recv_cnt */
  5578. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  5579. DP_PRINT_STATS("BAR Received Count: = %d",
  5580. pdev->stats.rx.bar_recv_cnt);
  5581. }
  5582. /**
  5583. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  5584. * @pdev: DP_PDEV Handle
  5585. *
  5586. * Return: void
  5587. */
  5588. static inline void
  5589. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  5590. {
  5591. struct cdp_pdev_mon_stats *rx_mon_stats;
  5592. rx_mon_stats = &pdev->rx_mon_stats;
  5593. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  5594. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  5595. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  5596. rx_mon_stats->status_ppdu_done);
  5597. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  5598. rx_mon_stats->dest_ppdu_done);
  5599. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  5600. rx_mon_stats->dest_mpdu_done);
  5601. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  5602. rx_mon_stats->dest_mpdu_drop);
  5603. DP_PRINT_STATS("dup_mon_linkdesc_cnt = %d",
  5604. rx_mon_stats->dup_mon_linkdesc_cnt);
  5605. DP_PRINT_STATS("dup_mon_buf_cnt = %d",
  5606. rx_mon_stats->dup_mon_buf_cnt);
  5607. }
  5608. /**
  5609. * dp_print_soc_tx_stats(): Print SOC level stats
  5610. * @soc DP_SOC Handle
  5611. *
  5612. * Return: void
  5613. */
  5614. static inline void
  5615. dp_print_soc_tx_stats(struct dp_soc *soc)
  5616. {
  5617. uint8_t desc_pool_id;
  5618. soc->stats.tx.desc_in_use = 0;
  5619. DP_PRINT_STATS("SOC Tx Stats:\n");
  5620. for (desc_pool_id = 0;
  5621. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5622. desc_pool_id++)
  5623. soc->stats.tx.desc_in_use +=
  5624. soc->tx_desc[desc_pool_id].num_allocated;
  5625. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  5626. soc->stats.tx.desc_in_use);
  5627. DP_PRINT_STATS("Tx Invalid peer:");
  5628. DP_PRINT_STATS(" Packets = %d",
  5629. soc->stats.tx.tx_invalid_peer.num);
  5630. DP_PRINT_STATS(" Bytes = %llu",
  5631. soc->stats.tx.tx_invalid_peer.bytes);
  5632. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  5633. soc->stats.tx.tcl_ring_full[0],
  5634. soc->stats.tx.tcl_ring_full[1],
  5635. soc->stats.tx.tcl_ring_full[2]);
  5636. }
  5637. /**
  5638. * dp_print_soc_rx_stats: Print SOC level Rx stats
  5639. * @soc: DP_SOC Handle
  5640. *
  5641. * Return:void
  5642. */
  5643. static inline void
  5644. dp_print_soc_rx_stats(struct dp_soc *soc)
  5645. {
  5646. uint32_t i;
  5647. char reo_error[DP_REO_ERR_LENGTH];
  5648. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  5649. uint8_t index = 0;
  5650. DP_PRINT_STATS("SOC Rx Stats:\n");
  5651. DP_PRINT_STATS("Fragmented packets: %u",
  5652. soc->stats.rx.rx_frags);
  5653. DP_PRINT_STATS("Reo reinjected packets: %u",
  5654. soc->stats.rx.reo_reinject);
  5655. DP_PRINT_STATS("Errors:\n");
  5656. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  5657. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  5658. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  5659. DP_PRINT_STATS("Invalid RBM = %d",
  5660. soc->stats.rx.err.invalid_rbm);
  5661. DP_PRINT_STATS("Invalid Vdev = %d",
  5662. soc->stats.rx.err.invalid_vdev);
  5663. DP_PRINT_STATS("Invalid Pdev = %d",
  5664. soc->stats.rx.err.invalid_pdev);
  5665. DP_PRINT_STATS("Invalid Peer = %d",
  5666. soc->stats.rx.err.rx_invalid_peer.num);
  5667. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  5668. soc->stats.rx.err.hal_ring_access_fail);
  5669. DP_PRINT_STATS("RX frags: %d", soc->stats.rx.rx_frags);
  5670. DP_PRINT_STATS("RX frag wait: %d", soc->stats.rx.rx_frag_wait);
  5671. DP_PRINT_STATS("RX frag err: %d", soc->stats.rx.rx_frag_err);
  5672. DP_PRINT_STATS("RX HP out_of_sync: %d", soc->stats.rx.hp_oos);
  5673. DP_PRINT_STATS("RX DUP DESC: %d",
  5674. soc->stats.rx.err.hal_reo_dest_dup);
  5675. DP_PRINT_STATS("RX REL DUP DESC: %d",
  5676. soc->stats.rx.err.hal_wbm_rel_dup);
  5677. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  5678. index += qdf_snprint(&rxdma_error[index],
  5679. DP_RXDMA_ERR_LENGTH - index,
  5680. " %d", soc->stats.rx.err.rxdma_error[i]);
  5681. }
  5682. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  5683. rxdma_error);
  5684. index = 0;
  5685. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  5686. index += qdf_snprint(&reo_error[index],
  5687. DP_REO_ERR_LENGTH - index,
  5688. " %d", soc->stats.rx.err.reo_error[i]);
  5689. }
  5690. DP_PRINT_STATS("REO Error(0-14):%s",
  5691. reo_error);
  5692. }
  5693. /**
  5694. * dp_srng_get_str_from_ring_type() - Return string name for a ring
  5695. * @ring_type: Ring
  5696. *
  5697. * Return: char const pointer
  5698. */
  5699. static inline const
  5700. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  5701. {
  5702. switch (ring_type) {
  5703. case REO_DST:
  5704. return "Reo_dst";
  5705. case REO_EXCEPTION:
  5706. return "Reo_exception";
  5707. case REO_CMD:
  5708. return "Reo_cmd";
  5709. case REO_REINJECT:
  5710. return "Reo_reinject";
  5711. case REO_STATUS:
  5712. return "Reo_status";
  5713. case WBM2SW_RELEASE:
  5714. return "wbm2sw_release";
  5715. case TCL_DATA:
  5716. return "tcl_data";
  5717. case TCL_CMD:
  5718. return "tcl_cmd";
  5719. case TCL_STATUS:
  5720. return "tcl_status";
  5721. case SW2WBM_RELEASE:
  5722. return "sw2wbm_release";
  5723. case RXDMA_BUF:
  5724. return "Rxdma_buf";
  5725. case RXDMA_DST:
  5726. return "Rxdma_dst";
  5727. case RXDMA_MONITOR_BUF:
  5728. return "Rxdma_monitor_buf";
  5729. case RXDMA_MONITOR_DESC:
  5730. return "Rxdma_monitor_desc";
  5731. case RXDMA_MONITOR_STATUS:
  5732. return "Rxdma_monitor_status";
  5733. default:
  5734. dp_err("Invalid ring type");
  5735. break;
  5736. }
  5737. return "Invalid";
  5738. }
  5739. /**
  5740. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  5741. * @soc: DP_SOC handle
  5742. * @srng: DP_SRNG handle
  5743. * @ring_name: SRNG name
  5744. * @ring_type: srng src/dst ring
  5745. *
  5746. * Return: void
  5747. */
  5748. static void
  5749. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  5750. enum hal_ring_type ring_type)
  5751. {
  5752. uint32_t tailp;
  5753. uint32_t headp;
  5754. int32_t hw_headp = -1;
  5755. int32_t hw_tailp = -1;
  5756. const char *ring_name;
  5757. struct hal_soc *hal_soc;
  5758. if (soc && srng && srng->hal_srng) {
  5759. hal_soc = (struct hal_soc *)soc->hal_soc;
  5760. ring_name = dp_srng_get_str_from_hal_ring_type(ring_type);
  5761. hal_get_sw_hptp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  5762. DP_PRINT_STATS("%s:SW:Head pointer = %d Tail Pointer = %d\n",
  5763. ring_name, headp, tailp);
  5764. hal_get_hw_hptp(hal_soc, srng->hal_srng, &hw_headp,
  5765. &hw_tailp, ring_type);
  5766. DP_PRINT_STATS("%s:HW:Head pointer = %d Tail Pointer = %d\n",
  5767. ring_name, hw_headp, hw_tailp);
  5768. }
  5769. }
  5770. /**
  5771. * dp_print_mon_ring_stats_from_hal() - Print stat for monitor rings based
  5772. * on target
  5773. * @pdev: physical device handle
  5774. * @mac_id: mac id
  5775. *
  5776. * Return: void
  5777. */
  5778. static inline
  5779. void dp_print_mon_ring_stat_from_hal(struct dp_pdev *pdev, uint8_t mac_id)
  5780. {
  5781. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable) {
  5782. dp_print_ring_stat_from_hal(pdev->soc,
  5783. &pdev->rxdma_mon_buf_ring[mac_id],
  5784. RXDMA_MONITOR_BUF);
  5785. dp_print_ring_stat_from_hal(pdev->soc,
  5786. &pdev->rxdma_mon_dst_ring[mac_id],
  5787. RXDMA_MONITOR_DST);
  5788. dp_print_ring_stat_from_hal(pdev->soc,
  5789. &pdev->rxdma_mon_desc_ring[mac_id],
  5790. RXDMA_MONITOR_DESC);
  5791. }
  5792. dp_print_ring_stat_from_hal(pdev->soc,
  5793. &pdev->rxdma_mon_status_ring[mac_id],
  5794. RXDMA_MONITOR_STATUS);
  5795. }
  5796. /**
  5797. * dp_print_ring_stats(): Print tail and head pointer
  5798. * @pdev: DP_PDEV handle
  5799. *
  5800. * Return:void
  5801. */
  5802. static inline void
  5803. dp_print_ring_stats(struct dp_pdev *pdev)
  5804. {
  5805. uint32_t i;
  5806. int mac_id;
  5807. dp_print_ring_stat_from_hal(pdev->soc,
  5808. &pdev->soc->reo_exception_ring,
  5809. REO_EXCEPTION);
  5810. dp_print_ring_stat_from_hal(pdev->soc,
  5811. &pdev->soc->reo_reinject_ring,
  5812. REO_REINJECT);
  5813. dp_print_ring_stat_from_hal(pdev->soc,
  5814. &pdev->soc->reo_cmd_ring,
  5815. REO_CMD);
  5816. dp_print_ring_stat_from_hal(pdev->soc,
  5817. &pdev->soc->reo_status_ring,
  5818. REO_STATUS);
  5819. dp_print_ring_stat_from_hal(pdev->soc,
  5820. &pdev->soc->rx_rel_ring,
  5821. WBM2SW_RELEASE);
  5822. dp_print_ring_stat_from_hal(pdev->soc,
  5823. &pdev->soc->tcl_cmd_ring,
  5824. TCL_CMD);
  5825. dp_print_ring_stat_from_hal(pdev->soc,
  5826. &pdev->soc->tcl_status_ring,
  5827. TCL_STATUS);
  5828. dp_print_ring_stat_from_hal(pdev->soc,
  5829. &pdev->soc->wbm_desc_rel_ring,
  5830. SW2WBM_RELEASE);
  5831. for (i = 0; i < MAX_REO_DEST_RINGS; i++)
  5832. dp_print_ring_stat_from_hal(pdev->soc,
  5833. &pdev->soc->reo_dest_ring[i],
  5834. REO_DST);
  5835. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++)
  5836. dp_print_ring_stat_from_hal(pdev->soc,
  5837. &pdev->soc->tcl_data_ring[i],
  5838. TCL_DATA);
  5839. for (i = 0; i < MAX_TCL_DATA_RINGS; i++)
  5840. dp_print_ring_stat_from_hal(pdev->soc,
  5841. &pdev->soc->tx_comp_ring[i],
  5842. WBM2SW_RELEASE);
  5843. dp_print_ring_stat_from_hal(pdev->soc,
  5844. &pdev->rx_refill_buf_ring,
  5845. RXDMA_BUF);
  5846. dp_print_ring_stat_from_hal(pdev->soc,
  5847. &pdev->rx_refill_buf_ring2,
  5848. RXDMA_BUF);
  5849. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  5850. dp_print_ring_stat_from_hal(pdev->soc,
  5851. &pdev->rx_mac_buf_ring[i],
  5852. RXDMA_BUF);
  5853. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++)
  5854. dp_print_mon_ring_stat_from_hal(pdev, mac_id);
  5855. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++)
  5856. dp_print_ring_stat_from_hal(pdev->soc,
  5857. &pdev->rxdma_err_dst_ring[i],
  5858. RXDMA_DST);
  5859. }
  5860. /**
  5861. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  5862. * @vdev: DP_VDEV handle
  5863. *
  5864. * Return:void
  5865. */
  5866. static inline void
  5867. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  5868. {
  5869. struct dp_peer *peer = NULL;
  5870. if (!vdev || !vdev->pdev)
  5871. return;
  5872. DP_STATS_CLR(vdev->pdev);
  5873. DP_STATS_CLR(vdev->pdev->soc);
  5874. DP_STATS_CLR(vdev);
  5875. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5876. if (!peer)
  5877. return;
  5878. DP_STATS_CLR(peer);
  5879. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5880. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5881. &peer->stats, peer->peer_ids[0],
  5882. UPDATE_PEER_STATS, vdev->pdev->pdev_id);
  5883. #endif
  5884. }
  5885. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5886. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5887. &vdev->stats, vdev->vdev_id,
  5888. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5889. #endif
  5890. }
  5891. /**
  5892. * dp_print_common_rates_info(): Print common rate for tx or rx
  5893. * @pkt_type_array: rate type array contains rate info
  5894. *
  5895. * Return:void
  5896. */
  5897. static inline void
  5898. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  5899. {
  5900. uint8_t mcs, pkt_type;
  5901. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5902. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5903. if (!dp_rate_string[pkt_type][mcs].valid)
  5904. continue;
  5905. DP_PRINT_STATS(" %s = %d",
  5906. dp_rate_string[pkt_type][mcs].mcs_type,
  5907. pkt_type_array[pkt_type].mcs_count[mcs]);
  5908. }
  5909. DP_PRINT_STATS("\n");
  5910. }
  5911. }
  5912. /**
  5913. * dp_print_rx_rates(): Print Rx rate stats
  5914. * @vdev: DP_VDEV handle
  5915. *
  5916. * Return:void
  5917. */
  5918. static inline void
  5919. dp_print_rx_rates(struct dp_vdev *vdev)
  5920. {
  5921. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5922. uint8_t i;
  5923. uint8_t index = 0;
  5924. char nss[DP_NSS_LENGTH];
  5925. DP_PRINT_STATS("Rx Rate Info:\n");
  5926. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  5927. index = 0;
  5928. for (i = 0; i < SS_COUNT; i++) {
  5929. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5930. " %d", pdev->stats.rx.nss[i]);
  5931. }
  5932. DP_PRINT_STATS("NSS(1-8) = %s",
  5933. nss);
  5934. DP_PRINT_STATS("SGI ="
  5935. " 0.8us %d,"
  5936. " 0.4us %d,"
  5937. " 1.6us %d,"
  5938. " 3.2us %d,",
  5939. pdev->stats.rx.sgi_count[0],
  5940. pdev->stats.rx.sgi_count[1],
  5941. pdev->stats.rx.sgi_count[2],
  5942. pdev->stats.rx.sgi_count[3]);
  5943. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5944. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  5945. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  5946. DP_PRINT_STATS("Reception Type ="
  5947. " SU: %d,"
  5948. " MU_MIMO:%d,"
  5949. " MU_OFDMA:%d,"
  5950. " MU_OFDMA_MIMO:%d\n",
  5951. pdev->stats.rx.reception_type[0],
  5952. pdev->stats.rx.reception_type[1],
  5953. pdev->stats.rx.reception_type[2],
  5954. pdev->stats.rx.reception_type[3]);
  5955. DP_PRINT_STATS("Aggregation:\n");
  5956. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  5957. pdev->stats.rx.ampdu_cnt);
  5958. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  5959. pdev->stats.rx.non_ampdu_cnt);
  5960. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  5961. pdev->stats.rx.amsdu_cnt);
  5962. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  5963. pdev->stats.rx.non_amsdu_cnt);
  5964. }
  5965. /**
  5966. * dp_print_tx_rates(): Print tx rates
  5967. * @vdev: DP_VDEV handle
  5968. *
  5969. * Return:void
  5970. */
  5971. static inline void
  5972. dp_print_tx_rates(struct dp_vdev *vdev)
  5973. {
  5974. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5975. uint8_t index;
  5976. char nss[DP_NSS_LENGTH];
  5977. int nss_index;
  5978. DP_PRINT_STATS("Tx Rate Info:\n");
  5979. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  5980. DP_PRINT_STATS("SGI ="
  5981. " 0.8us %d"
  5982. " 0.4us %d"
  5983. " 1.6us %d"
  5984. " 3.2us %d",
  5985. pdev->stats.tx.sgi_count[0],
  5986. pdev->stats.tx.sgi_count[1],
  5987. pdev->stats.tx.sgi_count[2],
  5988. pdev->stats.tx.sgi_count[3]);
  5989. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5990. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  5991. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  5992. index = 0;
  5993. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  5994. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5995. " %d", pdev->stats.tx.nss[nss_index]);
  5996. }
  5997. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  5998. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  5999. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  6000. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  6001. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  6002. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  6003. DP_PRINT_STATS("Aggregation:\n");
  6004. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  6005. pdev->stats.tx.amsdu_cnt);
  6006. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  6007. pdev->stats.tx.non_amsdu_cnt);
  6008. }
  6009. /**
  6010. * dp_print_peer_stats():print peer stats
  6011. * @peer: DP_PEER handle
  6012. *
  6013. * return void
  6014. */
  6015. static inline void dp_print_peer_stats(struct dp_peer *peer)
  6016. {
  6017. uint8_t i;
  6018. uint32_t index;
  6019. char nss[DP_NSS_LENGTH];
  6020. DP_PRINT_STATS("Node Tx Stats:\n");
  6021. DP_PRINT_STATS("Total Packet Completions = %d",
  6022. peer->stats.tx.comp_pkt.num);
  6023. DP_PRINT_STATS("Total Bytes Completions = %llu",
  6024. peer->stats.tx.comp_pkt.bytes);
  6025. DP_PRINT_STATS("Success Packets = %d",
  6026. peer->stats.tx.tx_success.num);
  6027. DP_PRINT_STATS("Success Bytes = %llu",
  6028. peer->stats.tx.tx_success.bytes);
  6029. DP_PRINT_STATS("Unicast Success Packets = %d",
  6030. peer->stats.tx.ucast.num);
  6031. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  6032. peer->stats.tx.ucast.bytes);
  6033. DP_PRINT_STATS("Multicast Success Packets = %d",
  6034. peer->stats.tx.mcast.num);
  6035. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  6036. peer->stats.tx.mcast.bytes);
  6037. DP_PRINT_STATS("Broadcast Success Packets = %d",
  6038. peer->stats.tx.bcast.num);
  6039. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  6040. peer->stats.tx.bcast.bytes);
  6041. DP_PRINT_STATS("Packets Failed = %d",
  6042. peer->stats.tx.tx_failed);
  6043. DP_PRINT_STATS("Packets In OFDMA = %d",
  6044. peer->stats.tx.ofdma);
  6045. DP_PRINT_STATS("Packets In STBC = %d",
  6046. peer->stats.tx.stbc);
  6047. DP_PRINT_STATS("Packets In LDPC = %d",
  6048. peer->stats.tx.ldpc);
  6049. DP_PRINT_STATS("Packet Retries = %d",
  6050. peer->stats.tx.retries);
  6051. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  6052. peer->stats.tx.amsdu_cnt);
  6053. DP_PRINT_STATS("Last Packet RSSI = %d",
  6054. peer->stats.tx.last_ack_rssi);
  6055. DP_PRINT_STATS("Dropped At FW: Removed Pkts = %u",
  6056. peer->stats.tx.dropped.fw_rem.num);
  6057. DP_PRINT_STATS("Dropped At FW: Removed bytes = %llu",
  6058. peer->stats.tx.dropped.fw_rem.bytes);
  6059. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  6060. peer->stats.tx.dropped.fw_rem_tx);
  6061. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  6062. peer->stats.tx.dropped.fw_rem_notx);
  6063. DP_PRINT_STATS("Dropped : Age Out = %d",
  6064. peer->stats.tx.dropped.age_out);
  6065. DP_PRINT_STATS("NAWDS : ");
  6066. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  6067. peer->stats.tx.nawds_mcast_drop);
  6068. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  6069. peer->stats.tx.nawds_mcast.num);
  6070. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  6071. peer->stats.tx.nawds_mcast.bytes);
  6072. DP_PRINT_STATS("Rate Info:");
  6073. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  6074. DP_PRINT_STATS("SGI = "
  6075. " 0.8us %d"
  6076. " 0.4us %d"
  6077. " 1.6us %d"
  6078. " 3.2us %d",
  6079. peer->stats.tx.sgi_count[0],
  6080. peer->stats.tx.sgi_count[1],
  6081. peer->stats.tx.sgi_count[2],
  6082. peer->stats.tx.sgi_count[3]);
  6083. DP_PRINT_STATS("Excess Retries per AC ");
  6084. DP_PRINT_STATS(" Best effort = %d",
  6085. peer->stats.tx.excess_retries_per_ac[0]);
  6086. DP_PRINT_STATS(" Background= %d",
  6087. peer->stats.tx.excess_retries_per_ac[1]);
  6088. DP_PRINT_STATS(" Video = %d",
  6089. peer->stats.tx.excess_retries_per_ac[2]);
  6090. DP_PRINT_STATS(" Voice = %d",
  6091. peer->stats.tx.excess_retries_per_ac[3]);
  6092. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  6093. peer->stats.tx.bw[0], peer->stats.tx.bw[1],
  6094. peer->stats.tx.bw[2], peer->stats.tx.bw[3]);
  6095. index = 0;
  6096. for (i = 0; i < SS_COUNT; i++) {
  6097. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6098. " %d", peer->stats.tx.nss[i]);
  6099. }
  6100. DP_PRINT_STATS("NSS(1-8) = %s",
  6101. nss);
  6102. DP_PRINT_STATS("Aggregation:");
  6103. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  6104. peer->stats.tx.amsdu_cnt);
  6105. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  6106. peer->stats.tx.non_amsdu_cnt);
  6107. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  6108. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  6109. peer->stats.tx.tx_byte_rate);
  6110. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  6111. peer->stats.tx.tx_data_rate);
  6112. DP_PRINT_STATS("Node Rx Stats:");
  6113. DP_PRINT_STATS("Packets Sent To Stack = %d",
  6114. peer->stats.rx.to_stack.num);
  6115. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  6116. peer->stats.rx.to_stack.bytes);
  6117. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  6118. DP_PRINT_STATS("Ring Id = %d", i);
  6119. DP_PRINT_STATS(" Packets Received = %d",
  6120. peer->stats.rx.rcvd_reo[i].num);
  6121. DP_PRINT_STATS(" Bytes Received = %llu",
  6122. peer->stats.rx.rcvd_reo[i].bytes);
  6123. }
  6124. DP_PRINT_STATS("Multicast Packets Received = %d",
  6125. peer->stats.rx.multicast.num);
  6126. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  6127. peer->stats.rx.multicast.bytes);
  6128. DP_PRINT_STATS("Broadcast Packets Received = %d",
  6129. peer->stats.rx.bcast.num);
  6130. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  6131. peer->stats.rx.bcast.bytes);
  6132. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  6133. peer->stats.rx.intra_bss.pkts.num);
  6134. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  6135. peer->stats.rx.intra_bss.pkts.bytes);
  6136. DP_PRINT_STATS("Raw Packets Received = %d",
  6137. peer->stats.rx.raw.num);
  6138. DP_PRINT_STATS("Raw Bytes Received = %llu",
  6139. peer->stats.rx.raw.bytes);
  6140. DP_PRINT_STATS("Errors: MIC Errors = %d",
  6141. peer->stats.rx.err.mic_err);
  6142. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  6143. peer->stats.rx.err.decrypt_err);
  6144. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  6145. peer->stats.rx.non_ampdu_cnt);
  6146. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  6147. peer->stats.rx.ampdu_cnt);
  6148. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  6149. peer->stats.rx.non_amsdu_cnt);
  6150. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  6151. peer->stats.rx.amsdu_cnt);
  6152. DP_PRINT_STATS("NAWDS : ");
  6153. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  6154. peer->stats.rx.nawds_mcast_drop);
  6155. DP_PRINT_STATS("SGI ="
  6156. " 0.8us %d"
  6157. " 0.4us %d"
  6158. " 1.6us %d"
  6159. " 3.2us %d",
  6160. peer->stats.rx.sgi_count[0],
  6161. peer->stats.rx.sgi_count[1],
  6162. peer->stats.rx.sgi_count[2],
  6163. peer->stats.rx.sgi_count[3]);
  6164. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  6165. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  6166. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  6167. DP_PRINT_STATS("Reception Type ="
  6168. " SU %d,"
  6169. " MU_MIMO %d,"
  6170. " MU_OFDMA %d,"
  6171. " MU_OFDMA_MIMO %d",
  6172. peer->stats.rx.reception_type[0],
  6173. peer->stats.rx.reception_type[1],
  6174. peer->stats.rx.reception_type[2],
  6175. peer->stats.rx.reception_type[3]);
  6176. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  6177. index = 0;
  6178. for (i = 0; i < SS_COUNT; i++) {
  6179. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6180. " %d", peer->stats.rx.nss[i]);
  6181. }
  6182. DP_PRINT_STATS("NSS(1-8) = %s",
  6183. nss);
  6184. DP_PRINT_STATS("Aggregation:");
  6185. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  6186. peer->stats.rx.ampdu_cnt);
  6187. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  6188. peer->stats.rx.non_ampdu_cnt);
  6189. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  6190. peer->stats.rx.amsdu_cnt);
  6191. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  6192. peer->stats.rx.non_amsdu_cnt);
  6193. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  6194. DP_PRINT_STATS(" Bytes received in last sec: %d",
  6195. peer->stats.rx.rx_byte_rate);
  6196. DP_PRINT_STATS(" Data received in last sec: %d",
  6197. peer->stats.rx.rx_data_rate);
  6198. }
  6199. /*
  6200. * dp_get_host_peer_stats()- function to print peer stats
  6201. * @pdev_handle: DP_PDEV handle
  6202. * @mac_addr: mac address of the peer
  6203. *
  6204. * Return: void
  6205. */
  6206. static void
  6207. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  6208. {
  6209. struct dp_peer *peer;
  6210. uint8_t local_id;
  6211. if (!mac_addr) {
  6212. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6213. "Invalid MAC address\n");
  6214. return;
  6215. }
  6216. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  6217. &local_id);
  6218. if (!peer) {
  6219. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6220. "%s: Invalid peer\n", __func__);
  6221. return;
  6222. }
  6223. dp_print_peer_stats(peer);
  6224. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  6225. }
  6226. /**
  6227. * dp_print_soc_cfg_params()- Dump soc wlan config parameters
  6228. * @soc_handle: Soc handle
  6229. *
  6230. * Return: void
  6231. */
  6232. static void
  6233. dp_print_soc_cfg_params(struct dp_soc *soc)
  6234. {
  6235. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  6236. uint8_t index = 0, i = 0;
  6237. char ring_mask[DP_MAX_INT_CONTEXTS_STRING_LENGTH];
  6238. int num_of_int_contexts;
  6239. if (!soc) {
  6240. dp_err("Context is null");
  6241. return;
  6242. }
  6243. soc_cfg_ctx = soc->wlan_cfg_ctx;
  6244. if (!soc_cfg_ctx) {
  6245. dp_err("Context is null");
  6246. return;
  6247. }
  6248. num_of_int_contexts =
  6249. wlan_cfg_get_num_contexts(soc_cfg_ctx);
  6250. DP_TRACE_STATS(DEBUG, "No. of interrupt contexts: %u",
  6251. soc_cfg_ctx->num_int_ctxts);
  6252. DP_TRACE_STATS(DEBUG, "Max clients: %u",
  6253. soc_cfg_ctx->max_clients);
  6254. DP_TRACE_STATS(DEBUG, "Max alloc size: %u ",
  6255. soc_cfg_ctx->max_alloc_size);
  6256. DP_TRACE_STATS(DEBUG, "Per pdev tx ring: %u ",
  6257. soc_cfg_ctx->per_pdev_tx_ring);
  6258. DP_TRACE_STATS(DEBUG, "Num tcl data rings: %u ",
  6259. soc_cfg_ctx->num_tcl_data_rings);
  6260. DP_TRACE_STATS(DEBUG, "Per pdev rx ring: %u ",
  6261. soc_cfg_ctx->per_pdev_rx_ring);
  6262. DP_TRACE_STATS(DEBUG, "Per pdev lmac ring: %u ",
  6263. soc_cfg_ctx->per_pdev_lmac_ring);
  6264. DP_TRACE_STATS(DEBUG, "Num of reo dest rings: %u ",
  6265. soc_cfg_ctx->num_reo_dest_rings);
  6266. DP_TRACE_STATS(DEBUG, "Num tx desc pool: %u ",
  6267. soc_cfg_ctx->num_tx_desc_pool);
  6268. DP_TRACE_STATS(DEBUG, "Num tx ext desc pool: %u ",
  6269. soc_cfg_ctx->num_tx_ext_desc_pool);
  6270. DP_TRACE_STATS(DEBUG, "Num tx desc: %u ",
  6271. soc_cfg_ctx->num_tx_desc);
  6272. DP_TRACE_STATS(DEBUG, "Num tx ext desc: %u ",
  6273. soc_cfg_ctx->num_tx_ext_desc);
  6274. DP_TRACE_STATS(DEBUG, "Htt packet type: %u ",
  6275. soc_cfg_ctx->htt_packet_type);
  6276. DP_TRACE_STATS(DEBUG, "Max peer_ids: %u ",
  6277. soc_cfg_ctx->max_peer_id);
  6278. DP_TRACE_STATS(DEBUG, "Tx ring size: %u ",
  6279. soc_cfg_ctx->tx_ring_size);
  6280. DP_TRACE_STATS(DEBUG, "Tx comp ring size: %u ",
  6281. soc_cfg_ctx->tx_comp_ring_size);
  6282. DP_TRACE_STATS(DEBUG, "Tx comp ring size nss: %u ",
  6283. soc_cfg_ctx->tx_comp_ring_size_nss);
  6284. DP_TRACE_STATS(DEBUG, "Int batch threshold tx: %u ",
  6285. soc_cfg_ctx->int_batch_threshold_tx);
  6286. DP_TRACE_STATS(DEBUG, "Int timer threshold tx: %u ",
  6287. soc_cfg_ctx->int_timer_threshold_tx);
  6288. DP_TRACE_STATS(DEBUG, "Int batch threshold rx: %u ",
  6289. soc_cfg_ctx->int_batch_threshold_rx);
  6290. DP_TRACE_STATS(DEBUG, "Int timer threshold rx: %u ",
  6291. soc_cfg_ctx->int_timer_threshold_rx);
  6292. DP_TRACE_STATS(DEBUG, "Int batch threshold other: %u ",
  6293. soc_cfg_ctx->int_batch_threshold_other);
  6294. DP_TRACE_STATS(DEBUG, "Int timer threshold other: %u ",
  6295. soc_cfg_ctx->int_timer_threshold_other);
  6296. for (i = 0; i < num_of_int_contexts; i++) {
  6297. index += qdf_snprint(&ring_mask[index],
  6298. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6299. " %d",
  6300. soc_cfg_ctx->int_tx_ring_mask[i]);
  6301. }
  6302. DP_TRACE_STATS(DEBUG, "Tx ring mask (0-%d):%s",
  6303. num_of_int_contexts, ring_mask);
  6304. index = 0;
  6305. for (i = 0; i < num_of_int_contexts; i++) {
  6306. index += qdf_snprint(&ring_mask[index],
  6307. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6308. " %d",
  6309. soc_cfg_ctx->int_rx_ring_mask[i]);
  6310. }
  6311. DP_TRACE_STATS(DEBUG, "Rx ring mask (0-%d):%s",
  6312. num_of_int_contexts, ring_mask);
  6313. index = 0;
  6314. for (i = 0; i < num_of_int_contexts; i++) {
  6315. index += qdf_snprint(&ring_mask[index],
  6316. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6317. " %d",
  6318. soc_cfg_ctx->int_rx_mon_ring_mask[i]);
  6319. }
  6320. DP_TRACE_STATS(DEBUG, "Rx mon ring mask (0-%d):%s",
  6321. num_of_int_contexts, ring_mask);
  6322. index = 0;
  6323. for (i = 0; i < num_of_int_contexts; i++) {
  6324. index += qdf_snprint(&ring_mask[index],
  6325. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6326. " %d",
  6327. soc_cfg_ctx->int_rx_err_ring_mask[i]);
  6328. }
  6329. DP_TRACE_STATS(DEBUG, "Rx err ring mask (0-%d):%s",
  6330. num_of_int_contexts, ring_mask);
  6331. index = 0;
  6332. for (i = 0; i < num_of_int_contexts; i++) {
  6333. index += qdf_snprint(&ring_mask[index],
  6334. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6335. " %d",
  6336. soc_cfg_ctx->int_rx_wbm_rel_ring_mask[i]);
  6337. }
  6338. DP_TRACE_STATS(DEBUG, "Rx wbm rel ring mask (0-%d):%s",
  6339. num_of_int_contexts, ring_mask);
  6340. index = 0;
  6341. for (i = 0; i < num_of_int_contexts; i++) {
  6342. index += qdf_snprint(&ring_mask[index],
  6343. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6344. " %d",
  6345. soc_cfg_ctx->int_reo_status_ring_mask[i]);
  6346. }
  6347. DP_TRACE_STATS(DEBUG, "Reo ring mask (0-%d):%s",
  6348. num_of_int_contexts, ring_mask);
  6349. index = 0;
  6350. for (i = 0; i < num_of_int_contexts; i++) {
  6351. index += qdf_snprint(&ring_mask[index],
  6352. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6353. " %d",
  6354. soc_cfg_ctx->int_rxdma2host_ring_mask[i]);
  6355. }
  6356. DP_TRACE_STATS(DEBUG, "Rxdma2host ring mask (0-%d):%s",
  6357. num_of_int_contexts, ring_mask);
  6358. index = 0;
  6359. for (i = 0; i < num_of_int_contexts; i++) {
  6360. index += qdf_snprint(&ring_mask[index],
  6361. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6362. " %d",
  6363. soc_cfg_ctx->int_host2rxdma_ring_mask[i]);
  6364. }
  6365. DP_TRACE_STATS(DEBUG, "Host2rxdma ring mask (0-%d):%s",
  6366. num_of_int_contexts, ring_mask);
  6367. DP_TRACE_STATS(DEBUG, "Rx hash: %u ",
  6368. soc_cfg_ctx->rx_hash);
  6369. DP_TRACE_STATS(DEBUG, "Tso enabled: %u ",
  6370. soc_cfg_ctx->tso_enabled);
  6371. DP_TRACE_STATS(DEBUG, "Lro enabled: %u ",
  6372. soc_cfg_ctx->lro_enabled);
  6373. DP_TRACE_STATS(DEBUG, "Sg enabled: %u ",
  6374. soc_cfg_ctx->sg_enabled);
  6375. DP_TRACE_STATS(DEBUG, "Gro enabled: %u ",
  6376. soc_cfg_ctx->gro_enabled);
  6377. DP_TRACE_STATS(DEBUG, "rawmode enabled: %u ",
  6378. soc_cfg_ctx->rawmode_enabled);
  6379. DP_TRACE_STATS(DEBUG, "peer flow ctrl enabled: %u ",
  6380. soc_cfg_ctx->peer_flow_ctrl_enabled);
  6381. DP_TRACE_STATS(DEBUG, "napi enabled: %u ",
  6382. soc_cfg_ctx->napi_enabled);
  6383. DP_TRACE_STATS(DEBUG, "Tcp Udp checksum offload: %u ",
  6384. soc_cfg_ctx->tcp_udp_checksumoffload);
  6385. DP_TRACE_STATS(DEBUG, "Defrag timeout check: %u ",
  6386. soc_cfg_ctx->defrag_timeout_check);
  6387. DP_TRACE_STATS(DEBUG, "Rx defrag min timeout: %u ",
  6388. soc_cfg_ctx->rx_defrag_min_timeout);
  6389. DP_TRACE_STATS(DEBUG, "WBM release ring: %u ",
  6390. soc_cfg_ctx->wbm_release_ring);
  6391. DP_TRACE_STATS(DEBUG, "TCL CMD ring: %u ",
  6392. soc_cfg_ctx->tcl_cmd_ring);
  6393. DP_TRACE_STATS(DEBUG, "TCL Status ring: %u ",
  6394. soc_cfg_ctx->tcl_status_ring);
  6395. DP_TRACE_STATS(DEBUG, "REO Reinject ring: %u ",
  6396. soc_cfg_ctx->reo_reinject_ring);
  6397. DP_TRACE_STATS(DEBUG, "RX release ring: %u ",
  6398. soc_cfg_ctx->rx_release_ring);
  6399. DP_TRACE_STATS(DEBUG, "REO Exception ring: %u ",
  6400. soc_cfg_ctx->reo_exception_ring);
  6401. DP_TRACE_STATS(DEBUG, "REO CMD ring: %u ",
  6402. soc_cfg_ctx->reo_cmd_ring);
  6403. DP_TRACE_STATS(DEBUG, "REO STATUS ring: %u ",
  6404. soc_cfg_ctx->reo_status_ring);
  6405. DP_TRACE_STATS(DEBUG, "RXDMA refill ring: %u ",
  6406. soc_cfg_ctx->rxdma_refill_ring);
  6407. DP_TRACE_STATS(DEBUG, "RXDMA err dst ring: %u ",
  6408. soc_cfg_ctx->rxdma_err_dst_ring);
  6409. }
  6410. /**
  6411. * dp_print_vdev_cfg_params() - Print the pdev cfg parameters
  6412. * @pdev_handle: DP pdev handle
  6413. *
  6414. * Return - void
  6415. */
  6416. static void
  6417. dp_print_pdev_cfg_params(struct dp_pdev *pdev)
  6418. {
  6419. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  6420. if (!pdev) {
  6421. dp_err("Context is null");
  6422. return;
  6423. }
  6424. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  6425. if (!pdev_cfg_ctx) {
  6426. dp_err("Context is null");
  6427. return;
  6428. }
  6429. DP_TRACE_STATS(DEBUG, "Rx dma buf ring size: %d ",
  6430. pdev_cfg_ctx->rx_dma_buf_ring_size);
  6431. DP_TRACE_STATS(DEBUG, "DMA Mon buf ring size: %d ",
  6432. pdev_cfg_ctx->dma_mon_buf_ring_size);
  6433. DP_TRACE_STATS(DEBUG, "DMA Mon dest ring size: %d ",
  6434. pdev_cfg_ctx->dma_mon_dest_ring_size);
  6435. DP_TRACE_STATS(DEBUG, "DMA Mon status ring size: %d ",
  6436. pdev_cfg_ctx->dma_mon_status_ring_size);
  6437. DP_TRACE_STATS(DEBUG, "Rxdma monitor desc ring: %d",
  6438. pdev_cfg_ctx->rxdma_monitor_desc_ring);
  6439. DP_TRACE_STATS(DEBUG, "Num mac rings: %d ",
  6440. pdev_cfg_ctx->num_mac_rings);
  6441. }
  6442. /**
  6443. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  6444. *
  6445. * Return: None
  6446. */
  6447. static void dp_txrx_stats_help(void)
  6448. {
  6449. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  6450. dp_info("stats_option:");
  6451. dp_info(" 1 -- HTT Tx Statistics");
  6452. dp_info(" 2 -- HTT Rx Statistics");
  6453. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  6454. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  6455. dp_info(" 5 -- HTT Error Statistics");
  6456. dp_info(" 6 -- HTT TQM Statistics");
  6457. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  6458. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  6459. dp_info(" 9 -- HTT Tx Rate Statistics");
  6460. dp_info(" 10 -- HTT Rx Rate Statistics");
  6461. dp_info(" 11 -- HTT Peer Statistics");
  6462. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  6463. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  6464. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  6465. dp_info(" 15 -- HTT SRNG Statistics");
  6466. dp_info(" 16 -- HTT SFM Info Statistics");
  6467. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  6468. dp_info(" 18 -- HTT Peer List Details");
  6469. dp_info(" 20 -- Clear Host Statistics");
  6470. dp_info(" 21 -- Host Rx Rate Statistics");
  6471. dp_info(" 22 -- Host Tx Rate Statistics");
  6472. dp_info(" 23 -- Host Tx Statistics");
  6473. dp_info(" 24 -- Host Rx Statistics");
  6474. dp_info(" 25 -- Host AST Statistics");
  6475. dp_info(" 26 -- Host SRNG PTR Statistics");
  6476. dp_info(" 27 -- Host Mon Statistics");
  6477. dp_info(" 28 -- Host REO Queue Statistics");
  6478. dp_info(" 29 -- Host Soc cfg param Statistics");
  6479. dp_info(" 30 -- Host pdev cfg param Statistics");
  6480. }
  6481. /**
  6482. * dp_print_host_stats()- Function to print the stats aggregated at host
  6483. * @vdev_handle: DP_VDEV handle
  6484. * @type: host stats type
  6485. *
  6486. * Return: 0 on success, print error message in case of failure
  6487. */
  6488. static int
  6489. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  6490. struct cdp_txrx_stats_req *req)
  6491. {
  6492. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6493. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6494. enum cdp_host_txrx_stats type =
  6495. dp_stats_mapping_table[req->stats][STATS_HOST];
  6496. dp_aggregate_pdev_stats(pdev);
  6497. switch (type) {
  6498. case TXRX_CLEAR_STATS:
  6499. dp_txrx_host_stats_clr(vdev);
  6500. break;
  6501. case TXRX_RX_RATE_STATS:
  6502. dp_print_rx_rates(vdev);
  6503. break;
  6504. case TXRX_TX_RATE_STATS:
  6505. dp_print_tx_rates(vdev);
  6506. break;
  6507. case TXRX_TX_HOST_STATS:
  6508. dp_print_pdev_tx_stats(pdev);
  6509. dp_print_soc_tx_stats(pdev->soc);
  6510. break;
  6511. case TXRX_RX_HOST_STATS:
  6512. dp_print_pdev_rx_stats(pdev);
  6513. dp_print_soc_rx_stats(pdev->soc);
  6514. break;
  6515. case TXRX_AST_STATS:
  6516. dp_print_ast_stats(pdev->soc);
  6517. dp_print_peer_table(vdev);
  6518. break;
  6519. case TXRX_SRNG_PTR_STATS:
  6520. dp_print_ring_stats(pdev);
  6521. break;
  6522. case TXRX_RX_MON_STATS:
  6523. dp_print_pdev_rx_mon_stats(pdev);
  6524. break;
  6525. case TXRX_REO_QUEUE_STATS:
  6526. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  6527. break;
  6528. case TXRX_SOC_CFG_PARAMS:
  6529. dp_print_soc_cfg_params(pdev->soc);
  6530. break;
  6531. case TXRX_PDEV_CFG_PARAMS:
  6532. dp_print_pdev_cfg_params(pdev);
  6533. break;
  6534. default:
  6535. dp_info("Wrong Input For TxRx Host Stats");
  6536. dp_txrx_stats_help();
  6537. break;
  6538. }
  6539. return 0;
  6540. }
  6541. /*
  6542. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  6543. * @pdev: DP_PDEV handle
  6544. *
  6545. * Return: void
  6546. */
  6547. static void
  6548. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  6549. {
  6550. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  6551. int mac_id;
  6552. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  6553. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6554. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6555. pdev->pdev_id);
  6556. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6557. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6558. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6559. }
  6560. }
  6561. /*
  6562. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  6563. * @pdev: DP_PDEV handle
  6564. *
  6565. * Return: void
  6566. */
  6567. static void
  6568. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  6569. {
  6570. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6571. int mac_id;
  6572. htt_tlv_filter.mpdu_start = 1;
  6573. htt_tlv_filter.msdu_start = 0;
  6574. htt_tlv_filter.packet = 0;
  6575. htt_tlv_filter.msdu_end = 0;
  6576. htt_tlv_filter.mpdu_end = 0;
  6577. htt_tlv_filter.attention = 0;
  6578. htt_tlv_filter.ppdu_start = 1;
  6579. htt_tlv_filter.ppdu_end = 1;
  6580. htt_tlv_filter.ppdu_end_user_stats = 1;
  6581. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6582. htt_tlv_filter.ppdu_end_status_done = 1;
  6583. htt_tlv_filter.enable_fp = 1;
  6584. htt_tlv_filter.enable_md = 0;
  6585. if (pdev->neighbour_peers_added &&
  6586. pdev->soc->hw_nac_monitor_support) {
  6587. htt_tlv_filter.enable_md = 1;
  6588. htt_tlv_filter.packet_header = 1;
  6589. }
  6590. if (pdev->mcopy_mode) {
  6591. htt_tlv_filter.packet_header = 1;
  6592. htt_tlv_filter.enable_mo = 1;
  6593. }
  6594. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6595. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6596. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6597. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6598. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6599. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6600. if (pdev->neighbour_peers_added &&
  6601. pdev->soc->hw_nac_monitor_support)
  6602. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  6603. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6604. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6605. pdev->pdev_id);
  6606. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6607. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6608. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6609. }
  6610. }
  6611. /*
  6612. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  6613. * modes are enabled or not.
  6614. * @dp_pdev: dp pdev handle.
  6615. *
  6616. * Return: bool
  6617. */
  6618. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  6619. {
  6620. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  6621. !pdev->mcopy_mode)
  6622. return true;
  6623. else
  6624. return false;
  6625. }
  6626. /*
  6627. *dp_set_bpr_enable() - API to enable/disable bpr feature
  6628. *@pdev_handle: DP_PDEV handle.
  6629. *@val: Provided value.
  6630. *
  6631. *Return: 0 for success. nonzero for failure.
  6632. */
  6633. static QDF_STATUS
  6634. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  6635. {
  6636. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6637. switch (val) {
  6638. case CDP_BPR_DISABLE:
  6639. pdev->bpr_enable = CDP_BPR_DISABLE;
  6640. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6641. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6642. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6643. } else if (pdev->enhanced_stats_en &&
  6644. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6645. !pdev->pktlog_ppdu_stats) {
  6646. dp_h2t_cfg_stats_msg_send(pdev,
  6647. DP_PPDU_STATS_CFG_ENH_STATS,
  6648. pdev->pdev_id);
  6649. }
  6650. break;
  6651. case CDP_BPR_ENABLE:
  6652. pdev->bpr_enable = CDP_BPR_ENABLE;
  6653. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  6654. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  6655. dp_h2t_cfg_stats_msg_send(pdev,
  6656. DP_PPDU_STATS_CFG_BPR,
  6657. pdev->pdev_id);
  6658. } else if (pdev->enhanced_stats_en &&
  6659. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6660. !pdev->pktlog_ppdu_stats) {
  6661. dp_h2t_cfg_stats_msg_send(pdev,
  6662. DP_PPDU_STATS_CFG_BPR_ENH,
  6663. pdev->pdev_id);
  6664. } else if (pdev->pktlog_ppdu_stats) {
  6665. dp_h2t_cfg_stats_msg_send(pdev,
  6666. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  6667. pdev->pdev_id);
  6668. }
  6669. break;
  6670. default:
  6671. break;
  6672. }
  6673. return QDF_STATUS_SUCCESS;
  6674. }
  6675. /*
  6676. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  6677. * @pdev_handle: DP_PDEV handle
  6678. * @val: user provided value
  6679. *
  6680. * Return: 0 for success. nonzero for failure.
  6681. */
  6682. static QDF_STATUS
  6683. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  6684. {
  6685. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6686. QDF_STATUS status = QDF_STATUS_SUCCESS;
  6687. if (pdev->mcopy_mode)
  6688. dp_reset_monitor_mode(pdev_handle);
  6689. switch (val) {
  6690. case 0:
  6691. pdev->tx_sniffer_enable = 0;
  6692. pdev->mcopy_mode = 0;
  6693. pdev->monitor_configured = false;
  6694. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6695. !pdev->bpr_enable) {
  6696. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6697. dp_ppdu_ring_reset(pdev);
  6698. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  6699. dp_h2t_cfg_stats_msg_send(pdev,
  6700. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6701. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  6702. dp_h2t_cfg_stats_msg_send(pdev,
  6703. DP_PPDU_STATS_CFG_BPR_ENH,
  6704. pdev->pdev_id);
  6705. } else {
  6706. dp_h2t_cfg_stats_msg_send(pdev,
  6707. DP_PPDU_STATS_CFG_BPR,
  6708. pdev->pdev_id);
  6709. }
  6710. break;
  6711. case 1:
  6712. pdev->tx_sniffer_enable = 1;
  6713. pdev->mcopy_mode = 0;
  6714. pdev->monitor_configured = false;
  6715. if (!pdev->pktlog_ppdu_stats)
  6716. dp_h2t_cfg_stats_msg_send(pdev,
  6717. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6718. break;
  6719. case 2:
  6720. if (pdev->monitor_vdev) {
  6721. status = QDF_STATUS_E_RESOURCES;
  6722. break;
  6723. }
  6724. pdev->mcopy_mode = 1;
  6725. dp_pdev_configure_monitor_rings(pdev);
  6726. pdev->monitor_configured = true;
  6727. pdev->tx_sniffer_enable = 0;
  6728. if (!pdev->pktlog_ppdu_stats)
  6729. dp_h2t_cfg_stats_msg_send(pdev,
  6730. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6731. break;
  6732. default:
  6733. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6734. "Invalid value");
  6735. break;
  6736. }
  6737. return status;
  6738. }
  6739. /*
  6740. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  6741. * @pdev_handle: DP_PDEV handle
  6742. *
  6743. * Return: void
  6744. */
  6745. static void
  6746. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6747. {
  6748. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6749. if (pdev->enhanced_stats_en == 0)
  6750. dp_cal_client_timer_start(pdev->cal_client_ctx);
  6751. pdev->enhanced_stats_en = 1;
  6752. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6753. !pdev->monitor_vdev)
  6754. dp_ppdu_ring_cfg(pdev);
  6755. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6756. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6757. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6758. dp_h2t_cfg_stats_msg_send(pdev,
  6759. DP_PPDU_STATS_CFG_BPR_ENH,
  6760. pdev->pdev_id);
  6761. }
  6762. }
  6763. /*
  6764. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  6765. * @pdev_handle: DP_PDEV handle
  6766. *
  6767. * Return: void
  6768. */
  6769. static void
  6770. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6771. {
  6772. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6773. if (pdev->enhanced_stats_en == 1)
  6774. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  6775. pdev->enhanced_stats_en = 0;
  6776. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6777. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6778. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6779. dp_h2t_cfg_stats_msg_send(pdev,
  6780. DP_PPDU_STATS_CFG_BPR,
  6781. pdev->pdev_id);
  6782. }
  6783. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6784. !pdev->monitor_vdev)
  6785. dp_ppdu_ring_reset(pdev);
  6786. }
  6787. /*
  6788. * dp_get_fw_peer_stats()- function to print peer stats
  6789. * @pdev_handle: DP_PDEV handle
  6790. * @mac_addr: mac address of the peer
  6791. * @cap: Type of htt stats requested
  6792. *
  6793. * Currently Supporting only MAC ID based requests Only
  6794. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  6795. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  6796. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  6797. *
  6798. * Return: void
  6799. */
  6800. static void
  6801. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  6802. uint32_t cap)
  6803. {
  6804. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6805. int i;
  6806. uint32_t config_param0 = 0;
  6807. uint32_t config_param1 = 0;
  6808. uint32_t config_param2 = 0;
  6809. uint32_t config_param3 = 0;
  6810. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  6811. config_param0 |= (1 << (cap + 1));
  6812. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  6813. config_param1 |= (1 << i);
  6814. }
  6815. config_param2 |= (mac_addr[0] & 0x000000ff);
  6816. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  6817. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  6818. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  6819. config_param3 |= (mac_addr[4] & 0x000000ff);
  6820. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  6821. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6822. config_param0, config_param1, config_param2,
  6823. config_param3, 0, 0, 0);
  6824. }
  6825. /* This struct definition will be removed from here
  6826. * once it get added in FW headers*/
  6827. struct httstats_cmd_req {
  6828. uint32_t config_param0;
  6829. uint32_t config_param1;
  6830. uint32_t config_param2;
  6831. uint32_t config_param3;
  6832. int cookie;
  6833. u_int8_t stats_id;
  6834. };
  6835. /*
  6836. * dp_get_htt_stats: function to process the httstas request
  6837. * @pdev_handle: DP pdev handle
  6838. * @data: pointer to request data
  6839. * @data_len: length for request data
  6840. *
  6841. * return: void
  6842. */
  6843. static void
  6844. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  6845. {
  6846. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6847. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  6848. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  6849. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  6850. req->config_param0, req->config_param1,
  6851. req->config_param2, req->config_param3,
  6852. req->cookie, 0, 0);
  6853. }
  6854. /*
  6855. * dp_set_pdev_param: function to set parameters in pdev
  6856. * @pdev_handle: DP pdev handle
  6857. * @param: parameter type to be set
  6858. * @val: value of parameter to be set
  6859. *
  6860. * Return: 0 for success. nonzero for failure.
  6861. */
  6862. static QDF_STATUS dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  6863. enum cdp_pdev_param_type param,
  6864. uint8_t val)
  6865. {
  6866. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6867. switch (param) {
  6868. case CDP_CONFIG_DEBUG_SNIFFER:
  6869. return dp_config_debug_sniffer(pdev_handle, val);
  6870. case CDP_CONFIG_BPR_ENABLE:
  6871. return dp_set_bpr_enable(pdev_handle, val);
  6872. case CDP_CONFIG_PRIMARY_RADIO:
  6873. pdev->is_primary = val;
  6874. break;
  6875. default:
  6876. return QDF_STATUS_E_INVAL;
  6877. }
  6878. return QDF_STATUS_SUCCESS;
  6879. }
  6880. /*
  6881. * dp_get_vdev_param: function to get parameters from vdev
  6882. * @param: parameter type to get value
  6883. *
  6884. * return: void
  6885. */
  6886. static uint32_t dp_get_vdev_param(struct cdp_vdev *vdev_handle,
  6887. enum cdp_vdev_param_type param)
  6888. {
  6889. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6890. uint32_t val;
  6891. switch (param) {
  6892. case CDP_ENABLE_WDS:
  6893. val = vdev->wds_enabled;
  6894. break;
  6895. case CDP_ENABLE_MEC:
  6896. val = vdev->mec_enabled;
  6897. break;
  6898. case CDP_ENABLE_DA_WAR:
  6899. val = vdev->da_war_enabled;
  6900. break;
  6901. default:
  6902. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6903. "param value %d is wrong\n",
  6904. param);
  6905. val = -1;
  6906. break;
  6907. }
  6908. return val;
  6909. }
  6910. /*
  6911. * dp_set_vdev_param: function to set parameters in vdev
  6912. * @param: parameter type to be set
  6913. * @val: value of parameter to be set
  6914. *
  6915. * return: void
  6916. */
  6917. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  6918. enum cdp_vdev_param_type param, uint32_t val)
  6919. {
  6920. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6921. switch (param) {
  6922. case CDP_ENABLE_WDS:
  6923. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6924. "wds_enable %d for vdev(%p) id(%d)\n",
  6925. val, vdev, vdev->vdev_id);
  6926. vdev->wds_enabled = val;
  6927. break;
  6928. case CDP_ENABLE_MEC:
  6929. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6930. "mec_enable %d for vdev(%p) id(%d)\n",
  6931. val, vdev, vdev->vdev_id);
  6932. vdev->mec_enabled = val;
  6933. break;
  6934. case CDP_ENABLE_DA_WAR:
  6935. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6936. "da_war_enable %d for vdev(%p) id(%d)\n",
  6937. val, vdev, vdev->vdev_id);
  6938. vdev->da_war_enabled = val;
  6939. break;
  6940. case CDP_ENABLE_NAWDS:
  6941. vdev->nawds_enabled = val;
  6942. break;
  6943. case CDP_ENABLE_MCAST_EN:
  6944. vdev->mcast_enhancement_en = val;
  6945. break;
  6946. case CDP_ENABLE_PROXYSTA:
  6947. vdev->proxysta_vdev = val;
  6948. break;
  6949. case CDP_UPDATE_TDLS_FLAGS:
  6950. vdev->tdls_link_connected = val;
  6951. break;
  6952. case CDP_CFG_WDS_AGING_TIMER:
  6953. if (val == 0)
  6954. qdf_timer_stop(&vdev->pdev->soc->ast_aging_timer);
  6955. else if (val != vdev->wds_aging_timer_val)
  6956. qdf_timer_mod(&vdev->pdev->soc->ast_aging_timer, val);
  6957. vdev->wds_aging_timer_val = val;
  6958. break;
  6959. case CDP_ENABLE_AP_BRIDGE:
  6960. if (wlan_op_mode_sta != vdev->opmode)
  6961. vdev->ap_bridge_enabled = val;
  6962. else
  6963. vdev->ap_bridge_enabled = false;
  6964. break;
  6965. case CDP_ENABLE_CIPHER:
  6966. vdev->sec_type = val;
  6967. break;
  6968. case CDP_ENABLE_QWRAP_ISOLATION:
  6969. vdev->isolation_vdev = val;
  6970. break;
  6971. default:
  6972. break;
  6973. }
  6974. dp_tx_vdev_update_search_flags(vdev);
  6975. }
  6976. /**
  6977. * dp_peer_set_nawds: set nawds bit in peer
  6978. * @peer_handle: pointer to peer
  6979. * @value: enable/disable nawds
  6980. *
  6981. * return: void
  6982. */
  6983. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  6984. {
  6985. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6986. peer->nawds_enabled = value;
  6987. }
  6988. /*
  6989. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  6990. * @vdev_handle: DP_VDEV handle
  6991. * @map_id:ID of map that needs to be updated
  6992. *
  6993. * Return: void
  6994. */
  6995. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  6996. uint8_t map_id)
  6997. {
  6998. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6999. vdev->dscp_tid_map_id = map_id;
  7000. return;
  7001. }
  7002. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  7003. * @peer_handle: DP pdev handle
  7004. *
  7005. * return : cdp_pdev_stats pointer
  7006. */
  7007. static struct cdp_pdev_stats*
  7008. dp_txrx_get_pdev_stats(struct cdp_pdev *pdev_handle)
  7009. {
  7010. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7011. dp_aggregate_pdev_stats(pdev);
  7012. return &pdev->stats;
  7013. }
  7014. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  7015. * @peer_handle: DP_PEER handle
  7016. *
  7017. * return : cdp_peer_stats pointer
  7018. */
  7019. static struct cdp_peer_stats*
  7020. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  7021. {
  7022. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7023. qdf_assert(peer);
  7024. return &peer->stats;
  7025. }
  7026. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  7027. * @peer_handle: DP_PEER handle
  7028. *
  7029. * return : void
  7030. */
  7031. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  7032. {
  7033. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7034. qdf_assert(peer);
  7035. qdf_mem_set(&peer->stats, sizeof(peer->stats), 0);
  7036. }
  7037. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  7038. * @vdev_handle: DP_VDEV handle
  7039. * @buf: buffer for vdev stats
  7040. *
  7041. * return : int
  7042. */
  7043. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  7044. bool is_aggregate)
  7045. {
  7046. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7047. struct cdp_vdev_stats *vdev_stats = (struct cdp_vdev_stats *)buf;
  7048. if (is_aggregate)
  7049. dp_aggregate_vdev_stats(vdev, buf);
  7050. else
  7051. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  7052. return 0;
  7053. }
  7054. /*
  7055. * dp_get_total_per(): get total per
  7056. * @pdev_handle: DP_PDEV handle
  7057. *
  7058. * Return: % error rate using retries per packet and success packets
  7059. */
  7060. static int dp_get_total_per(struct cdp_pdev *pdev_handle)
  7061. {
  7062. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7063. dp_aggregate_pdev_stats(pdev);
  7064. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  7065. return 0;
  7066. return ((pdev->stats.tx.retries * 100) /
  7067. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  7068. }
  7069. /*
  7070. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  7071. * @pdev_handle: DP_PDEV handle
  7072. * @buf: to hold pdev_stats
  7073. *
  7074. * Return: int
  7075. */
  7076. static int
  7077. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  7078. {
  7079. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7080. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  7081. struct cdp_txrx_stats_req req = {0,};
  7082. dp_aggregate_pdev_stats(pdev);
  7083. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  7084. req.cookie_val = 1;
  7085. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  7086. req.param1, req.param2, req.param3, 0,
  7087. req.cookie_val, 0);
  7088. msleep(DP_MAX_SLEEP_TIME);
  7089. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  7090. req.cookie_val = 1;
  7091. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  7092. req.param1, req.param2, req.param3, 0,
  7093. req.cookie_val, 0);
  7094. msleep(DP_MAX_SLEEP_TIME);
  7095. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  7096. return TXRX_STATS_LEVEL;
  7097. }
  7098. /**
  7099. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  7100. * @pdev: DP_PDEV handle
  7101. * @map_id: ID of map that needs to be updated
  7102. * @tos: index value in map
  7103. * @tid: tid value passed by the user
  7104. *
  7105. * Return: void
  7106. */
  7107. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  7108. uint8_t map_id, uint8_t tos, uint8_t tid)
  7109. {
  7110. uint8_t dscp;
  7111. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  7112. struct dp_soc *soc = pdev->soc;
  7113. if (!soc)
  7114. return;
  7115. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  7116. pdev->dscp_tid_map[map_id][dscp] = tid;
  7117. if (map_id < soc->num_hw_dscp_tid_map)
  7118. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  7119. map_id, dscp);
  7120. return;
  7121. }
  7122. /**
  7123. * dp_hmmc_tid_override_en_wifi3(): Function to enable hmmc tid override.
  7124. * @pdev_handle: pdev handle
  7125. * @val: hmmc-dscp flag value
  7126. *
  7127. * Return: void
  7128. */
  7129. static void dp_hmmc_tid_override_en_wifi3(struct cdp_pdev *pdev_handle,
  7130. bool val)
  7131. {
  7132. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7133. pdev->hmmc_tid_override_en = val;
  7134. }
  7135. /**
  7136. * dp_set_hmmc_tid_val_wifi3(): Function to set hmmc tid value.
  7137. * @pdev_handle: pdev handle
  7138. * @tid: tid value
  7139. *
  7140. * Return: void
  7141. */
  7142. static void dp_set_hmmc_tid_val_wifi3(struct cdp_pdev *pdev_handle,
  7143. uint8_t tid)
  7144. {
  7145. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7146. pdev->hmmc_tid = tid;
  7147. }
  7148. /**
  7149. * dp_fw_stats_process(): Process TxRX FW stats request
  7150. * @vdev_handle: DP VDEV handle
  7151. * @req: stats request
  7152. *
  7153. * return: int
  7154. */
  7155. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  7156. struct cdp_txrx_stats_req *req)
  7157. {
  7158. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7159. struct dp_pdev *pdev = NULL;
  7160. uint32_t stats = req->stats;
  7161. uint8_t mac_id = req->mac_id;
  7162. if (!vdev) {
  7163. DP_TRACE(NONE, "VDEV not found");
  7164. return 1;
  7165. }
  7166. pdev = vdev->pdev;
  7167. /*
  7168. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  7169. * from param0 to param3 according to below rule:
  7170. *
  7171. * PARAM:
  7172. * - config_param0 : start_offset (stats type)
  7173. * - config_param1 : stats bmask from start offset
  7174. * - config_param2 : stats bmask from start offset + 32
  7175. * - config_param3 : stats bmask from start offset + 64
  7176. */
  7177. if (req->stats == CDP_TXRX_STATS_0) {
  7178. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  7179. req->param1 = 0xFFFFFFFF;
  7180. req->param2 = 0xFFFFFFFF;
  7181. req->param3 = 0xFFFFFFFF;
  7182. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  7183. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  7184. }
  7185. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  7186. req->param1, req->param2, req->param3,
  7187. 0, 0, mac_id);
  7188. }
  7189. /**
  7190. * dp_txrx_stats_request - function to map to firmware and host stats
  7191. * @vdev: virtual handle
  7192. * @req: stats request
  7193. *
  7194. * Return: QDF_STATUS
  7195. */
  7196. static
  7197. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  7198. struct cdp_txrx_stats_req *req)
  7199. {
  7200. int host_stats;
  7201. int fw_stats;
  7202. enum cdp_stats stats;
  7203. int num_stats;
  7204. if (!vdev || !req) {
  7205. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7206. "Invalid vdev/req instance");
  7207. return QDF_STATUS_E_INVAL;
  7208. }
  7209. stats = req->stats;
  7210. if (stats >= CDP_TXRX_MAX_STATS)
  7211. return QDF_STATUS_E_INVAL;
  7212. /*
  7213. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  7214. * has to be updated if new FW HTT stats added
  7215. */
  7216. if (stats > CDP_TXRX_STATS_HTT_MAX)
  7217. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  7218. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  7219. if (stats >= num_stats) {
  7220. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7221. "%s: Invalid stats option: %d", __func__, stats);
  7222. return QDF_STATUS_E_INVAL;
  7223. }
  7224. req->stats = stats;
  7225. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  7226. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  7227. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7228. "stats: %u fw_stats_type: %d host_stats: %d",
  7229. stats, fw_stats, host_stats);
  7230. if (fw_stats != TXRX_FW_STATS_INVALID) {
  7231. /* update request with FW stats type */
  7232. req->stats = fw_stats;
  7233. return dp_fw_stats_process(vdev, req);
  7234. }
  7235. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  7236. (host_stats <= TXRX_HOST_STATS_MAX))
  7237. return dp_print_host_stats(vdev, req);
  7238. else
  7239. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7240. "Wrong Input for TxRx Stats");
  7241. return QDF_STATUS_SUCCESS;
  7242. }
  7243. /*
  7244. * dp_print_napi_stats(): NAPI stats
  7245. * @soc - soc handle
  7246. */
  7247. static void dp_print_napi_stats(struct dp_soc *soc)
  7248. {
  7249. hif_print_napi_stats(soc->hif_handle);
  7250. }
  7251. /*
  7252. * dp_print_per_ring_stats(): Packet count per ring
  7253. * @soc - soc handle
  7254. */
  7255. static void dp_print_per_ring_stats(struct dp_soc *soc)
  7256. {
  7257. uint8_t ring;
  7258. uint16_t core;
  7259. uint64_t total_packets;
  7260. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  7261. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  7262. total_packets = 0;
  7263. DP_TRACE_STATS(INFO_HIGH,
  7264. "Packets on ring %u:", ring);
  7265. for (core = 0; core < NR_CPUS; core++) {
  7266. DP_TRACE_STATS(INFO_HIGH,
  7267. "Packets arriving on core %u: %llu",
  7268. core,
  7269. soc->stats.rx.ring_packets[core][ring]);
  7270. total_packets += soc->stats.rx.ring_packets[core][ring];
  7271. }
  7272. DP_TRACE_STATS(INFO_HIGH,
  7273. "Total packets on ring %u: %llu",
  7274. ring, total_packets);
  7275. }
  7276. }
  7277. /*
  7278. * dp_txrx_path_stats() - Function to display dump stats
  7279. * @soc - soc handle
  7280. *
  7281. * return: none
  7282. */
  7283. static void dp_txrx_path_stats(struct dp_soc *soc)
  7284. {
  7285. uint8_t error_code;
  7286. uint8_t loop_pdev;
  7287. struct dp_pdev *pdev;
  7288. uint8_t i;
  7289. if (!soc) {
  7290. DP_TRACE(ERROR, "%s: Invalid access",
  7291. __func__);
  7292. return;
  7293. }
  7294. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  7295. pdev = soc->pdev_list[loop_pdev];
  7296. dp_aggregate_pdev_stats(pdev);
  7297. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  7298. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  7299. pdev->stats.tx_i.rcvd.num,
  7300. pdev->stats.tx_i.rcvd.bytes);
  7301. DP_TRACE_STATS(INFO_HIGH,
  7302. "processed from host: %u msdus (%llu bytes)",
  7303. pdev->stats.tx_i.processed.num,
  7304. pdev->stats.tx_i.processed.bytes);
  7305. DP_TRACE_STATS(INFO_HIGH,
  7306. "successfully transmitted: %u msdus (%llu bytes)",
  7307. pdev->stats.tx.tx_success.num,
  7308. pdev->stats.tx.tx_success.bytes);
  7309. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  7310. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  7311. pdev->stats.tx_i.dropped.dropped_pkt.num);
  7312. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  7313. pdev->stats.tx_i.dropped.desc_na.num);
  7314. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  7315. pdev->stats.tx_i.dropped.ring_full);
  7316. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  7317. pdev->stats.tx_i.dropped.enqueue_fail);
  7318. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  7319. pdev->stats.tx_i.dropped.dma_error);
  7320. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  7321. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  7322. pdev->stats.tx.tx_failed);
  7323. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  7324. pdev->stats.tx.dropped.age_out);
  7325. DP_TRACE_STATS(INFO_HIGH, "firmware removed packets: %u",
  7326. pdev->stats.tx.dropped.fw_rem.num);
  7327. DP_TRACE_STATS(INFO_HIGH, "firmware removed bytes: %llu",
  7328. pdev->stats.tx.dropped.fw_rem.bytes);
  7329. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  7330. pdev->stats.tx.dropped.fw_rem_tx);
  7331. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  7332. pdev->stats.tx.dropped.fw_rem_notx);
  7333. DP_TRACE_STATS(INFO_HIGH, "Invalid peer on tx path: %u",
  7334. pdev->soc->stats.tx.tx_invalid_peer.num);
  7335. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  7336. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7337. pdev->stats.tx_comp_histogram.pkts_1);
  7338. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7339. pdev->stats.tx_comp_histogram.pkts_2_20);
  7340. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7341. pdev->stats.tx_comp_histogram.pkts_21_40);
  7342. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7343. pdev->stats.tx_comp_histogram.pkts_41_60);
  7344. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7345. pdev->stats.tx_comp_histogram.pkts_61_80);
  7346. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7347. pdev->stats.tx_comp_histogram.pkts_81_100);
  7348. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7349. pdev->stats.tx_comp_histogram.pkts_101_200);
  7350. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7351. pdev->stats.tx_comp_histogram.pkts_201_plus);
  7352. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  7353. DP_TRACE_STATS(INFO_HIGH,
  7354. "delivered %u msdus ( %llu bytes),",
  7355. pdev->stats.rx.to_stack.num,
  7356. pdev->stats.rx.to_stack.bytes);
  7357. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  7358. DP_TRACE_STATS(INFO_HIGH,
  7359. "received on reo[%d] %u msdus( %llu bytes),",
  7360. i, pdev->stats.rx.rcvd_reo[i].num,
  7361. pdev->stats.rx.rcvd_reo[i].bytes);
  7362. DP_TRACE_STATS(INFO_HIGH,
  7363. "intra-bss packets %u msdus ( %llu bytes),",
  7364. pdev->stats.rx.intra_bss.pkts.num,
  7365. pdev->stats.rx.intra_bss.pkts.bytes);
  7366. DP_TRACE_STATS(INFO_HIGH,
  7367. "intra-bss fails %u msdus ( %llu bytes),",
  7368. pdev->stats.rx.intra_bss.fail.num,
  7369. pdev->stats.rx.intra_bss.fail.bytes);
  7370. DP_TRACE_STATS(INFO_HIGH,
  7371. "raw packets %u msdus ( %llu bytes),",
  7372. pdev->stats.rx.raw.num,
  7373. pdev->stats.rx.raw.bytes);
  7374. DP_TRACE_STATS(INFO_HIGH, "dropped: error %u msdus",
  7375. pdev->stats.rx.err.mic_err);
  7376. DP_TRACE_STATS(INFO_HIGH, "Invalid peer on rx path: %u",
  7377. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  7378. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  7379. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  7380. pdev->soc->stats.rx.err.invalid_rbm);
  7381. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  7382. pdev->soc->stats.rx.err.hal_ring_access_fail);
  7383. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  7384. error_code++) {
  7385. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  7386. continue;
  7387. DP_TRACE_STATS(INFO_HIGH,
  7388. "Reo error number (%u): %u msdus",
  7389. error_code,
  7390. pdev->soc->stats.rx.err
  7391. .reo_error[error_code]);
  7392. }
  7393. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  7394. error_code++) {
  7395. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  7396. continue;
  7397. DP_TRACE_STATS(INFO_HIGH,
  7398. "Rxdma error number (%u): %u msdus",
  7399. error_code,
  7400. pdev->soc->stats.rx.err
  7401. .rxdma_error[error_code]);
  7402. }
  7403. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  7404. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7405. pdev->stats.rx_ind_histogram.pkts_1);
  7406. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7407. pdev->stats.rx_ind_histogram.pkts_2_20);
  7408. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7409. pdev->stats.rx_ind_histogram.pkts_21_40);
  7410. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7411. pdev->stats.rx_ind_histogram.pkts_41_60);
  7412. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7413. pdev->stats.rx_ind_histogram.pkts_61_80);
  7414. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7415. pdev->stats.rx_ind_histogram.pkts_81_100);
  7416. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7417. pdev->stats.rx_ind_histogram.pkts_101_200);
  7418. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7419. pdev->stats.rx_ind_histogram.pkts_201_plus);
  7420. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  7421. __func__,
  7422. pdev->soc->wlan_cfg_ctx
  7423. ->tso_enabled,
  7424. pdev->soc->wlan_cfg_ctx
  7425. ->lro_enabled,
  7426. pdev->soc->wlan_cfg_ctx
  7427. ->rx_hash,
  7428. pdev->soc->wlan_cfg_ctx
  7429. ->napi_enabled);
  7430. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7431. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  7432. __func__,
  7433. pdev->soc->wlan_cfg_ctx
  7434. ->tx_flow_stop_queue_threshold,
  7435. pdev->soc->wlan_cfg_ctx
  7436. ->tx_flow_start_queue_offset);
  7437. #endif
  7438. }
  7439. }
  7440. /*
  7441. * dp_txrx_dump_stats() - Dump statistics
  7442. * @value - Statistics option
  7443. */
  7444. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  7445. enum qdf_stats_verbosity_level level)
  7446. {
  7447. struct dp_soc *soc =
  7448. (struct dp_soc *)psoc;
  7449. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7450. if (!soc) {
  7451. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7452. "%s: soc is NULL", __func__);
  7453. return QDF_STATUS_E_INVAL;
  7454. }
  7455. switch (value) {
  7456. case CDP_TXRX_PATH_STATS:
  7457. dp_txrx_path_stats(soc);
  7458. break;
  7459. case CDP_RX_RING_STATS:
  7460. dp_print_per_ring_stats(soc);
  7461. break;
  7462. case CDP_TXRX_TSO_STATS:
  7463. /* TODO: NOT IMPLEMENTED */
  7464. break;
  7465. case CDP_DUMP_TX_FLOW_POOL_INFO:
  7466. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  7467. break;
  7468. case CDP_DP_NAPI_STATS:
  7469. dp_print_napi_stats(soc);
  7470. break;
  7471. case CDP_TXRX_DESC_STATS:
  7472. /* TODO: NOT IMPLEMENTED */
  7473. break;
  7474. default:
  7475. status = QDF_STATUS_E_INVAL;
  7476. break;
  7477. }
  7478. return status;
  7479. }
  7480. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7481. /**
  7482. * dp_update_flow_control_parameters() - API to store datapath
  7483. * config parameters
  7484. * @soc: soc handle
  7485. * @cfg: ini parameter handle
  7486. *
  7487. * Return: void
  7488. */
  7489. static inline
  7490. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7491. struct cdp_config_params *params)
  7492. {
  7493. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  7494. params->tx_flow_stop_queue_threshold;
  7495. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  7496. params->tx_flow_start_queue_offset;
  7497. }
  7498. #else
  7499. static inline
  7500. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7501. struct cdp_config_params *params)
  7502. {
  7503. }
  7504. #endif
  7505. /**
  7506. * dp_update_config_parameters() - API to store datapath
  7507. * config parameters
  7508. * @soc: soc handle
  7509. * @cfg: ini parameter handle
  7510. *
  7511. * Return: status
  7512. */
  7513. static
  7514. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  7515. struct cdp_config_params *params)
  7516. {
  7517. struct dp_soc *soc = (struct dp_soc *)psoc;
  7518. if (!(soc)) {
  7519. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7520. "%s: Invalid handle", __func__);
  7521. return QDF_STATUS_E_INVAL;
  7522. }
  7523. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  7524. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  7525. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  7526. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  7527. params->tcp_udp_checksumoffload;
  7528. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  7529. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  7530. soc->wlan_cfg_ctx->gro_enabled = params->gro_enable;
  7531. dp_update_flow_control_parameters(soc, params);
  7532. return QDF_STATUS_SUCCESS;
  7533. }
  7534. /**
  7535. * dp_txrx_set_wds_rx_policy() - API to store datapath
  7536. * config parameters
  7537. * @vdev_handle - datapath vdev handle
  7538. * @cfg: ini parameter handle
  7539. *
  7540. * Return: status
  7541. */
  7542. #ifdef WDS_VENDOR_EXTENSION
  7543. void
  7544. dp_txrx_set_wds_rx_policy(
  7545. struct cdp_vdev *vdev_handle,
  7546. u_int32_t val)
  7547. {
  7548. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7549. struct dp_peer *peer;
  7550. if (vdev->opmode == wlan_op_mode_ap) {
  7551. /* for ap, set it on bss_peer */
  7552. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  7553. if (peer->bss_peer) {
  7554. peer->wds_ecm.wds_rx_filter = 1;
  7555. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7556. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7557. break;
  7558. }
  7559. }
  7560. } else if (vdev->opmode == wlan_op_mode_sta) {
  7561. peer = TAILQ_FIRST(&vdev->peer_list);
  7562. peer->wds_ecm.wds_rx_filter = 1;
  7563. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7564. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7565. }
  7566. }
  7567. /**
  7568. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  7569. *
  7570. * @peer_handle - datapath peer handle
  7571. * @wds_tx_ucast: policy for unicast transmission
  7572. * @wds_tx_mcast: policy for multicast transmission
  7573. *
  7574. * Return: void
  7575. */
  7576. void
  7577. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  7578. int wds_tx_ucast, int wds_tx_mcast)
  7579. {
  7580. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7581. if (wds_tx_ucast || wds_tx_mcast) {
  7582. peer->wds_enabled = 1;
  7583. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  7584. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  7585. } else {
  7586. peer->wds_enabled = 0;
  7587. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  7588. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  7589. }
  7590. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7591. FL("Policy Update set to :\
  7592. peer->wds_enabled %d\
  7593. peer->wds_ecm.wds_tx_ucast_4addr %d\
  7594. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  7595. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  7596. peer->wds_ecm.wds_tx_mcast_4addr);
  7597. return;
  7598. }
  7599. #endif
  7600. static struct cdp_wds_ops dp_ops_wds = {
  7601. .vdev_set_wds = dp_vdev_set_wds,
  7602. #ifdef WDS_VENDOR_EXTENSION
  7603. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  7604. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  7605. #endif
  7606. };
  7607. /*
  7608. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  7609. * @vdev_handle - datapath vdev handle
  7610. * @callback - callback function
  7611. * @ctxt: callback context
  7612. *
  7613. */
  7614. static void
  7615. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  7616. ol_txrx_data_tx_cb callback, void *ctxt)
  7617. {
  7618. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7619. vdev->tx_non_std_data_callback.func = callback;
  7620. vdev->tx_non_std_data_callback.ctxt = ctxt;
  7621. }
  7622. /**
  7623. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  7624. * @pdev_hdl: datapath pdev handle
  7625. *
  7626. * Return: opaque pointer to dp txrx handle
  7627. */
  7628. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  7629. {
  7630. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7631. return pdev->dp_txrx_handle;
  7632. }
  7633. /**
  7634. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  7635. * @pdev_hdl: datapath pdev handle
  7636. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  7637. *
  7638. * Return: void
  7639. */
  7640. static void
  7641. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  7642. {
  7643. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7644. pdev->dp_txrx_handle = dp_txrx_hdl;
  7645. }
  7646. /**
  7647. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  7648. * @soc_handle: datapath soc handle
  7649. *
  7650. * Return: opaque pointer to external dp (non-core DP)
  7651. */
  7652. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  7653. {
  7654. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7655. return soc->external_txrx_handle;
  7656. }
  7657. /**
  7658. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  7659. * @soc_handle: datapath soc handle
  7660. * @txrx_handle: opaque pointer to external dp (non-core DP)
  7661. *
  7662. * Return: void
  7663. */
  7664. static void
  7665. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  7666. {
  7667. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7668. soc->external_txrx_handle = txrx_handle;
  7669. }
  7670. /**
  7671. * dp_get_cfg_capabilities() - get dp capabilities
  7672. * @soc_handle: datapath soc handle
  7673. * @dp_caps: enum for dp capabilities
  7674. *
  7675. * Return: bool to determine if dp caps is enabled
  7676. */
  7677. static bool
  7678. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  7679. enum cdp_capabilities dp_caps)
  7680. {
  7681. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7682. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  7683. }
  7684. #ifdef FEATURE_AST
  7685. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  7686. {
  7687. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  7688. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  7689. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7690. /*
  7691. * For BSS peer, new peer is not created on alloc_node if the
  7692. * peer with same address already exists , instead refcnt is
  7693. * increased for existing peer. Correspondingly in delete path,
  7694. * only refcnt is decreased; and peer is only deleted , when all
  7695. * references are deleted. So delete_in_progress should not be set
  7696. * for bss_peer, unless only 2 reference remains (peer map reference
  7697. * and peer hash table reference).
  7698. */
  7699. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  7700. return;
  7701. }
  7702. peer->delete_in_progress = true;
  7703. dp_peer_delete_ast_entries(soc, peer);
  7704. }
  7705. #endif
  7706. #ifdef ATH_SUPPORT_NAC_RSSI
  7707. /**
  7708. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  7709. * @vdev_hdl: DP vdev handle
  7710. * @rssi: rssi value
  7711. *
  7712. * Return: 0 for success. nonzero for failure.
  7713. */
  7714. static QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  7715. char *mac_addr,
  7716. uint8_t *rssi)
  7717. {
  7718. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  7719. struct dp_pdev *pdev = vdev->pdev;
  7720. struct dp_neighbour_peer *peer = NULL;
  7721. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  7722. *rssi = 0;
  7723. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  7724. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  7725. neighbour_peer_list_elem) {
  7726. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  7727. mac_addr, DP_MAC_ADDR_LEN) == 0) {
  7728. *rssi = peer->rssi;
  7729. status = QDF_STATUS_SUCCESS;
  7730. break;
  7731. }
  7732. }
  7733. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  7734. return status;
  7735. }
  7736. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  7737. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  7738. uint8_t chan_num)
  7739. {
  7740. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7741. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  7742. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7743. pdev->nac_rssi_filtering = 1;
  7744. /* Store address of NAC (neighbour peer) which will be checked
  7745. * against TA of received packets.
  7746. */
  7747. if (cmd == CDP_NAC_PARAM_ADD) {
  7748. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  7749. client_macaddr);
  7750. } else if (cmd == CDP_NAC_PARAM_DEL) {
  7751. dp_update_filter_neighbour_peers(vdev_handle,
  7752. DP_NAC_PARAM_DEL,
  7753. client_macaddr);
  7754. }
  7755. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  7756. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  7757. ((void *)vdev->pdev->ctrl_pdev,
  7758. vdev->vdev_id, cmd, bssid);
  7759. return QDF_STATUS_SUCCESS;
  7760. }
  7761. #endif
  7762. /**
  7763. * dp_enable_peer_based_pktlog() - Set Flag for peer based filtering
  7764. * for pktlog
  7765. * @txrx_pdev_handle: cdp_pdev handle
  7766. * @enb_dsb: Enable or disable peer based filtering
  7767. *
  7768. * Return: QDF_STATUS
  7769. */
  7770. static int
  7771. dp_enable_peer_based_pktlog(
  7772. struct cdp_pdev *txrx_pdev_handle,
  7773. char *mac_addr, uint8_t enb_dsb)
  7774. {
  7775. struct dp_peer *peer;
  7776. uint8_t local_id;
  7777. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev_handle;
  7778. peer = (struct dp_peer *)dp_find_peer_by_addr(txrx_pdev_handle,
  7779. mac_addr, &local_id);
  7780. if (!peer) {
  7781. dp_err("Invalid Peer");
  7782. return QDF_STATUS_E_FAILURE;
  7783. }
  7784. peer->peer_based_pktlog_filter = enb_dsb;
  7785. pdev->dp_peer_based_pktlog = enb_dsb;
  7786. return QDF_STATUS_SUCCESS;
  7787. }
  7788. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  7789. uint32_t max_peers,
  7790. bool peer_map_unmap_v2)
  7791. {
  7792. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7793. soc->max_peers = max_peers;
  7794. qdf_print ("%s max_peers %u\n", __func__, max_peers);
  7795. if (dp_peer_find_attach(soc))
  7796. return QDF_STATUS_E_FAILURE;
  7797. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  7798. return QDF_STATUS_SUCCESS;
  7799. }
  7800. /**
  7801. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  7802. * @dp_pdev: dp pdev handle
  7803. * @ctrl_pdev: UMAC ctrl pdev handle
  7804. *
  7805. * Return: void
  7806. */
  7807. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  7808. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  7809. {
  7810. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  7811. pdev->ctrl_pdev = ctrl_pdev;
  7812. }
  7813. /*
  7814. * dp_get_cfg() - get dp cfg
  7815. * @soc: cdp soc handle
  7816. * @cfg: cfg enum
  7817. *
  7818. * Return: cfg value
  7819. */
  7820. static uint32_t dp_get_cfg(void *soc, enum cdp_dp_cfg cfg)
  7821. {
  7822. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  7823. uint32_t value = 0;
  7824. switch (cfg) {
  7825. case cfg_dp_enable_data_stall:
  7826. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  7827. break;
  7828. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  7829. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  7830. break;
  7831. case cfg_dp_tso_enable:
  7832. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  7833. break;
  7834. case cfg_dp_lro_enable:
  7835. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  7836. break;
  7837. case cfg_dp_gro_enable:
  7838. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  7839. break;
  7840. case cfg_dp_tx_flow_start_queue_offset:
  7841. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  7842. break;
  7843. case cfg_dp_tx_flow_stop_queue_threshold:
  7844. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  7845. break;
  7846. case cfg_dp_disable_intra_bss_fwd:
  7847. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  7848. break;
  7849. default:
  7850. value = 0;
  7851. }
  7852. return value;
  7853. }
  7854. static struct cdp_cmn_ops dp_ops_cmn = {
  7855. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  7856. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  7857. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  7858. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  7859. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  7860. .txrx_pdev_deinit = dp_pdev_deinit_wifi3,
  7861. .txrx_peer_create = dp_peer_create_wifi3,
  7862. .txrx_peer_setup = dp_peer_setup_wifi3,
  7863. #ifdef FEATURE_AST
  7864. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  7865. #else
  7866. .txrx_peer_teardown = NULL,
  7867. #endif
  7868. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  7869. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  7870. .txrx_peer_get_ast_info_by_soc = dp_peer_get_ast_info_by_soc_wifi3,
  7871. .txrx_peer_get_ast_info_by_pdev =
  7872. dp_peer_get_ast_info_by_pdevid_wifi3,
  7873. .txrx_peer_ast_delete_by_soc =
  7874. dp_peer_ast_entry_del_by_soc,
  7875. .txrx_peer_ast_delete_by_pdev =
  7876. dp_peer_ast_entry_del_by_pdev,
  7877. .txrx_peer_delete = dp_peer_delete_wifi3,
  7878. .txrx_vdev_register = dp_vdev_register_wifi3,
  7879. .txrx_soc_detach = dp_soc_detach_wifi3,
  7880. .txrx_soc_deinit = dp_soc_deinit_wifi3,
  7881. .txrx_soc_init = dp_soc_init_wifi3,
  7882. .txrx_tso_soc_attach = dp_tso_soc_attach,
  7883. .txrx_tso_soc_detach = dp_tso_soc_detach,
  7884. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  7885. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  7886. .txrx_get_mon_vdev_from_pdev = dp_get_mon_vdev_from_pdev_wifi3,
  7887. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  7888. .txrx_ath_getstats = dp_get_device_stats,
  7889. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  7890. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  7891. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  7892. .delba_process = dp_delba_process_wifi3,
  7893. .set_addba_response = dp_set_addba_response,
  7894. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  7895. .flush_cache_rx_queue = NULL,
  7896. /* TODO: get API's for dscp-tid need to be added*/
  7897. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  7898. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  7899. .hmmc_tid_override_en = dp_hmmc_tid_override_en_wifi3,
  7900. .set_hmmc_tid_val = dp_set_hmmc_tid_val_wifi3,
  7901. .txrx_get_total_per = dp_get_total_per,
  7902. .txrx_stats_request = dp_txrx_stats_request,
  7903. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  7904. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  7905. .txrx_get_vow_config_frm_pdev = NULL,
  7906. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  7907. .txrx_set_nac = dp_set_nac,
  7908. .txrx_get_tx_pending = dp_get_tx_pending,
  7909. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  7910. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  7911. .display_stats = dp_txrx_dump_stats,
  7912. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  7913. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  7914. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  7915. .txrx_intr_detach = dp_soc_interrupt_detach,
  7916. .set_pn_check = dp_set_pn_check_wifi3,
  7917. .update_config_parameters = dp_update_config_parameters,
  7918. /* TODO: Add other functions */
  7919. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  7920. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  7921. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  7922. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  7923. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  7924. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  7925. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  7926. .tx_send = dp_tx_send,
  7927. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  7928. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  7929. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  7930. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  7931. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  7932. .txrx_get_os_rx_handles_from_vdev =
  7933. dp_get_os_rx_handles_from_vdev_wifi3,
  7934. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  7935. .get_dp_capabilities = dp_get_cfg_capabilities,
  7936. .txrx_get_cfg = dp_get_cfg,
  7937. };
  7938. static struct cdp_ctrl_ops dp_ops_ctrl = {
  7939. .txrx_peer_authorize = dp_peer_authorize,
  7940. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  7941. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  7942. #ifdef MESH_MODE_SUPPORT
  7943. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  7944. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  7945. #endif
  7946. .txrx_set_vdev_param = dp_set_vdev_param,
  7947. .txrx_peer_set_nawds = dp_peer_set_nawds,
  7948. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  7949. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  7950. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  7951. .txrx_update_filter_neighbour_peers =
  7952. dp_update_filter_neighbour_peers,
  7953. .txrx_get_sec_type = dp_get_sec_type,
  7954. /* TODO: Add other functions */
  7955. .txrx_wdi_event_sub = dp_wdi_event_sub,
  7956. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  7957. #ifdef WDI_EVENT_ENABLE
  7958. .txrx_get_pldev = dp_get_pldev,
  7959. #endif
  7960. .txrx_set_pdev_param = dp_set_pdev_param,
  7961. #ifdef ATH_SUPPORT_NAC_RSSI
  7962. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  7963. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  7964. #endif
  7965. .set_key = dp_set_michael_key,
  7966. .txrx_get_vdev_param = dp_get_vdev_param,
  7967. .enable_peer_based_pktlog = dp_enable_peer_based_pktlog,
  7968. };
  7969. static struct cdp_me_ops dp_ops_me = {
  7970. #ifdef ATH_SUPPORT_IQUE
  7971. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  7972. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  7973. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  7974. #endif
  7975. .tx_me_find_ast_entry = NULL,
  7976. };
  7977. static struct cdp_mon_ops dp_ops_mon = {
  7978. .txrx_monitor_set_filter_ucast_data = NULL,
  7979. .txrx_monitor_set_filter_mcast_data = NULL,
  7980. .txrx_monitor_set_filter_non_data = NULL,
  7981. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  7982. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  7983. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  7984. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  7985. /* Added support for HK advance filter */
  7986. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  7987. };
  7988. static struct cdp_host_stats_ops dp_ops_host_stats = {
  7989. .txrx_per_peer_stats = dp_get_host_peer_stats,
  7990. .get_fw_peer_stats = dp_get_fw_peer_stats,
  7991. .get_htt_stats = dp_get_htt_stats,
  7992. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  7993. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  7994. .txrx_stats_publish = dp_txrx_stats_publish,
  7995. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  7996. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  7997. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  7998. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  7999. /* TODO */
  8000. };
  8001. static struct cdp_raw_ops dp_ops_raw = {
  8002. /* TODO */
  8003. };
  8004. #ifdef CONFIG_WIN
  8005. static struct cdp_pflow_ops dp_ops_pflow = {
  8006. /* TODO */
  8007. };
  8008. #endif /* CONFIG_WIN */
  8009. #ifdef FEATURE_RUNTIME_PM
  8010. /**
  8011. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  8012. * @opaque_pdev: DP pdev context
  8013. *
  8014. * DP is ready to runtime suspend if there are no pending TX packets.
  8015. *
  8016. * Return: QDF_STATUS
  8017. */
  8018. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  8019. {
  8020. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8021. struct dp_soc *soc = pdev->soc;
  8022. /* Abort if there are any pending TX packets */
  8023. if (dp_get_tx_pending(opaque_pdev) > 0) {
  8024. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  8025. FL("Abort suspend due to pending TX packets"));
  8026. return QDF_STATUS_E_AGAIN;
  8027. }
  8028. if (soc->intr_mode == DP_INTR_POLL)
  8029. qdf_timer_stop(&soc->int_timer);
  8030. return QDF_STATUS_SUCCESS;
  8031. }
  8032. /**
  8033. * dp_runtime_resume() - ensure DP is ready to runtime resume
  8034. * @opaque_pdev: DP pdev context
  8035. *
  8036. * Resume DP for runtime PM.
  8037. *
  8038. * Return: QDF_STATUS
  8039. */
  8040. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  8041. {
  8042. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8043. struct dp_soc *soc = pdev->soc;
  8044. void *hal_srng;
  8045. int i;
  8046. if (soc->intr_mode == DP_INTR_POLL)
  8047. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  8048. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  8049. hal_srng = soc->tcl_data_ring[i].hal_srng;
  8050. if (hal_srng) {
  8051. /* We actually only need to acquire the lock */
  8052. hal_srng_access_start(soc->hal_soc, hal_srng);
  8053. /* Update SRC ring head pointer for HW to send
  8054. all pending packets */
  8055. hal_srng_access_end(soc->hal_soc, hal_srng);
  8056. }
  8057. }
  8058. return QDF_STATUS_SUCCESS;
  8059. }
  8060. #endif /* FEATURE_RUNTIME_PM */
  8061. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  8062. {
  8063. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8064. struct dp_soc *soc = pdev->soc;
  8065. int timeout = SUSPEND_DRAIN_WAIT;
  8066. int drain_wait_delay = 50; /* 50 ms */
  8067. /* Abort if there are any pending TX packets */
  8068. while (dp_get_tx_pending(opaque_pdev) > 0) {
  8069. qdf_sleep(drain_wait_delay);
  8070. if (timeout <= 0) {
  8071. dp_err("TX frames are pending, abort suspend");
  8072. return QDF_STATUS_E_TIMEOUT;
  8073. }
  8074. timeout = timeout - drain_wait_delay;
  8075. }
  8076. if (soc->intr_mode == DP_INTR_POLL)
  8077. qdf_timer_stop(&soc->int_timer);
  8078. return QDF_STATUS_SUCCESS;
  8079. }
  8080. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  8081. {
  8082. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8083. struct dp_soc *soc = pdev->soc;
  8084. if (soc->intr_mode == DP_INTR_POLL)
  8085. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  8086. return QDF_STATUS_SUCCESS;
  8087. }
  8088. #ifndef CONFIG_WIN
  8089. static struct cdp_misc_ops dp_ops_misc = {
  8090. .tx_non_std = dp_tx_non_std,
  8091. .get_opmode = dp_get_opmode,
  8092. #ifdef FEATURE_RUNTIME_PM
  8093. .runtime_suspend = dp_runtime_suspend,
  8094. .runtime_resume = dp_runtime_resume,
  8095. #endif /* FEATURE_RUNTIME_PM */
  8096. .pkt_log_init = dp_pkt_log_init,
  8097. .pkt_log_con_service = dp_pkt_log_con_service,
  8098. .get_num_rx_contexts = dp_get_num_rx_contexts,
  8099. };
  8100. static struct cdp_flowctl_ops dp_ops_flowctl = {
  8101. /* WIFI 3.0 DP implement as required. */
  8102. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  8103. .flow_pool_map_handler = dp_tx_flow_pool_map,
  8104. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  8105. .register_pause_cb = dp_txrx_register_pause_cb,
  8106. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  8107. .tx_desc_thresh_reached = dp_tx_desc_thresh_reached,
  8108. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  8109. };
  8110. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  8111. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8112. };
  8113. #ifdef IPA_OFFLOAD
  8114. static struct cdp_ipa_ops dp_ops_ipa = {
  8115. .ipa_get_resource = dp_ipa_get_resource,
  8116. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  8117. .ipa_op_response = dp_ipa_op_response,
  8118. .ipa_register_op_cb = dp_ipa_register_op_cb,
  8119. .ipa_get_stat = dp_ipa_get_stat,
  8120. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  8121. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  8122. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  8123. .ipa_setup = dp_ipa_setup,
  8124. .ipa_cleanup = dp_ipa_cleanup,
  8125. .ipa_setup_iface = dp_ipa_setup_iface,
  8126. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  8127. .ipa_enable_pipes = dp_ipa_enable_pipes,
  8128. .ipa_disable_pipes = dp_ipa_disable_pipes,
  8129. .ipa_set_perf_level = dp_ipa_set_perf_level
  8130. };
  8131. #endif
  8132. static struct cdp_bus_ops dp_ops_bus = {
  8133. .bus_suspend = dp_bus_suspend,
  8134. .bus_resume = dp_bus_resume
  8135. };
  8136. static struct cdp_ocb_ops dp_ops_ocb = {
  8137. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8138. };
  8139. static struct cdp_throttle_ops dp_ops_throttle = {
  8140. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8141. };
  8142. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  8143. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8144. };
  8145. static struct cdp_cfg_ops dp_ops_cfg = {
  8146. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8147. };
  8148. /*
  8149. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  8150. * @dev: physical device instance
  8151. * @peer_mac_addr: peer mac address
  8152. * @local_id: local id for the peer
  8153. * @debug_id: to track enum peer access
  8154. *
  8155. * Return: peer instance pointer
  8156. */
  8157. static inline void *
  8158. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, uint8_t *peer_mac_addr,
  8159. uint8_t *local_id,
  8160. enum peer_debug_id_type debug_id)
  8161. {
  8162. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  8163. struct dp_peer *peer;
  8164. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  8165. if (!peer)
  8166. return NULL;
  8167. *local_id = peer->local_id;
  8168. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  8169. return peer;
  8170. }
  8171. /*
  8172. * dp_peer_release_ref - release peer ref count
  8173. * @peer: peer handle
  8174. * @debug_id: to track enum peer access
  8175. *
  8176. * Return: None
  8177. */
  8178. static inline
  8179. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  8180. {
  8181. dp_peer_unref_delete(peer);
  8182. }
  8183. static struct cdp_peer_ops dp_ops_peer = {
  8184. .register_peer = dp_register_peer,
  8185. .clear_peer = dp_clear_peer,
  8186. .find_peer_by_addr = dp_find_peer_by_addr,
  8187. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  8188. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  8189. .peer_release_ref = dp_peer_release_ref,
  8190. .local_peer_id = dp_local_peer_id,
  8191. .peer_find_by_local_id = dp_peer_find_by_local_id,
  8192. .peer_state_update = dp_peer_state_update,
  8193. .get_vdevid = dp_get_vdevid,
  8194. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  8195. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  8196. .get_vdev_for_peer = dp_get_vdev_for_peer,
  8197. .get_peer_state = dp_get_peer_state,
  8198. };
  8199. #endif
  8200. static struct cdp_ops dp_txrx_ops = {
  8201. .cmn_drv_ops = &dp_ops_cmn,
  8202. .ctrl_ops = &dp_ops_ctrl,
  8203. .me_ops = &dp_ops_me,
  8204. .mon_ops = &dp_ops_mon,
  8205. .host_stats_ops = &dp_ops_host_stats,
  8206. .wds_ops = &dp_ops_wds,
  8207. .raw_ops = &dp_ops_raw,
  8208. #ifdef CONFIG_WIN
  8209. .pflow_ops = &dp_ops_pflow,
  8210. #endif /* CONFIG_WIN */
  8211. #ifndef CONFIG_WIN
  8212. .misc_ops = &dp_ops_misc,
  8213. .cfg_ops = &dp_ops_cfg,
  8214. .flowctl_ops = &dp_ops_flowctl,
  8215. .l_flowctl_ops = &dp_ops_l_flowctl,
  8216. #ifdef IPA_OFFLOAD
  8217. .ipa_ops = &dp_ops_ipa,
  8218. #endif
  8219. .bus_ops = &dp_ops_bus,
  8220. .ocb_ops = &dp_ops_ocb,
  8221. .peer_ops = &dp_ops_peer,
  8222. .throttle_ops = &dp_ops_throttle,
  8223. .mob_stats_ops = &dp_ops_mob_stats,
  8224. #endif
  8225. };
  8226. /*
  8227. * dp_soc_set_txrx_ring_map()
  8228. * @dp_soc: DP handler for soc
  8229. *
  8230. * Return: Void
  8231. */
  8232. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  8233. {
  8234. uint32_t i;
  8235. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  8236. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  8237. }
  8238. }
  8239. #ifdef QCA_WIFI_QCA8074
  8240. #ifndef QCA_MEM_ATTACH_ON_WIFI3
  8241. /**
  8242. * dp_soc_attach_wifi3() - Attach txrx SOC
  8243. * @ctrl_psoc: Opaque SOC handle from control plane
  8244. * @htc_handle: Opaque HTC handle
  8245. * @hif_handle: Opaque HIF handle
  8246. * @qdf_osdev: QDF device
  8247. * @ol_ops: Offload Operations
  8248. * @device_id: Device ID
  8249. *
  8250. * Return: DP SOC handle on success, NULL on failure
  8251. */
  8252. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8253. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8254. struct ol_if_ops *ol_ops, uint16_t device_id)
  8255. {
  8256. struct dp_soc *dp_soc = NULL;
  8257. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8258. ol_ops, device_id);
  8259. if (!dp_soc)
  8260. return NULL;
  8261. if (!dp_soc_init(dp_soc, htc_handle, hif_handle))
  8262. return NULL;
  8263. return (void *)dp_soc;
  8264. }
  8265. #else
  8266. /**
  8267. * dp_soc_attach_wifi3() - Attach txrx SOC
  8268. * @ctrl_psoc: Opaque SOC handle from control plane
  8269. * @htc_handle: Opaque HTC handle
  8270. * @hif_handle: Opaque HIF handle
  8271. * @qdf_osdev: QDF device
  8272. * @ol_ops: Offload Operations
  8273. * @device_id: Device ID
  8274. *
  8275. * Return: DP SOC handle on success, NULL on failure
  8276. */
  8277. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8278. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8279. struct ol_if_ops *ol_ops, uint16_t device_id)
  8280. {
  8281. struct dp_soc *dp_soc = NULL;
  8282. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8283. ol_ops, device_id);
  8284. return (void *)dp_soc;
  8285. }
  8286. #endif
  8287. /**
  8288. * dp_soc_attach() - Attach txrx SOC
  8289. * @ctrl_psoc: Opaque SOC handle from control plane
  8290. * @htc_handle: Opaque HTC handle
  8291. * @qdf_osdev: QDF device
  8292. * @ol_ops: Offload Operations
  8293. * @device_id: Device ID
  8294. *
  8295. * Return: DP SOC handle on success, NULL on failure
  8296. */
  8297. static struct dp_soc *
  8298. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8299. struct ol_if_ops *ol_ops, uint16_t device_id)
  8300. {
  8301. int int_ctx;
  8302. struct dp_soc *soc = NULL;
  8303. struct htt_soc *htt_soc = NULL;
  8304. soc = qdf_mem_malloc(sizeof(*soc));
  8305. if (!soc) {
  8306. dp_err("DP SOC memory allocation failed");
  8307. goto fail0;
  8308. }
  8309. int_ctx = 0;
  8310. soc->device_id = device_id;
  8311. soc->cdp_soc.ops = &dp_txrx_ops;
  8312. soc->cdp_soc.ol_ops = ol_ops;
  8313. soc->ctrl_psoc = ctrl_psoc;
  8314. soc->osdev = qdf_osdev;
  8315. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  8316. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  8317. if (!soc->wlan_cfg_ctx) {
  8318. dp_err("wlan_cfg_ctx failed\n");
  8319. goto fail1;
  8320. }
  8321. htt_soc = qdf_mem_malloc(sizeof(*htt_soc));
  8322. if (!htt_soc) {
  8323. dp_err("HTT attach failed");
  8324. goto fail1;
  8325. }
  8326. soc->htt_handle = htt_soc;
  8327. htt_soc->dp_soc = soc;
  8328. htt_soc->htc_soc = htc_handle;
  8329. if (htt_soc_htc_prealloc(htt_soc) != QDF_STATUS_SUCCESS)
  8330. goto fail2;
  8331. return (void *)soc;
  8332. fail2:
  8333. qdf_mem_free(htt_soc);
  8334. fail1:
  8335. qdf_mem_free(soc);
  8336. fail0:
  8337. return NULL;
  8338. }
  8339. /**
  8340. * dp_soc_init() - Initialize txrx SOC
  8341. * @dp_soc: Opaque DP SOC handle
  8342. * @htc_handle: Opaque HTC handle
  8343. * @hif_handle: Opaque HIF handle
  8344. *
  8345. * Return: DP SOC handle on success, NULL on failure
  8346. */
  8347. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle)
  8348. {
  8349. int target_type;
  8350. struct dp_soc *soc = (struct dp_soc *)dpsoc;
  8351. struct htt_soc *htt_soc = (struct htt_soc *)soc->htt_handle;
  8352. htt_soc->htc_soc = htc_handle;
  8353. soc->hif_handle = hif_handle;
  8354. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  8355. if (!soc->hal_soc)
  8356. return NULL;
  8357. htt_soc_initialize(soc->htt_handle, soc->ctrl_psoc, htt_soc->htc_soc,
  8358. soc->hal_soc, soc->osdev);
  8359. target_type = hal_get_target_type(soc->hal_soc);
  8360. switch (target_type) {
  8361. case TARGET_TYPE_QCA6290:
  8362. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8363. REO_DST_RING_SIZE_QCA6290);
  8364. soc->ast_override_support = 1;
  8365. break;
  8366. #ifdef QCA_WIFI_QCA6390
  8367. case TARGET_TYPE_QCA6390:
  8368. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8369. REO_DST_RING_SIZE_QCA6290);
  8370. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8371. soc->ast_override_support = 1;
  8372. if (con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  8373. int int_ctx;
  8374. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  8375. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  8376. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  8377. }
  8378. }
  8379. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  8380. break;
  8381. #endif
  8382. case TARGET_TYPE_QCA8074:
  8383. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8384. REO_DST_RING_SIZE_QCA8074);
  8385. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8386. break;
  8387. case TARGET_TYPE_QCA8074V2:
  8388. case TARGET_TYPE_QCA6018:
  8389. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8390. REO_DST_RING_SIZE_QCA8074);
  8391. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  8392. soc->hw_nac_monitor_support = 1;
  8393. soc->ast_override_support = 1;
  8394. soc->per_tid_basize_max_tid = 8;
  8395. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  8396. break;
  8397. default:
  8398. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  8399. qdf_assert_always(0);
  8400. break;
  8401. }
  8402. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  8403. cfg_get(soc->ctrl_psoc, CFG_DP_RX_HASH));
  8404. soc->cce_disable = false;
  8405. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  8406. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8407. CDP_CFG_MAX_PEER_ID);
  8408. if (ret != -EINVAL) {
  8409. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  8410. }
  8411. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8412. CDP_CFG_CCE_DISABLE);
  8413. if (ret == 1)
  8414. soc->cce_disable = true;
  8415. }
  8416. qdf_spinlock_create(&soc->peer_ref_mutex);
  8417. qdf_spinlock_create(&soc->ast_lock);
  8418. dp_soc_wds_attach(soc);
  8419. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  8420. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  8421. /* fill the tx/rx cpu ring map*/
  8422. dp_soc_set_txrx_ring_map(soc);
  8423. qdf_spinlock_create(&soc->htt_stats.lock);
  8424. /* initialize work queue for stats processing */
  8425. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  8426. return soc;
  8427. }
  8428. /**
  8429. * dp_soc_init_wifi3() - Initialize txrx SOC
  8430. * @dp_soc: Opaque DP SOC handle
  8431. * @ctrl_psoc: Opaque SOC handle from control plane(Unused)
  8432. * @hif_handle: Opaque HIF handle
  8433. * @htc_handle: Opaque HTC handle
  8434. * @qdf_osdev: QDF device (Unused)
  8435. * @ol_ops: Offload Operations (Unused)
  8436. * @device_id: Device ID (Unused)
  8437. *
  8438. * Return: DP SOC handle on success, NULL on failure
  8439. */
  8440. void *dp_soc_init_wifi3(void *dpsoc, void *ctrl_psoc, void *hif_handle,
  8441. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8442. struct ol_if_ops *ol_ops, uint16_t device_id)
  8443. {
  8444. return dp_soc_init(dpsoc, htc_handle, hif_handle);
  8445. }
  8446. #endif
  8447. /*
  8448. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  8449. *
  8450. * @soc: handle to DP soc
  8451. * @mac_id: MAC id
  8452. *
  8453. * Return: Return pdev corresponding to MAC
  8454. */
  8455. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  8456. {
  8457. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  8458. return soc->pdev_list[mac_id];
  8459. /* Typically for MCL as there only 1 PDEV*/
  8460. return soc->pdev_list[0];
  8461. }
  8462. /*
  8463. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  8464. * @soc: DP SoC context
  8465. * @max_mac_rings: No of MAC rings
  8466. *
  8467. * Return: None
  8468. */
  8469. static
  8470. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  8471. int *max_mac_rings)
  8472. {
  8473. bool dbs_enable = false;
  8474. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  8475. dbs_enable = soc->cdp_soc.ol_ops->
  8476. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  8477. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  8478. }
  8479. /*
  8480. * dp_set_pktlog_wifi3() - attach txrx vdev
  8481. * @pdev: Datapath PDEV handle
  8482. * @event: which event's notifications are being subscribed to
  8483. * @enable: WDI event subscribe or not. (True or False)
  8484. *
  8485. * Return: Success, NULL on failure
  8486. */
  8487. #ifdef WDI_EVENT_ENABLE
  8488. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  8489. bool enable)
  8490. {
  8491. struct dp_soc *soc = NULL;
  8492. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  8493. int max_mac_rings = wlan_cfg_get_num_mac_rings
  8494. (pdev->wlan_cfg_ctx);
  8495. uint8_t mac_id = 0;
  8496. soc = pdev->soc;
  8497. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  8498. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  8499. FL("Max_mac_rings %d "),
  8500. max_mac_rings);
  8501. if (enable) {
  8502. switch (event) {
  8503. case WDI_EVENT_RX_DESC:
  8504. if (pdev->monitor_vdev) {
  8505. /* Nothing needs to be done if monitor mode is
  8506. * enabled
  8507. */
  8508. return 0;
  8509. }
  8510. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  8511. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  8512. htt_tlv_filter.mpdu_start = 1;
  8513. htt_tlv_filter.msdu_start = 1;
  8514. htt_tlv_filter.msdu_end = 1;
  8515. htt_tlv_filter.mpdu_end = 1;
  8516. htt_tlv_filter.packet_header = 1;
  8517. htt_tlv_filter.attention = 1;
  8518. htt_tlv_filter.ppdu_start = 1;
  8519. htt_tlv_filter.ppdu_end = 1;
  8520. htt_tlv_filter.ppdu_end_user_stats = 1;
  8521. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8522. htt_tlv_filter.ppdu_end_status_done = 1;
  8523. htt_tlv_filter.enable_fp = 1;
  8524. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8525. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8526. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8527. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8528. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8529. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8530. for (mac_id = 0; mac_id < max_mac_rings;
  8531. mac_id++) {
  8532. int mac_for_pdev =
  8533. dp_get_mac_id_for_pdev(mac_id,
  8534. pdev->pdev_id);
  8535. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8536. mac_for_pdev,
  8537. pdev->rxdma_mon_status_ring[mac_id]
  8538. .hal_srng,
  8539. RXDMA_MONITOR_STATUS,
  8540. RX_BUFFER_SIZE,
  8541. &htt_tlv_filter);
  8542. }
  8543. if (soc->reap_timer_init)
  8544. qdf_timer_mod(&soc->mon_reap_timer,
  8545. DP_INTR_POLL_TIMER_MS);
  8546. }
  8547. break;
  8548. case WDI_EVENT_LITE_RX:
  8549. if (pdev->monitor_vdev) {
  8550. /* Nothing needs to be done if monitor mode is
  8551. * enabled
  8552. */
  8553. return 0;
  8554. }
  8555. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  8556. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  8557. htt_tlv_filter.ppdu_start = 1;
  8558. htt_tlv_filter.ppdu_end = 1;
  8559. htt_tlv_filter.ppdu_end_user_stats = 1;
  8560. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8561. htt_tlv_filter.ppdu_end_status_done = 1;
  8562. htt_tlv_filter.mpdu_start = 1;
  8563. htt_tlv_filter.enable_fp = 1;
  8564. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8565. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8566. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8567. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8568. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8569. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8570. for (mac_id = 0; mac_id < max_mac_rings;
  8571. mac_id++) {
  8572. int mac_for_pdev =
  8573. dp_get_mac_id_for_pdev(mac_id,
  8574. pdev->pdev_id);
  8575. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8576. mac_for_pdev,
  8577. pdev->rxdma_mon_status_ring[mac_id]
  8578. .hal_srng,
  8579. RXDMA_MONITOR_STATUS,
  8580. RX_BUFFER_SIZE_PKTLOG_LITE,
  8581. &htt_tlv_filter);
  8582. }
  8583. if (soc->reap_timer_init)
  8584. qdf_timer_mod(&soc->mon_reap_timer,
  8585. DP_INTR_POLL_TIMER_MS);
  8586. }
  8587. break;
  8588. case WDI_EVENT_LITE_T2H:
  8589. if (pdev->monitor_vdev) {
  8590. /* Nothing needs to be done if monitor mode is
  8591. * enabled
  8592. */
  8593. return 0;
  8594. }
  8595. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8596. int mac_for_pdev = dp_get_mac_id_for_pdev(
  8597. mac_id, pdev->pdev_id);
  8598. pdev->pktlog_ppdu_stats = true;
  8599. dp_h2t_cfg_stats_msg_send(pdev,
  8600. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  8601. mac_for_pdev);
  8602. }
  8603. break;
  8604. default:
  8605. /* Nothing needs to be done for other pktlog types */
  8606. break;
  8607. }
  8608. } else {
  8609. switch (event) {
  8610. case WDI_EVENT_RX_DESC:
  8611. case WDI_EVENT_LITE_RX:
  8612. if (pdev->monitor_vdev) {
  8613. /* Nothing needs to be done if monitor mode is
  8614. * enabled
  8615. */
  8616. return 0;
  8617. }
  8618. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  8619. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  8620. for (mac_id = 0; mac_id < max_mac_rings;
  8621. mac_id++) {
  8622. int mac_for_pdev =
  8623. dp_get_mac_id_for_pdev(mac_id,
  8624. pdev->pdev_id);
  8625. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8626. mac_for_pdev,
  8627. pdev->rxdma_mon_status_ring[mac_id]
  8628. .hal_srng,
  8629. RXDMA_MONITOR_STATUS,
  8630. RX_BUFFER_SIZE,
  8631. &htt_tlv_filter);
  8632. }
  8633. if (soc->reap_timer_init)
  8634. qdf_timer_stop(&soc->mon_reap_timer);
  8635. }
  8636. break;
  8637. case WDI_EVENT_LITE_T2H:
  8638. if (pdev->monitor_vdev) {
  8639. /* Nothing needs to be done if monitor mode is
  8640. * enabled
  8641. */
  8642. return 0;
  8643. }
  8644. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  8645. * passing value 0. Once these macros will define in htt
  8646. * header file will use proper macros
  8647. */
  8648. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8649. int mac_for_pdev =
  8650. dp_get_mac_id_for_pdev(mac_id,
  8651. pdev->pdev_id);
  8652. pdev->pktlog_ppdu_stats = false;
  8653. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  8654. dp_h2t_cfg_stats_msg_send(pdev, 0,
  8655. mac_for_pdev);
  8656. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  8657. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  8658. mac_for_pdev);
  8659. } else if (pdev->enhanced_stats_en) {
  8660. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  8661. mac_for_pdev);
  8662. }
  8663. }
  8664. break;
  8665. default:
  8666. /* Nothing needs to be done for other pktlog types */
  8667. break;
  8668. }
  8669. }
  8670. return 0;
  8671. }
  8672. #endif