|
@@ -192,6 +192,9 @@ static void cam_cci_dump_registers(struct cci_device *cci_dev,
|
|
|
uint32_t reg_offset = 0;
|
|
|
void __iomem *base = cci_dev->soc_info.reg_map[0].mem_base;
|
|
|
|
|
|
+ CAM_INFO(CAM_CCI, "**** CCI:%d register dump ****",
|
|
|
+ cci_dev->soc_info->index);
|
|
|
+
|
|
|
/* CCI Top Registers */
|
|
|
CAM_INFO(CAM_CCI, "****CCI TOP Registers ****");
|
|
|
for (i = 0; i < DEBUG_TOP_REG_COUNT; i++) {
|
|
@@ -205,6 +208,9 @@ static void cam_cci_dump_registers(struct cci_device *cci_dev,
|
|
|
CAM_INFO(CAM_CCI, "****CCI MASTER %d Registers ****",
|
|
|
master);
|
|
|
for (i = 0; i < DEBUG_MASTER_REG_COUNT; i++) {
|
|
|
+ if ((i * 4) == 0x18)
|
|
|
+ continue;
|
|
|
+
|
|
|
reg_offset = DEBUG_MASTER_REG_START + master*0x100 + i * 4;
|
|
|
read_val = cam_io_r_mb(base + reg_offset);
|
|
|
CAM_INFO(CAM_CCI, "offset = 0x%X value = 0x%X",
|