|
@@ -999,12 +999,13 @@ uint8_t hal_get_idle_link_bm_id_be(uint8_t chip_id)
|
|
|
return (WBM_IDLE_DESC_LIST + chip_id);
|
|
|
}
|
|
|
|
|
|
+#ifndef DP_FEATURE_HW_COOKIE_CONVERSION
|
|
|
static inline void
|
|
|
hal_rx_wbm_rel_buf_paddr_get_be(hal_ring_desc_t rx_desc,
|
|
|
struct hal_buf_info *buf_info)
|
|
|
{
|
|
|
- struct wbm_release_ring *wbm_rel_ring =
|
|
|
- (struct wbm_release_ring *)rx_desc;
|
|
|
+ struct wbm_release_ring_rx *wbm_rel_ring =
|
|
|
+ (struct wbm_release_ring_rx *)rx_desc;
|
|
|
|
|
|
buf_info->paddr =
|
|
|
(HAL_RX_WBM_BUF_ADDR_31_0_GET(wbm_rel_ring) |
|
|
@@ -1012,6 +1013,17 @@ hal_rx_wbm_rel_buf_paddr_get_be(hal_ring_desc_t rx_desc,
|
|
|
|
|
|
buf_info->sw_cookie = HAL_RX_WBM_BUF_COOKIE_GET(wbm_rel_ring);
|
|
|
}
|
|
|
+#else
|
|
|
+static inline void
|
|
|
+hal_rx_wbm_rel_buf_paddr_get_be(hal_ring_desc_t rx_desc,
|
|
|
+ struct hal_buf_info *buf_info)
|
|
|
+{
|
|
|
+ buf_info->paddr =
|
|
|
+ (HAL_RX_GET(rx_desc, WBM2SW_COMPLETION_RING_RX, BUFFER_PHYS_ADDR_31_0) |
|
|
|
+ (uint64_t)HAL_RX_GET(rx_desc, WBM2SW_COMPLETION_RING_RX,
|
|
|
+ BUFFER_PHYS_ADDR_39_32) << 32);
|
|
|
+}
|
|
|
+#endif
|
|
|
|
|
|
/**
|
|
|
* hal_hw_txrx_default_ops_attach_be() - Attach the default hal ops for
|