|
@@ -302,10 +302,14 @@ int32_t cam_csiphy_parse_dt_info(struct platform_device *pdev,
|
|
csiphy_common_reg_1_2;
|
|
csiphy_common_reg_1_2;
|
|
csiphy_dev->ctrl_reg->csiphy_reset_reg =
|
|
csiphy_dev->ctrl_reg->csiphy_reset_reg =
|
|
csiphy_reset_reg_1_2;
|
|
csiphy_reset_reg_1_2;
|
|
|
|
+ csiphy_dev->ctrl_reg->getclockvoting = get_clk_voting_dynamic;
|
|
csiphy_dev->ctrl_reg->csiphy_reg = csiphy_v1_2;
|
|
csiphy_dev->ctrl_reg->csiphy_reg = csiphy_v1_2;
|
|
csiphy_dev->is_csiphy_3phase_hw = CSI_3PHASE_HW;
|
|
csiphy_dev->is_csiphy_3phase_hw = CSI_3PHASE_HW;
|
|
|
|
+ csiphy_dev->is_divisor_32_comp = true;
|
|
csiphy_dev->hw_version = CSIPHY_VERSION_V12;
|
|
csiphy_dev->hw_version = CSIPHY_VERSION_V12;
|
|
csiphy_dev->clk_lane = 0;
|
|
csiphy_dev->clk_lane = 0;
|
|
|
|
+ csiphy_dev->ctrl_reg->data_rates_settings_table =
|
|
|
|
+ &data_rate_delta_table;
|
|
} else if (of_device_is_compatible(soc_info->dev->of_node,
|
|
} else if (of_device_is_compatible(soc_info->dev->of_node,
|
|
"qcom,csiphy-v2.0")) {
|
|
"qcom,csiphy-v2.0")) {
|
|
csiphy_dev->ctrl_reg->csiphy_2ph_reg = csiphy_2ph_v2_0_reg;
|
|
csiphy_dev->ctrl_reg->csiphy_2ph_reg = csiphy_2ph_v2_0_reg;
|