samsung-sm8650/android_kernel_samsung_sm8650-modules
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

qcacmn: support GENOA PCIE Global Reset

Browse Source 
Correct the address of ADRASTEA_PCIE_LOCAL_REG_BASE_ADDRESS
to support PCIE Global Reset for Genoa Chip.
This feature is only used at 3rd party platform which
do not support reset WLAN chip by toggle WLAN_EN pin.
To use this feature, please add
"CONFIG_QCN7605_PCIE_GOLBAL_RESET_SUPPORT" in makefile.

Change-Id: Ia75b567bd305d73d17a7cec3a39cbc36b1ae737d
This commit is contained in:
Xueqiang Gong
2020-10-14 10:43:16 +08:00
committed by snandini
parent 04e2005263
commit f8ab86bb69
1 changed files with 4 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
hif/src/adrastea_reg_def.h
View File

@@ -1186,7 +1186,11 @@
#define MISSING 0 #define MISSING 0
#define MISSING_FOR_ADRASTEA MISSING #define MISSING_FOR_ADRASTEA MISSING
#ifdef QCN7605_PCIE_GOLBAL_RESET_SUPPORT
#define ADRASTEA_PCIE_LOCAL_REG_BASE_ADDRESS 0x3000
#else
#define ADRASTEA_PCIE_LOCAL_REG_BASE_ADDRESS 0 #define ADRASTEA_PCIE_LOCAL_REG_BASE_ADDRESS 0
#endif
#define ADRASTEA_WIFI_RTC_REG_BASE_ADDRESS 0x45000 #define ADRASTEA_WIFI_RTC_REG_BASE_ADDRESS 0x45000
#define ADRASTEA_RTC_SOC_REG_BASE_ADDRESS 0x113000 #define ADRASTEA_RTC_SOC_REG_BASE_ADDRESS 0x113000
#define ADRASTEA_GPIO_ATHR_WLAN_REG_BASE_ADDRESS 0x85000 #define ADRASTEA_GPIO_ATHR_WLAN_REG_BASE_ADDRESS 0x85000