|
@@ -4059,10 +4059,9 @@ void reg_dmav2_setup_dspp_igcv32(struct sde_hw_dspp *ctx, void *cfg)
|
|
|
data[j++] = (u16)(lut_cfg->c0[i] << 4);
|
|
|
data[j++] = (u16)(lut_cfg->c1[i] << 4);
|
|
|
}
|
|
|
- data[j++] = (u16)(lut_cfg->c2_last << 4);
|
|
|
- data[j++] = (u16)(lut_cfg->c0_last << 4);
|
|
|
- data[j++] = (u16)(lut_cfg->c1_last << 4);
|
|
|
-
|
|
|
+ data[j++] = (4095 << 4);
|
|
|
+ data[j++] = (4095 << 4);
|
|
|
+ data[j++] = (4095 << 4);
|
|
|
REG_DMA_SETUP_OPS(dma_write_cfg, 0, (u32 *)data, len,
|
|
|
REG_BLK_LUT_WRITE, 0, 0, 0);
|
|
|
/* table select is only relevant to SSPP Gamut */
|