disp: msm: sde: enable 32bit intf te registers
This change adds support for INTF TE using 32 bit values and single update per TE. These features help ensure that during QSync mode the TE does not overrun in certain late trigger uses. Change-Id: I893d0cde81320c3f17604694a4d8ee52b29a9425 Signed-off-by: Nilaan Gunabalachandran <quic_ngunabal@quicinc.com>
This commit is contained in:

committed by
Gerrit - the friendly Code Review server

parent
00369e3266
commit
f73f15ae39
@@ -56,8 +56,10 @@ struct intf_status {
|
||||
};
|
||||
|
||||
struct intf_tear_status {
|
||||
u32 read_count; /* frame & line count for tear init value */
|
||||
u32 write_count; /* frame & line count for tear write */
|
||||
u32 read_frame_count; /* frame count for tear init value */
|
||||
u32 read_line_count; /* line count for tear init value */
|
||||
u32 write_frame_count; /* frame count for tear write */
|
||||
u32 write_line_count; /* line count for tear write */
|
||||
};
|
||||
|
||||
struct intf_avr_params {
|
||||
|
Reference in New Issue
Block a user