|
@@ -5076,6 +5076,11 @@ static int _sde_hardware_pre_caps(struct sde_mdss_cfg *sde_cfg, uint32_t hw_rev)
|
|
sde_cfg->has_avr_step = true;
|
|
sde_cfg->has_avr_step = true;
|
|
sde_cfg->has_trusted_vm_support = true;
|
|
sde_cfg->has_trusted_vm_support = true;
|
|
sde_cfg->has_ubwc_stats = true;
|
|
sde_cfg->has_ubwc_stats = true;
|
|
|
|
+ sde_cfg->has_demura = true;
|
|
|
|
+ sde_cfg->demura_supported[SSPP_DMA1][0] = 0;
|
|
|
|
+ sde_cfg->demura_supported[SSPP_DMA1][1] = 1;
|
|
|
|
+ sde_cfg->demura_supported[SSPP_DMA3][0] = 0;
|
|
|
|
+ sde_cfg->demura_supported[SSPP_DMA3][1] = 1;
|
|
} else if (IS_YUPIK_TARGET(hw_rev)) {
|
|
} else if (IS_YUPIK_TARGET(hw_rev)) {
|
|
sde_cfg->has_cwb_support = true;
|
|
sde_cfg->has_cwb_support = true;
|
|
sde_cfg->has_qsync = true;
|
|
sde_cfg->has_qsync = true;
|