samsung-sm8650/android_kernel_samsung_sm8650-modules
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

video: driver: Adding missing capabilites for anorak

Browse Source 
Added mising capabilites in msm_vidc_anorak.c for the
changes submitted in msm_vidc_kalama.c

Change-Id: I3578cbc59e01d4ab41e1329bbc1a0ead7a7a5f65
Signed-off-by: Sachu George <quic_sachgeor@quicinc.com>
This commit is contained in:
Sachu George
2022-07-16 12:38:52 +05:30
committed by Darshana Patil
parent 9f34254da3
commit c1e000514f
1 changed files with 22 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

22
driver/platform/anorak/src/msm_vidc_anorak.c
View File

@@ -399,6 +399,14 @@ static struct msm_platform_inst_capability instance_cap_data_anorak[] = {
1, V4L2_MPEG_MSM_VIDC_DISABLE, 1, V4L2_MPEG_MSM_VIDC_DISABLE,
V4L2_CID_MPEG_VIDEO_PREPEND_SPSPPS_TO_IDR}, V4L2_CID_MPEG_VIDEO_PREPEND_SPSPPS_TO_IDR},
{VUI_TIMING_INFO, ENC, CODECS_ALL,
V4L2_MPEG_MSM_VIDC_DISABLE,
V4L2_MPEG_MSM_VIDC_ENABLE,
1, V4L2_MPEG_MSM_VIDC_DISABLE,
V4L2_CID_MPEG_VIDC_VUI_TIMING_INFO,
HFI_PROP_DISABLE_VUI_TIMING_INFO,
CAP_FLAG_OUTPUT_PORT},
{WITHOUT_STARTCODE, ENC, CODECS_ALL, {WITHOUT_STARTCODE, ENC, CODECS_ALL,
V4L2_MPEG_MSM_VIDC_DISABLE, V4L2_MPEG_MSM_VIDC_DISABLE,
V4L2_MPEG_MSM_VIDC_ENABLE, V4L2_MPEG_MSM_VIDC_ENABLE,
@@ -485,6 +493,9 @@ static struct msm_platform_inst_capability instance_cap_data_anorak[] = {
{LOWLATENCY_MAX_BITRATE, ENC, H264|HEVC, 0, {LOWLATENCY_MAX_BITRATE, ENC, H264|HEVC, 0,
70000000, 1, 70000000}, 70000000, 1, 70000000},
{NUM_COMV, DEC, CODECS_ALL,
0, INT_MAX, 1, 0},
{LOSSLESS, ENC, HEVC, {LOSSLESS, ENC, HEVC,
V4L2_MPEG_MSM_VIDC_DISABLE, V4L2_MPEG_MSM_VIDC_ENABLE, V4L2_MPEG_MSM_VIDC_DISABLE, V4L2_MPEG_MSM_VIDC_ENABLE,
1, V4L2_MPEG_MSM_VIDC_DISABLE, 1, V4L2_MPEG_MSM_VIDC_DISABLE,
@@ -1443,6 +1454,11 @@ static struct msm_platform_inst_capability instance_cap_data_anorak[] = {
HFI_PROP_AV1_DRAP_CONFIG, HFI_PROP_AV1_DRAP_CONFIG,
CAP_FLAG_INPUT_PORT}, CAP_FLAG_INPUT_PORT},
{LAST_FLAG_EVENT_ENABLE, DEC, CODECS_ALL,
V4L2_MPEG_MSM_VIDC_DISABLE, V4L2_MPEG_MSM_VIDC_ENABLE,
1, V4L2_MPEG_MSM_VIDC_DISABLE,
V4L2_CID_MPEG_VIDC_LAST_FLAG_EVENT_ENABLE},
{META_BITSTREAM_RESOLUTION, DEC, AV1, {META_BITSTREAM_RESOLUTION, DEC, AV1,
V4L2_MPEG_VIDC_META_DISABLE, V4L2_MPEG_VIDC_META_DISABLE,
V4L2_MPEG_VIDC_META_ENABLE | V4L2_MPEG_VIDC_META_RX_INPUT | V4L2_MPEG_VIDC_META_ENABLE | V4L2_MPEG_VIDC_META_RX_INPUT |
@@ -2406,6 +2422,12 @@ static struct msm_platform_inst_cap_dependency instance_cap_dependency_data_anor
{SLICE_MODE}, {LOWLATENCY_MODE, OUTPUT_BUF_HOST_MAX_COUNT}, {SLICE_MODE}, {LOWLATENCY_MODE, OUTPUT_BUF_HOST_MAX_COUNT},
msm_vidc_adjust_delivery_mode, msm_vidc_adjust_delivery_mode,
msm_vidc_set_u32}, msm_vidc_set_u32},
{VUI_TIMING_INFO, ENC, CODECS_ALL,
{0},
{0},
NULL,
msm_vidc_set_vui_timing_info},
}; };
/* Default UBWC config for LPDDR5 */ /* Default UBWC config for LPDDR5 */