asoc: wcd934x: update register default values before post SSR

Update register default values before post SSR to avoid codec nack issue.

Change-Id: Ibf1e3275d27c4b65ab179b9ddc5a51621c89eab7
Signed-off-by: Meng Wang <mwang@codeaurora.org>
This commit is contained in:
Meng Wang
2018-01-10 15:25:57 +08:00
committed by Gerrit - the friendly Code Review server
parent d6a2b8187f
commit bb4029020d

View File

@@ -10021,8 +10021,8 @@ static int tavil_post_reset_cb(struct wcd9xxx *wcd9xxx)
else if (control->mclk_rate == WCD934X_MCLK_CLK_9P6MHZ) else if (control->mclk_rate == WCD934X_MCLK_CLK_9P6MHZ)
snd_soc_update_bits(codec, WCD934X_CODEC_RPM_CLK_MCLK_CFG, snd_soc_update_bits(codec, WCD934X_CODEC_RPM_CLK_MCLK_CFG,
0x03, 0x01); 0x03, 0x01);
wcd_resmgr_post_ssr_v2(tavil->resmgr);
tavil_update_reg_defaults(tavil); tavil_update_reg_defaults(tavil);
wcd_resmgr_post_ssr_v2(tavil->resmgr);
tavil_codec_init_reg(tavil); tavil_codec_init_reg(tavil);
__tavil_enable_efuse_sensing(tavil); __tavil_enable_efuse_sensing(tavil);
tavil_mclk2_reg_defaults(tavil); tavil_mclk2_reg_defaults(tavil);