disp: msm: update RSC bandwidth during solver mode transition
Currently when disconnecting a secondary monitor, RSC will transition to solver mode. If the bandwidth remains the same for primary display, SW will not update BW indication register causing stale TCS wait values. This change forces a register update when RSC mode is changed to solver mode. Change-Id: I99d2332621bad75a7b6abdb64d6aedd35c30ca63 Signed-off-by: Amine Najahi <quic_anajahi@quicinc.com>
This commit is contained in:
@@ -429,6 +429,11 @@ static int sde_rsc_state_update_v3(struct sde_rsc_priv *rsc,
|
||||
reg, rsc->debug_mode);
|
||||
wmb(); /* make sure that solver is enabled */
|
||||
|
||||
if (rsc->hw_ops.bwi_status) {
|
||||
rsc->bwi_update = BW_NO_CHANGE;
|
||||
rsc->hw_ops.bwi_status(rsc);
|
||||
}
|
||||
|
||||
break;
|
||||
|
||||
case SDE_RSC_VID_STATE:
|
||||
|
Reference in New Issue
Block a user