|
@@ -71,29 +71,29 @@ static struct port_params tx_top_mic_9p6MHz[SWR_MSTR_PORT_LEN] = {
|
|
|
{7, 5, 0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0, 0x00, 0x00}, /* TX2 */
|
|
|
};
|
|
|
|
|
|
-/* 3 Channel configuration */
|
|
|
+/* 4 Channel configuration */
|
|
|
/* SWR DMIC0 */
|
|
|
static struct port_params tx_bottom_mic_4p8MHz[SWR_MSTR_PORT_LEN] = {
|
|
|
{3, 2, 0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0, 0x00, 0x00}, /* TX1 */
|
|
|
- {3, 3, 0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0, 0x00, 0x00}, /* TX2 */
|
|
|
+ {7, 5, 0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0, 0x00, 0x00}, /* TX2 */
|
|
|
};
|
|
|
|
|
|
/* SWR DMIC1 */
|
|
|
static struct port_params tx_receiver_mic_4p8MHz[SWR_MSTR_PORT_LEN] = {
|
|
|
{3, 3, 0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0, 0x00, 0x00}, /* TX1 */
|
|
|
- {3, 1, 0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0, 0x00, 0x00}, /* TX2 */
|
|
|
+ {7, 6, 0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0, 0x00, 0x00}, /* TX2 */
|
|
|
};
|
|
|
|
|
|
/* SWR DMIC2 */
|
|
|
static struct port_params tx_back_mic_4p8MHz[SWR_MSTR_PORT_LEN] = {
|
|
|
{3, 3, 0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0, 0x00, 0x00}, /* TX1 */
|
|
|
- {3, 1, 0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0, 0x00, 0x00}, /* TX2 */
|
|
|
+ {7, 7, 0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0, 0x00, 0x00}, /* TX2 */
|
|
|
};
|
|
|
|
|
|
/* SWR DMIC3 */
|
|
|
static struct port_params tx_top_mic_4p8MHz[SWR_MSTR_PORT_LEN] = {
|
|
|
{3, 1, 0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0, 0x00, 0x00}, /* TX1 */
|
|
|
- {3, 2, 0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0, 0x00, 0x00}, /* TX2 */
|
|
|
+ {7, 4, 0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0, 0x00, 0x00}, /* TX2 */
|
|
|
};
|
|
|
|
|
|
/* 1 Channel configuration */
|